
GamePon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070fc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080072dc  080072dc  000172dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073fc  080073fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080073fc  080073fc  000173fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007404  08007404  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007404  08007404  00017404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007408  08007408  00017408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800740c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  20000070  0800747c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  0800747c  00020430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001327d  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000281b  00000000  00000000  00033360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001018  00000000  00000000  00035b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c81  00000000  00000000  00036b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b70  00000000  00000000  00037819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000146b2  00000000  00000000  0005e389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f06a0  00000000  00000000  00072a3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004cac  00000000  00000000  001630dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00167d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	080072c4 	.word	0x080072c4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	080072c4 	.word	0x080072c4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fe99 	bl	80012f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f822 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f966 	bl	8000898 <MX_GPIO_Init>
  MX_DMA_Init();
 80005cc:	f000 f932 	bl	8000834 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80005d0:	f000 f8a8 	bl	8000724 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 80005d4:	f000 f866 	bl	80006a4 <MX_I2C1_Init>
  MX_SPI3_Init();
 80005d8:	f000 f8ee 	bl	80007b8 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  SPITxRx_Setup();
 80005dc:	f000 fa2c 	bl	8000a38 <SPITxRx_Setup>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  EEPROMReadExample(eepromDataReadBack, 4);
 80005e0:	2104      	movs	r1, #4
 80005e2:	4809      	ldr	r0, [pc, #36]	; (8000608 <main+0x4c>)
 80005e4:	f000 fa0c 	bl	8000a00 <EEPROMReadExample>
	  HAL_Delay(100);
 80005e8:	2064      	movs	r0, #100	; 0x64
 80005ea:	f000 fef5 	bl	80013d8 <HAL_Delay>
	  EEPROMWriteExample();
 80005ee:	f000 f9e3 	bl	80009b8 <EEPROMWriteExample>

	  SPITxRx_readIO();
 80005f2:	f000 fa37 	bl	8000a64 <SPITxRx_readIO>

	  RandomNum();
 80005f6:	f000 fa6d 	bl	8000ad4 <RandomNum>
	  Switch();
 80005fa:	f000 faa1 	bl	8000b40 <Switch>
	  StateGame();
 80005fe:	f000 facf 	bl	8000ba0 <StateGame>
	  LED();
 8000602:	f000 fb25 	bl	8000c50 <LED>
  {
 8000606:	e7eb      	b.n	80005e0 <main+0x24>
 8000608:	2000029c 	.word	0x2000029c

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b094      	sub	sp, #80	; 0x50
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0318 	add.w	r3, r7, #24
 8000616:	2238      	movs	r2, #56	; 0x38
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f005 ff7b 	bl	8006516 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800062e:	2000      	movs	r0, #0
 8000630:	f003 fa3a 	bl	8003aa8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000634:	2302      	movs	r3, #2
 8000636:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000638:	f44f 7380 	mov.w	r3, #256	; 0x100
 800063c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800063e:	2340      	movs	r3, #64	; 0x40
 8000640:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000642:	2302      	movs	r3, #2
 8000644:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000646:	2302      	movs	r3, #2
 8000648:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800064a:	2304      	movs	r3, #4
 800064c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800064e:	2355      	movs	r3, #85	; 0x55
 8000650:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000652:	2302      	movs	r3, #2
 8000654:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000656:	2302      	movs	r3, #2
 8000658:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800065a:	2302      	movs	r3, #2
 800065c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	f107 0318 	add.w	r3, r7, #24
 8000662:	4618      	mov	r0, r3
 8000664:	f003 fad4 	bl	8003c10 <HAL_RCC_OscConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800066e:	f000 fb2d 	bl	8000ccc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000672:	230f      	movs	r3, #15
 8000674:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000676:	2303      	movs	r3, #3
 8000678:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	2104      	movs	r1, #4
 800068a:	4618      	mov	r0, r3
 800068c:	f003 fdd2 	bl	8004234 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000696:	f000 fb19 	bl	8000ccc <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3750      	adds	r7, #80	; 0x50
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006a8:	4b1b      	ldr	r3, [pc, #108]	; (8000718 <MX_I2C1_Init+0x74>)
 80006aa:	4a1c      	ldr	r2, [pc, #112]	; (800071c <MX_I2C1_Init+0x78>)
 80006ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 80006ae:	4b1a      	ldr	r3, [pc, #104]	; (8000718 <MX_I2C1_Init+0x74>)
 80006b0:	4a1b      	ldr	r2, [pc, #108]	; (8000720 <MX_I2C1_Init+0x7c>)
 80006b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006b4:	4b18      	ldr	r3, [pc, #96]	; (8000718 <MX_I2C1_Init+0x74>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006ba:	4b17      	ldr	r3, [pc, #92]	; (8000718 <MX_I2C1_Init+0x74>)
 80006bc:	2201      	movs	r2, #1
 80006be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006c0:	4b15      	ldr	r3, [pc, #84]	; (8000718 <MX_I2C1_Init+0x74>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006c6:	4b14      	ldr	r3, [pc, #80]	; (8000718 <MX_I2C1_Init+0x74>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <MX_I2C1_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006d2:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_I2C1_Init+0x74>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <MX_I2C1_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006de:	480e      	ldr	r0, [pc, #56]	; (8000718 <MX_I2C1_Init+0x74>)
 80006e0:	f001 fbaf 	bl	8001e42 <HAL_I2C_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ea:	f000 faef 	bl	8000ccc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006ee:	2100      	movs	r1, #0
 80006f0:	4809      	ldr	r0, [pc, #36]	; (8000718 <MX_I2C1_Init+0x74>)
 80006f2:	f003 f941 	bl	8003978 <HAL_I2CEx_ConfigAnalogFilter>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006fc:	f000 fae6 	bl	8000ccc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000700:	2100      	movs	r1, #0
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_I2C1_Init+0x74>)
 8000704:	f003 f983 	bl	8003a0e <HAL_I2CEx_ConfigDigitalFilter>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800070e:	f000 fadd 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	2000008c 	.word	0x2000008c
 800071c:	40005400 	.word	0x40005400
 8000720:	30a0a7fb 	.word	0x30a0a7fb

08000724 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000728:	4b21      	ldr	r3, [pc, #132]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800072a:	4a22      	ldr	r2, [pc, #136]	; (80007b4 <MX_LPUART1_UART_Init+0x90>)
 800072c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800072e:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000730:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000734:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000736:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800073c:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000742:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000748:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800074a:	220c      	movs	r2, #12
 800074c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074e:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000754:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800075c:	2200      	movs	r2, #0
 800075e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000760:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000762:	2200      	movs	r2, #0
 8000764:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000766:	4812      	ldr	r0, [pc, #72]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 8000768:	f004 fef6 	bl	8005558 <HAL_UART_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000772:	f000 faab 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000776:	2100      	movs	r1, #0
 8000778:	480d      	ldr	r0, [pc, #52]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800077a:	f005 fc91 	bl	80060a0 <HAL_UARTEx_SetTxFifoThreshold>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000784:	f000 faa2 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000788:	2100      	movs	r1, #0
 800078a:	4809      	ldr	r0, [pc, #36]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800078c:	f005 fcc6 	bl	800611c <HAL_UARTEx_SetRxFifoThreshold>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000796:	f000 fa99 	bl	8000ccc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800079a:	4805      	ldr	r0, [pc, #20]	; (80007b0 <MX_LPUART1_UART_Init+0x8c>)
 800079c:	f005 fc47 	bl	800602e <HAL_UARTEx_DisableFifoMode>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80007a6:	f000 fa91 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200001a0 	.word	0x200001a0
 80007b4:	40008000 	.word	0x40008000

080007b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80007bc:	4b1b      	ldr	r3, [pc, #108]	; (800082c <MX_SPI3_Init+0x74>)
 80007be:	4a1c      	ldr	r2, [pc, #112]	; (8000830 <MX_SPI3_Init+0x78>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	; (800082c <MX_SPI3_Init+0x74>)
 80007c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b18      	ldr	r3, [pc, #96]	; (800082c <MX_SPI3_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d0:	4b16      	ldr	r3, [pc, #88]	; (800082c <MX_SPI3_Init+0x74>)
 80007d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80007d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <MX_SPI3_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007de:	4b13      	ldr	r3, [pc, #76]	; (800082c <MX_SPI3_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_SPI3_Init+0x74>)
 80007e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_SPI3_Init+0x74>)
 80007ee:	2238      	movs	r2, #56	; 0x38
 80007f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_SPI3_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_SPI3_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_SPI3_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_SPI3_Init+0x74>)
 8000806:	2207      	movs	r2, #7
 8000808:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800080a:	4b08      	ldr	r3, [pc, #32]	; (800082c <MX_SPI3_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <MX_SPI3_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_SPI3_Init+0x74>)
 8000818:	f004 f976 	bl	8004b08 <HAL_SPI_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000822:	f000 fa53 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000234 	.word	0x20000234
 8000830:	40003c00 	.word	0x40003c00

08000834 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800083a:	4b16      	ldr	r3, [pc, #88]	; (8000894 <MX_DMA_Init+0x60>)
 800083c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800083e:	4a15      	ldr	r2, [pc, #84]	; (8000894 <MX_DMA_Init+0x60>)
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6493      	str	r3, [r2, #72]	; 0x48
 8000846:	4b13      	ldr	r3, [pc, #76]	; (8000894 <MX_DMA_Init+0x60>)
 8000848:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000852:	4b10      	ldr	r3, [pc, #64]	; (8000894 <MX_DMA_Init+0x60>)
 8000854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000856:	4a0f      	ldr	r2, [pc, #60]	; (8000894 <MX_DMA_Init+0x60>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6493      	str	r3, [r2, #72]	; 0x48
 800085e:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <MX_DMA_Init+0x60>)
 8000860:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	200b      	movs	r0, #11
 8000870:	f000 feaf 	bl	80015d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000874:	200b      	movs	r0, #11
 8000876:	f000 fec6 	bl	8001606 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	200c      	movs	r0, #12
 8000880:	f000 fea7 	bl	80015d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000884:	200c      	movs	r0, #12
 8000886:	f000 febe 	bl	8001606 <HAL_NVIC_EnableIRQ>

}
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40021000 	.word	0x40021000

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ae:	4b3f      	ldr	r3, [pc, #252]	; (80009ac <MX_GPIO_Init+0x114>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	4a3e      	ldr	r2, [pc, #248]	; (80009ac <MX_GPIO_Init+0x114>)
 80008b4:	f043 0304 	orr.w	r3, r3, #4
 80008b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ba:	4b3c      	ldr	r3, [pc, #240]	; (80009ac <MX_GPIO_Init+0x114>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008be:	f003 0304 	and.w	r3, r3, #4
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008c6:	4b39      	ldr	r3, [pc, #228]	; (80009ac <MX_GPIO_Init+0x114>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	4a38      	ldr	r2, [pc, #224]	; (80009ac <MX_GPIO_Init+0x114>)
 80008cc:	f043 0320 	orr.w	r3, r3, #32
 80008d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d2:	4b36      	ldr	r3, [pc, #216]	; (80009ac <MX_GPIO_Init+0x114>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	f003 0320 	and.w	r3, r3, #32
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	4b33      	ldr	r3, [pc, #204]	; (80009ac <MX_GPIO_Init+0x114>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	4a32      	ldr	r2, [pc, #200]	; (80009ac <MX_GPIO_Init+0x114>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ea:	4b30      	ldr	r3, [pc, #192]	; (80009ac <MX_GPIO_Init+0x114>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f6:	4b2d      	ldr	r3, [pc, #180]	; (80009ac <MX_GPIO_Init+0x114>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	4a2c      	ldr	r2, [pc, #176]	; (80009ac <MX_GPIO_Init+0x114>)
 80008fc:	f043 0308 	orr.w	r3, r3, #8
 8000900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000902:	4b2a      	ldr	r3, [pc, #168]	; (80009ac <MX_GPIO_Init+0x114>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000906:	f003 0308 	and.w	r3, r3, #8
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b27      	ldr	r3, [pc, #156]	; (80009ac <MX_GPIO_Init+0x114>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000912:	4a26      	ldr	r2, [pc, #152]	; (80009ac <MX_GPIO_Init+0x114>)
 8000914:	f043 0302 	orr.w	r3, r3, #2
 8000918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091a:	4b24      	ldr	r3, [pc, #144]	; (80009ac <MX_GPIO_Init+0x114>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	2120      	movs	r1, #32
 800092a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800092e:	f001 fa4d 	bl	8001dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	2104      	movs	r1, #4
 8000936:	481e      	ldr	r0, [pc, #120]	; (80009b0 <MX_GPIO_Init+0x118>)
 8000938:	f001 fa48 	bl	8001dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800093c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000942:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	4619      	mov	r1, r3
 8000952:	4818      	ldr	r0, [pc, #96]	; (80009b4 <MX_GPIO_Init+0x11c>)
 8000954:	f001 f8a0 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000958:	2320      	movs	r3, #32
 800095a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095c:	2301      	movs	r3, #1
 800095e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	4619      	mov	r1, r3
 800096e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000972:	f001 f891 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000976:	2304      	movs	r3, #4
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4808      	ldr	r0, [pc, #32]	; (80009b0 <MX_GPIO_Init+0x118>)
 800098e:	f001 f883 	bl	8001a98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2028      	movs	r0, #40	; 0x28
 8000998:	f000 fe1b 	bl	80015d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800099c:	2028      	movs	r0, #40	; 0x28
 800099e:	f000 fe32 	bl	8001606 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009a2:	bf00      	nop
 80009a4:	3728      	adds	r7, #40	; 0x28
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000c00 	.word	0x48000c00
 80009b4:	48000800 	.word	0x48000800

080009b8 <EEPROMWriteExample>:

/* USER CODE BEGIN 4 */
void EEPROMWriteExample() {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af02      	add	r7, sp, #8
	if (eepromExampleWriteFlag && hi2c1.State == HAL_I2C_STATE_READY) {
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <EEPROMWriteExample+0x3c>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d012      	beq.n	80009ec <EEPROMWriteExample+0x34>
 80009c6:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <EEPROMWriteExample+0x40>)
 80009c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	2b20      	cmp	r3, #32
 80009d0:	d10c      	bne.n	80009ec <EEPROMWriteExample+0x34>
		static uint8_t data[4] = { 0x50, 0x4F, 0x4E, 0x31 };
		HAL_I2C_Mem_Write_IT(&hi2c1, EEPROM_ADDR, 0x2C, I2C_MEMADD_SIZE_16BIT,data, 4);
 80009d2:	2304      	movs	r3, #4
 80009d4:	9301      	str	r3, [sp, #4]
 80009d6:	4b09      	ldr	r3, [pc, #36]	; (80009fc <EEPROMWriteExample+0x44>)
 80009d8:	9300      	str	r3, [sp, #0]
 80009da:	2302      	movs	r3, #2
 80009dc:	222c      	movs	r2, #44	; 0x2c
 80009de:	21a0      	movs	r1, #160	; 0xa0
 80009e0:	4805      	ldr	r0, [pc, #20]	; (80009f8 <EEPROMWriteExample+0x40>)
 80009e2:	f001 fac9 	bl	8001f78 <HAL_I2C_Mem_Write_IT>
		eepromExampleWriteFlag = 0;
 80009e6:	4b03      	ldr	r3, [pc, #12]	; (80009f4 <EEPROMWriteExample+0x3c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
	}
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000298 	.word	0x20000298
 80009f8:	2000008c 	.word	0x2000008c
 80009fc:	20000004 	.word	0x20000004

08000a00 <EEPROMReadExample>:

void EEPROMReadExample(uint8_t *Rdata, uint16_t len) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af02      	add	r7, sp, #8
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	807b      	strh	r3, [r7, #2]
		HAL_I2C_Mem_Read_IT(&hi2c1, EEPROM_ADDR, 0x2C, I2C_MEMADD_SIZE_16BIT,Rdata, len);
 8000a0c:	887b      	ldrh	r3, [r7, #2]
 8000a0e:	9301      	str	r3, [sp, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	2302      	movs	r3, #2
 8000a16:	222c      	movs	r2, #44	; 0x2c
 8000a18:	21a0      	movs	r1, #160	; 0xa0
 8000a1a:	4805      	ldr	r0, [pc, #20]	; (8000a30 <EEPROMReadExample+0x30>)
 8000a1c:	f001 fb36 	bl	800208c <HAL_I2C_Mem_Read_IT>
		eepromExampleReadFlag = 0;
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <EEPROMReadExample+0x34>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	701a      	strb	r2, [r3, #0]
	}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	2000008c 	.word	0x2000008c
 8000a34:	20000299 	.word	0x20000299

08000a38 <SPITxRx_Setup>:


void SPITxRx_Setup() {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
//CS pulse
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0); // CS Select
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2104      	movs	r1, #4
 8000a40:	4807      	ldr	r0, [pc, #28]	; (8000a60 <SPITxRx_Setup+0x28>)
 8000a42:	f001 f9c3 	bl	8001dcc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a46:	2001      	movs	r0, #1
 8000a48:	f000 fcc6 	bl	80013d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1); // CS deSelect
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2104      	movs	r1, #4
 8000a50:	4803      	ldr	r0, [pc, #12]	; (8000a60 <SPITxRx_Setup+0x28>)
 8000a52:	f001 f9bb 	bl	8001dcc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a56:	2001      	movs	r0, #1
 8000a58:	f000 fcbe 	bl	80013d8 <HAL_Delay>
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	48000c00 	.word	0x48000c00

08000a64 <SPITxRx_readIO>:
void SPITxRx_readIO() {
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2)) {
 8000a68:	2104      	movs	r1, #4
 8000a6a:	480e      	ldr	r0, [pc, #56]	; (8000aa4 <SPITxRx_readIO+0x40>)
 8000a6c:	f001 f996 	bl	8001d9c <HAL_GPIO_ReadPin>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d013      	beq.n	8000a9e <SPITxRx_readIO+0x3a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0); // CS Select
 8000a76:	2200      	movs	r2, #0
 8000a78:	2104      	movs	r1, #4
 8000a7a:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <SPITxRx_readIO+0x40>)
 8000a7c:	f001 f9a6 	bl	8001dcc <HAL_GPIO_WritePin>
		SPITx[0] = 0b01000001; //what to do receive or transmit (1 == receive)
 8000a80:	4b09      	ldr	r3, [pc, #36]	; (8000aa8 <SPITxRx_readIO+0x44>)
 8000a82:	2241      	movs	r2, #65	; 0x41
 8000a84:	701a      	strb	r2, [r3, #0]
		SPITx[1] = 0x12; //address
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <SPITxRx_readIO+0x44>)
 8000a88:	2212      	movs	r2, #18
 8000a8a:	705a      	strb	r2, [r3, #1]
		SPITx[2] = 0;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <SPITxRx_readIO+0x44>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	709a      	strb	r2, [r3, #2]
		HAL_SPI_TransmitReceive_IT(&hspi3, SPITx, SPIRx, 4);
 8000a92:	2304      	movs	r3, #4
 8000a94:	4a05      	ldr	r2, [pc, #20]	; (8000aac <SPITxRx_readIO+0x48>)
 8000a96:	4904      	ldr	r1, [pc, #16]	; (8000aa8 <SPITxRx_readIO+0x44>)
 8000a98:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <SPITxRx_readIO+0x4c>)
 8000a9a:	f004 f8e1 	bl	8004c60 <HAL_SPI_TransmitReceive_IT>
	}
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	48000c00 	.word	0x48000c00
 8000aa8:	200002ac 	.word	0x200002ac
 8000aac:	200002a0 	.word	0x200002a0
 8000ab0:	20000234 	.word	0x20000234

08000ab4 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1); //CS dnSelect
 8000abc:	2201      	movs	r2, #1
 8000abe:	2104      	movs	r1, #4
 8000ac0:	4803      	ldr	r0, [pc, #12]	; (8000ad0 <HAL_SPI_TxRxCpltCallback+0x1c>)
 8000ac2:	f001 f983 	bl	8001dcc <HAL_GPIO_WritePin>
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	48000c00 	.word	0x48000c00

08000ad4 <RandomNum>:

void RandomNum(){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
	// Seed the random number generator
	    srand(time(NULL));
 8000ada:	2000      	movs	r0, #0
 8000adc:	f005 fd24 	bl	8006528 <time>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	460b      	mov	r3, r1
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f005 fba4 	bl	8006234 <srand>

	    for (i = 0; i < iterations; i++) {
 8000aec:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <RandomNum+0x60>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	e014      	b.n	8000b1e <RandomNum+0x4a>
	        // Generate a random number between 1 and 10
	        int random_number = rand() % 10 + 1;
 8000af4:	f005 fbcc 	bl	8006290 <rand>
 8000af8:	4601      	mov	r1, r0
 8000afa:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <RandomNum+0x64>)
 8000afc:	fb83 2301 	smull	r2, r3, r3, r1
 8000b00:	109a      	asrs	r2, r3, #2
 8000b02:	17cb      	asrs	r3, r1, #31
 8000b04:	1ad2      	subs	r2, r2, r3
 8000b06:	4613      	mov	r3, r2
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	4413      	add	r3, r2
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	1aca      	subs	r2, r1, r3
 8000b10:	1c53      	adds	r3, r2, #1
 8000b12:	607b      	str	r3, [r7, #4]
	    for (i = 0; i < iterations; i++) {
 8000b14:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <RandomNum+0x60>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	4a06      	ldr	r2, [pc, #24]	; (8000b34 <RandomNum+0x60>)
 8000b1c:	6013      	str	r3, [r2, #0]
 8000b1e:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <RandomNum+0x60>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <RandomNum+0x68>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	429a      	cmp	r2, r3
 8000b28:	dbe4      	blt.n	8000af4 <RandomNum+0x20>
	    }
}
 8000b2a:	bf00      	nop
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	200002d8 	.word	0x200002d8
 8000b38:	66666667 	.word	0x66666667
 8000b3c:	20000000 	.word	0x20000000

08000b40 <Switch>:


void Switch()
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
	if (SPIRx[2]== 1 ) //  1  (0000 0001) P1 hit
 8000b44:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <Switch+0x4c>)
 8000b46:	789b      	ldrb	r3, [r3, #2]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d107      	bne.n	8000b5c <Switch+0x1c>
		{
			ScorePlayer1 += random_number; // random the number
 8000b4c:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <Switch+0x50>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <Switch+0x54>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4413      	add	r3, r2
 8000b56:	4a0e      	ldr	r2, [pc, #56]	; (8000b90 <Switch+0x50>)
 8000b58:	6013      	str	r3, [r2, #0]
	}
	else if (SPIRx[2] == 1000) //  4  (0000 1000) P2 stand
			{
			P2Finish = 1;
	}
}
 8000b5a:	e012      	b.n	8000b82 <Switch+0x42>
	else if (SPIRx[2] == 10) //  2  (0000 0010) P1 stand
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <Switch+0x4c>)
 8000b5e:	789b      	ldrb	r3, [r3, #2]
 8000b60:	2b0a      	cmp	r3, #10
 8000b62:	d103      	bne.n	8000b6c <Switch+0x2c>
			P1Finish = 1;
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <Switch+0x58>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	601a      	str	r2, [r3, #0]
}
 8000b6a:	e00a      	b.n	8000b82 <Switch+0x42>
	else if (SPIRx[2] == 100) //  3  (0000 0100) P2 hit
 8000b6c:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <Switch+0x4c>)
 8000b6e:	789b      	ldrb	r3, [r3, #2]
 8000b70:	2b64      	cmp	r3, #100	; 0x64
 8000b72:	d106      	bne.n	8000b82 <Switch+0x42>
		ScorePlayer2 += random_number; // random the number
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <Switch+0x5c>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <Switch+0x54>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	4a07      	ldr	r2, [pc, #28]	; (8000b9c <Switch+0x5c>)
 8000b80:	6013      	str	r3, [r2, #0]
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	200002a0 	.word	0x200002a0
 8000b90:	200002c4 	.word	0x200002c4
 8000b94:	200002d4 	.word	0x200002d4
 8000b98:	200002cc 	.word	0x200002cc
 8000b9c:	200002c8 	.word	0x200002c8

08000ba0 <StateGame>:

void StateGame(){
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
	if (P1Finish == 1 && P2Finish == 1){
 8000ba4:	4b23      	ldr	r3, [pc, #140]	; (8000c34 <StateGame+0x94>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d13d      	bne.n	8000c28 <StateGame+0x88>
 8000bac:	4b22      	ldr	r3, [pc, #136]	; (8000c38 <StateGame+0x98>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d139      	bne.n	8000c28 <StateGame+0x88>
		TotalScorePlayer1 = ScorePlayer1 ;
 8000bb4:	4b21      	ldr	r3, [pc, #132]	; (8000c3c <StateGame+0x9c>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a21      	ldr	r2, [pc, #132]	; (8000c40 <StateGame+0xa0>)
 8000bba:	6013      	str	r3, [r2, #0]
		TotalScorePlayer2 = ScorePlayer2 ;
 8000bbc:	4b21      	ldr	r3, [pc, #132]	; (8000c44 <StateGame+0xa4>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a21      	ldr	r2, [pc, #132]	; (8000c48 <StateGame+0xa8>)
 8000bc2:	6013      	str	r3, [r2, #0]
		if (TotalScorePlayer1 == TotalScorePlayer2) {
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	; (8000c40 <StateGame+0xa0>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b1f      	ldr	r3, [pc, #124]	; (8000c48 <StateGame+0xa8>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d103      	bne.n	8000bd8 <StateGame+0x38>
	       State = 3; //Tie
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <StateGame+0xac>)
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	601a      	str	r2, [r3, #0]
		}
		else if (TotalScorePlayer2 > TotalScorePlayer1 && TotalScorePlayer2 <= 21) {
	       State = 2; //Player2Win
		}
	}
}
 8000bd6:	e027      	b.n	8000c28 <StateGame+0x88>
		else if (TotalScorePlayer1 > 21 && TotalScorePlayer2 > 21) {
 8000bd8:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <StateGame+0xa0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b15      	cmp	r3, #21
 8000bde:	dd07      	ble.n	8000bf0 <StateGame+0x50>
 8000be0:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <StateGame+0xa8>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b15      	cmp	r3, #21
 8000be6:	dd03      	ble.n	8000bf0 <StateGame+0x50>
	       State = 3; //Tie
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <StateGame+0xac>)
 8000bea:	2203      	movs	r2, #3
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	e01b      	b.n	8000c28 <StateGame+0x88>
		else if (TotalScorePlayer1 > TotalScorePlayer2 && TotalScorePlayer1 <= 21) {
 8000bf0:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <StateGame+0xa0>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <StateGame+0xa8>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	dd07      	ble.n	8000c0c <StateGame+0x6c>
 8000bfc:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <StateGame+0xa0>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b15      	cmp	r3, #21
 8000c02:	dc03      	bgt.n	8000c0c <StateGame+0x6c>
	       State = 1; //Player1Win
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <StateGame+0xac>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	e00d      	b.n	8000c28 <StateGame+0x88>
		else if (TotalScorePlayer2 > TotalScorePlayer1 && TotalScorePlayer2 <= 21) {
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <StateGame+0xa8>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <StateGame+0xa0>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	dd07      	ble.n	8000c28 <StateGame+0x88>
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <StateGame+0xa8>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b15      	cmp	r3, #21
 8000c1e:	dc03      	bgt.n	8000c28 <StateGame+0x88>
	       State = 2; //Player2Win
 8000c20:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <StateGame+0xac>)
 8000c22:	2202      	movs	r2, #2
 8000c24:	601a      	str	r2, [r3, #0]
}
 8000c26:	e7ff      	b.n	8000c28 <StateGame+0x88>
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	200002cc 	.word	0x200002cc
 8000c38:	200002d0 	.word	0x200002d0
 8000c3c:	200002c4 	.word	0x200002c4
 8000c40:	200002bc 	.word	0x200002bc
 8000c44:	200002c8 	.word	0x200002c8
 8000c48:	200002c0 	.word	0x200002c0
 8000c4c:	200002b8 	.word	0x200002b8

08000c50 <LED>:


void LED() {
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
		switch (State) {
 8000c54:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <LED+0x74>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b03      	cmp	r3, #3
 8000c5a:	d006      	beq.n	8000c6a <LED+0x1a>
 8000c5c:	2b03      	cmp	r3, #3
 8000c5e:	dc22      	bgt.n	8000ca6 <LED+0x56>
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d00c      	beq.n	8000c7e <LED+0x2e>
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d014      	beq.n	8000c92 <LED+0x42>
 8000c68:	e01d      	b.n	8000ca6 <LED+0x56>
		case 3:
			SPITx[0] = 0b01000000; // write
 8000c6a:	4b17      	ldr	r3, [pc, #92]	; (8000cc8 <LED+0x78>)
 8000c6c:	2240      	movs	r2, #64	; 0x40
 8000c6e:	701a      	strb	r2, [r3, #0]
			SPITx[1] = 0x15; // OLATB
 8000c70:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <LED+0x78>)
 8000c72:	2215      	movs	r2, #21
 8000c74:	705a      	strb	r2, [r3, #1]
			SPITx[2] = 0b10000000; // LED ON
 8000c76:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <LED+0x78>)
 8000c78:	2280      	movs	r2, #128	; 0x80
 8000c7a:	709a      	strb	r2, [r3, #2]
			break;
 8000c7c:	e01d      	b.n	8000cba <LED+0x6a>
		case 1:
			SPITx[0] = 0b01000000; // write
 8000c7e:	4b12      	ldr	r3, [pc, #72]	; (8000cc8 <LED+0x78>)
 8000c80:	2240      	movs	r2, #64	; 0x40
 8000c82:	701a      	strb	r2, [r3, #0]
			SPITx[1] = 0x15; // OLATB
 8000c84:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <LED+0x78>)
 8000c86:	2215      	movs	r2, #21
 8000c88:	705a      	strb	r2, [r3, #1]
			SPITx[2] = 0b01000000; // LED ON
 8000c8a:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <LED+0x78>)
 8000c8c:	2240      	movs	r2, #64	; 0x40
 8000c8e:	709a      	strb	r2, [r3, #2]
			break;
 8000c90:	e013      	b.n	8000cba <LED+0x6a>
		case 2:
			SPITx[0] = 0b01000000; // write
 8000c92:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <LED+0x78>)
 8000c94:	2240      	movs	r2, #64	; 0x40
 8000c96:	701a      	strb	r2, [r3, #0]
			SPITx[1] = 0x15; // OLATB
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <LED+0x78>)
 8000c9a:	2215      	movs	r2, #21
 8000c9c:	705a      	strb	r2, [r3, #1]
			SPITx[2] = 0b00100000; // LED ON
 8000c9e:	4b0a      	ldr	r3, [pc, #40]	; (8000cc8 <LED+0x78>)
 8000ca0:	2220      	movs	r2, #32
 8000ca2:	709a      	strb	r2, [r3, #2]
			break;
 8000ca4:	e009      	b.n	8000cba <LED+0x6a>
		default: // Playing
			SPITx[0] = 0b01000000; // write
 8000ca6:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <LED+0x78>)
 8000ca8:	2240      	movs	r2, #64	; 0x40
 8000caa:	701a      	strb	r2, [r3, #0]
			SPITx[1] = 0x15; // OLATB
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <LED+0x78>)
 8000cae:	2215      	movs	r2, #21
 8000cb0:	705a      	strb	r2, [r3, #1]
			SPITx[2] = 0b00010000; // LED ON
 8000cb2:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <LED+0x78>)
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	709a      	strb	r2, [r3, #2]
			break;
 8000cb8:	bf00      	nop
		}
	}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	200002b8 	.word	0x200002b8
 8000cc8:	200002ac 	.word	0x200002ac

08000ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd0:	b672      	cpsid	i
}
 8000cd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <Error_Handler+0x8>
	...

08000cd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cde:	4b0f      	ldr	r3, [pc, #60]	; (8000d1c <HAL_MspInit+0x44>)
 8000ce0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ce2:	4a0e      	ldr	r2, [pc, #56]	; (8000d1c <HAL_MspInit+0x44>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6613      	str	r3, [r2, #96]	; 0x60
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <HAL_MspInit+0x44>)
 8000cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <HAL_MspInit+0x44>)
 8000cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cfa:	4a08      	ldr	r2, [pc, #32]	; (8000d1c <HAL_MspInit+0x44>)
 8000cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d00:	6593      	str	r3, [r2, #88]	; 0x58
 8000d02:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_MspInit+0x44>)
 8000d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0a:	603b      	str	r3, [r7, #0]
 8000d0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d0e:	f002 ff6f 	bl	8003bf0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000

08000d20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b0a0      	sub	sp, #128	; 0x80
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d28:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d38:	f107 0318 	add.w	r3, r7, #24
 8000d3c:	2254      	movs	r2, #84	; 0x54
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f005 fbe8 	bl	8006516 <memset>
  if(hi2c->Instance==I2C1)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a5f      	ldr	r2, [pc, #380]	; (8000ec8 <HAL_I2C_MspInit+0x1a8>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	f040 80b6 	bne.w	8000ebe <HAL_I2C_MspInit+0x19e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d52:	2340      	movs	r3, #64	; 0x40
 8000d54:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d5a:	f107 0318 	add.w	r3, r7, #24
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f003 fc84 	bl	800466c <HAL_RCCEx_PeriphCLKConfig>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000d6a:	f7ff ffaf 	bl	8000ccc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6e:	4b57      	ldr	r3, [pc, #348]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d72:	4a56      	ldr	r2, [pc, #344]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d7a:	4b54      	ldr	r3, [pc, #336]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	617b      	str	r3, [r7, #20]
 8000d84:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d86:	4b51      	ldr	r3, [pc, #324]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8a:	4a50      	ldr	r2, [pc, #320]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000d8c:	f043 0302 	orr.w	r3, r3, #2
 8000d90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d92:	4b4e      	ldr	r3, [pc, #312]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000da2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000da4:	2312      	movs	r3, #18
 8000da6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000db0:	2304      	movs	r3, #4
 8000db2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000db8:	4619      	mov	r1, r3
 8000dba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dbe:	f000 fe6b 	bl	8001a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dc2:	2380      	movs	r3, #128	; 0x80
 8000dc4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dc6:	2312      	movs	r3, #18
 8000dc8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000dda:	4619      	mov	r1, r3
 8000ddc:	483c      	ldr	r0, [pc, #240]	; (8000ed0 <HAL_I2C_MspInit+0x1b0>)
 8000dde:	f000 fe5b 	bl	8001a98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000de2:	4b3a      	ldr	r3, [pc, #232]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de6:	4a39      	ldr	r2, [pc, #228]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000de8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dec:	6593      	str	r3, [r2, #88]	; 0x58
 8000dee:	4b37      	ldr	r3, [pc, #220]	; (8000ecc <HAL_I2C_MspInit+0x1ac>)
 8000df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 8000dfa:	4b36      	ldr	r3, [pc, #216]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000dfc:	4a36      	ldr	r2, [pc, #216]	; (8000ed8 <HAL_I2C_MspInit+0x1b8>)
 8000dfe:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8000e00:	4b34      	ldr	r3, [pc, #208]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e02:	2210      	movs	r2, #16
 8000e04:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e06:	4b33      	ldr	r3, [pc, #204]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e0c:	4b31      	ldr	r3, [pc, #196]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e12:	4b30      	ldr	r3, [pc, #192]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e14:	2280      	movs	r2, #128	; 0x80
 8000e16:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e18:	4b2e      	ldr	r3, [pc, #184]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e1e:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000e24:	4b2b      	ldr	r3, [pc, #172]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000e30:	4828      	ldr	r0, [pc, #160]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e32:	f000 fc03 	bl	800163c <HAL_DMA_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_I2C_MspInit+0x120>
    {
      Error_Handler();
 8000e3c:	f7ff ff46 	bl	8000ccc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a24      	ldr	r2, [pc, #144]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e44:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e46:	4a23      	ldr	r2, [pc, #140]	; (8000ed4 <HAL_I2C_MspInit+0x1b4>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000e4c:	4b23      	ldr	r3, [pc, #140]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e4e:	4a24      	ldr	r2, [pc, #144]	; (8000ee0 <HAL_I2C_MspInit+0x1c0>)
 8000e50:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8000e52:	4b22      	ldr	r3, [pc, #136]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e54:	2211      	movs	r2, #17
 8000e56:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e58:	4b20      	ldr	r3, [pc, #128]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e5a:	2210      	movs	r2, #16
 8000e5c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e5e:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e64:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e66:	2280      	movs	r2, #128	; 0x80
 8000e68:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e70:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000e76:	4b19      	ldr	r3, [pc, #100]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e7c:	4b17      	ldr	r3, [pc, #92]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000e82:	4816      	ldr	r0, [pc, #88]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e84:	f000 fbda 	bl	800163c <HAL_DMA_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <HAL_I2C_MspInit+0x172>
    {
      Error_Handler();
 8000e8e:	f7ff ff1d 	bl	8000ccc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a11      	ldr	r2, [pc, #68]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e96:	639a      	str	r2, [r3, #56]	; 0x38
 8000e98:	4a10      	ldr	r2, [pc, #64]	; (8000edc <HAL_I2C_MspInit+0x1bc>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	201f      	movs	r0, #31
 8000ea4:	f000 fb95 	bl	80015d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000ea8:	201f      	movs	r0, #31
 8000eaa:	f000 fbac 	bl	8001606 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2020      	movs	r0, #32
 8000eb4:	f000 fb8d 	bl	80015d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000eb8:	2020      	movs	r0, #32
 8000eba:	f000 fba4 	bl	8001606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ebe:	bf00      	nop
 8000ec0:	3780      	adds	r7, #128	; 0x80
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40005400 	.word	0x40005400
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	48000400 	.word	0x48000400
 8000ed4:	200000e0 	.word	0x200000e0
 8000ed8:	40020008 	.word	0x40020008
 8000edc:	20000140 	.word	0x20000140
 8000ee0:	4002001c 	.word	0x4002001c

08000ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b09e      	sub	sp, #120	; 0x78
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000efc:	f107 0310 	add.w	r3, r7, #16
 8000f00:	2254      	movs	r2, #84	; 0x54
 8000f02:	2100      	movs	r1, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f005 fb06 	bl	8006516 <memset>
  if(huart->Instance==LPUART1)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a1f      	ldr	r2, [pc, #124]	; (8000f8c <HAL_UART_MspInit+0xa8>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d136      	bne.n	8000f82 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000f14:	2320      	movs	r3, #32
 8000f16:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	4618      	mov	r0, r3
 8000f22:	f003 fba3 	bl	800466c <HAL_RCCEx_PeriphCLKConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f2c:	f7ff fece 	bl	8000ccc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f30:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <HAL_UART_MspInit+0xac>)
 8000f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f34:	4a16      	ldr	r2, [pc, #88]	; (8000f90 <HAL_UART_MspInit+0xac>)
 8000f36:	f043 0301 	orr.w	r3, r3, #1
 8000f3a:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <HAL_UART_MspInit+0xac>)
 8000f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <HAL_UART_MspInit+0xac>)
 8000f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4c:	4a10      	ldr	r2, [pc, #64]	; (8000f90 <HAL_UART_MspInit+0xac>)
 8000f4e:	f043 0301 	orr.w	r3, r3, #1
 8000f52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <HAL_UART_MspInit+0xac>)
 8000f56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000f60:	230c      	movs	r3, #12
 8000f62:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f64:	2302      	movs	r3, #2
 8000f66:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000f70:	230c      	movs	r3, #12
 8000f72:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7e:	f000 fd8b 	bl	8001a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000f82:	bf00      	nop
 8000f84:	3778      	adds	r7, #120	; 0x78
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40008000 	.word	0x40008000
 8000f90:	40021000 	.word	0x40021000

08000f94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a1b      	ldr	r2, [pc, #108]	; (8001020 <HAL_SPI_MspInit+0x8c>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d130      	bne.n	8001018 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fb6:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <HAL_SPI_MspInit+0x90>)
 8000fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fba:	4a1a      	ldr	r2, [pc, #104]	; (8001024 <HAL_SPI_MspInit+0x90>)
 8000fbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fc0:	6593      	str	r3, [r2, #88]	; 0x58
 8000fc2:	4b18      	ldr	r3, [pc, #96]	; (8001024 <HAL_SPI_MspInit+0x90>)
 8000fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fca:	613b      	str	r3, [r7, #16]
 8000fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fce:	4b15      	ldr	r3, [pc, #84]	; (8001024 <HAL_SPI_MspInit+0x90>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	4a14      	ldr	r2, [pc, #80]	; (8001024 <HAL_SPI_MspInit+0x90>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fda:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_SPI_MspInit+0x90>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000fe6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ff8:	2306      	movs	r3, #6
 8000ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	4809      	ldr	r0, [pc, #36]	; (8001028 <HAL_SPI_MspInit+0x94>)
 8001004:	f000 fd48 	bl	8001a98 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001008:	2200      	movs	r2, #0
 800100a:	2100      	movs	r1, #0
 800100c:	2033      	movs	r0, #51	; 0x33
 800100e:	f000 fae0 	bl	80015d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001012:	2033      	movs	r0, #51	; 0x33
 8001014:	f000 faf7 	bl	8001606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001018:	bf00      	nop
 800101a:	3728      	adds	r7, #40	; 0x28
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40003c00 	.word	0x40003c00
 8001024:	40021000 	.word	0x40021000
 8001028:	48000800 	.word	0x48000800

0800102c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001030:	e7fe      	b.n	8001030 <NMI_Handler+0x4>

08001032 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001036:	e7fe      	b.n	8001036 <HardFault_Handler+0x4>

08001038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800103c:	e7fe      	b.n	800103c <MemManage_Handler+0x4>

0800103e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001042:	e7fe      	b.n	8001042 <BusFault_Handler+0x4>

08001044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001048:	e7fe      	b.n	8001048 <UsageFault_Handler+0x4>

0800104a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001078:	f000 f990 	bl	800139c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}

08001080 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001084:	4802      	ldr	r0, [pc, #8]	; (8001090 <DMA1_Channel1_IRQHandler+0x10>)
 8001086:	f000 fbe8 	bl	800185a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200000e0 	.word	0x200000e0

08001094 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001098:	4802      	ldr	r0, [pc, #8]	; (80010a4 <DMA1_Channel2_IRQHandler+0x10>)
 800109a:	f000 fbde 	bl	800185a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000140 	.word	0x20000140

080010a8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80010ac:	4802      	ldr	r0, [pc, #8]	; (80010b8 <I2C1_EV_IRQHandler+0x10>)
 80010ae:	f001 f873 	bl	8002198 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	2000008c 	.word	0x2000008c

080010bc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80010c0:	4802      	ldr	r0, [pc, #8]	; (80010cc <I2C1_ER_IRQHandler+0x10>)
 80010c2:	f001 f883 	bl	80021cc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	2000008c 	.word	0x2000008c

080010d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80010d4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010d8:	f000 fe90 	bl	8001dfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}

080010e0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80010e4:	4802      	ldr	r0, [pc, #8]	; (80010f0 <SPI3_IRQHandler+0x10>)
 80010e6:	f003 fe69 	bl	8004dbc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000234 	.word	0x20000234

080010f4 <_getpid>:
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	2301      	movs	r3, #1
 80010fa:	4618      	mov	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <_kill>:
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	f005 fa7d 	bl	800660c <__errno>
 8001112:	4603      	mov	r3, r0
 8001114:	2216      	movs	r2, #22
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	f04f 33ff 	mov.w	r3, #4294967295
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_exit>:
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	f04f 31ff 	mov.w	r1, #4294967295
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ffe7 	bl	8001104 <_kill>
 8001136:	e7fe      	b.n	8001136 <_exit+0x12>

08001138 <_read>:
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	e00a      	b.n	8001160 <_read+0x28>
 800114a:	f3af 8000 	nop.w
 800114e:	4601      	mov	r1, r0
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	60ba      	str	r2, [r7, #8]
 8001156:	b2ca      	uxtb	r2, r1
 8001158:	701a      	strb	r2, [r3, #0]
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3301      	adds	r3, #1
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	dbf0      	blt.n	800114a <_read+0x12>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <_write>:
 8001172:	b580      	push	{r7, lr}
 8001174:	b086      	sub	sp, #24
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
 8001182:	e009      	b.n	8001198 <_write+0x26>
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	1c5a      	adds	r2, r3, #1
 8001188:	60ba      	str	r2, [r7, #8]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f3af 8000 	nop.w
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	429a      	cmp	r2, r3
 800119e:	dbf1      	blt.n	8001184 <_write+0x12>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4618      	mov	r0, r3
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <_close>:
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <_fstat>:
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6039      	str	r1, [r7, #0]
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	2300      	movs	r3, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <_isatty>:
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	2301      	movs	r3, #1
 80011ec:	4618      	mov	r0, r3
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <_lseek>:
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	2300      	movs	r3, #0
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <_sbrk>:
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	4a14      	ldr	r2, [pc, #80]	; (8001270 <_sbrk+0x5c>)
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <_sbrk+0x60>)
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d102      	bne.n	8001236 <_sbrk+0x22>
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <_sbrk+0x64>)
 8001232:	4a12      	ldr	r2, [pc, #72]	; (800127c <_sbrk+0x68>)
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <_sbrk+0x64>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	429a      	cmp	r2, r3
 8001242:	d207      	bcs.n	8001254 <_sbrk+0x40>
 8001244:	f005 f9e2 	bl	800660c <__errno>
 8001248:	4603      	mov	r3, r0
 800124a:	220c      	movs	r2, #12
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
 8001252:	e009      	b.n	8001268 <_sbrk+0x54>
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <_sbrk+0x64>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	4b07      	ldr	r3, [pc, #28]	; (8001278 <_sbrk+0x64>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	4a05      	ldr	r2, [pc, #20]	; (8001278 <_sbrk+0x64>)
 8001264:	6013      	str	r3, [r2, #0]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	4618      	mov	r0, r3
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20020000 	.word	0x20020000
 8001274:	00000400 	.word	0x00000400
 8001278:	200002dc 	.word	0x200002dc
 800127c:	20000430 	.word	0x20000430

08001280 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <SystemInit+0x20>)
 8001286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800128a:	4a05      	ldr	r2, [pc, #20]	; (80012a0 <SystemInit+0x20>)
 800128c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001290:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <Reset_Handler>:
 80012a4:	480d      	ldr	r0, [pc, #52]	; (80012dc <LoopForever+0x2>)
 80012a6:	4685      	mov	sp, r0
 80012a8:	f7ff ffea 	bl	8001280 <SystemInit>
 80012ac:	480c      	ldr	r0, [pc, #48]	; (80012e0 <LoopForever+0x6>)
 80012ae:	490d      	ldr	r1, [pc, #52]	; (80012e4 <LoopForever+0xa>)
 80012b0:	4a0d      	ldr	r2, [pc, #52]	; (80012e8 <LoopForever+0xe>)
 80012b2:	2300      	movs	r3, #0
 80012b4:	e002      	b.n	80012bc <LoopCopyDataInit>

080012b6 <CopyDataInit>:
 80012b6:	58d4      	ldr	r4, [r2, r3]
 80012b8:	50c4      	str	r4, [r0, r3]
 80012ba:	3304      	adds	r3, #4

080012bc <LoopCopyDataInit>:
 80012bc:	18c4      	adds	r4, r0, r3
 80012be:	428c      	cmp	r4, r1
 80012c0:	d3f9      	bcc.n	80012b6 <CopyDataInit>
 80012c2:	4a0a      	ldr	r2, [pc, #40]	; (80012ec <LoopForever+0x12>)
 80012c4:	4c0a      	ldr	r4, [pc, #40]	; (80012f0 <LoopForever+0x16>)
 80012c6:	2300      	movs	r3, #0
 80012c8:	e001      	b.n	80012ce <LoopFillZerobss>

080012ca <FillZerobss>:
 80012ca:	6013      	str	r3, [r2, #0]
 80012cc:	3204      	adds	r2, #4

080012ce <LoopFillZerobss>:
 80012ce:	42a2      	cmp	r2, r4
 80012d0:	d3fb      	bcc.n	80012ca <FillZerobss>
 80012d2:	f005 f9a1 	bl	8006618 <__libc_init_array>
 80012d6:	f7ff f971 	bl	80005bc <main>

080012da <LoopForever>:
 80012da:	e7fe      	b.n	80012da <LoopForever>
 80012dc:	20020000 	.word	0x20020000
 80012e0:	20000000 	.word	0x20000000
 80012e4:	20000070 	.word	0x20000070
 80012e8:	0800740c 	.word	0x0800740c
 80012ec:	20000070 	.word	0x20000070
 80012f0:	20000430 	.word	0x20000430

080012f4 <ADC1_2_IRQHandler>:
 80012f4:	e7fe      	b.n	80012f4 <ADC1_2_IRQHandler>

080012f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012fc:	2300      	movs	r3, #0
 80012fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001300:	2003      	movs	r0, #3
 8001302:	f000 f95b 	bl	80015bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001306:	2000      	movs	r0, #0
 8001308:	f000 f80e 	bl	8001328 <HAL_InitTick>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	71fb      	strb	r3, [r7, #7]
 8001316:	e001      	b.n	800131c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001318:	f7ff fcde 	bl	8000cd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800131c:	79fb      	ldrb	r3, [r7, #7]

}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001334:	4b16      	ldr	r3, [pc, #88]	; (8001390 <HAL_InitTick+0x68>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d022      	beq.n	8001382 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800133c:	4b15      	ldr	r3, [pc, #84]	; (8001394 <HAL_InitTick+0x6c>)
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_InitTick+0x68>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001348:	fbb1 f3f3 	udiv	r3, r1, r3
 800134c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f966 	bl	8001622 <HAL_SYSTICK_Config>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d10f      	bne.n	800137c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b0f      	cmp	r3, #15
 8001360:	d809      	bhi.n	8001376 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001362:	2200      	movs	r2, #0
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	f04f 30ff 	mov.w	r0, #4294967295
 800136a:	f000 f932 	bl	80015d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800136e:	4a0a      	ldr	r2, [pc, #40]	; (8001398 <HAL_InitTick+0x70>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	e007      	b.n	8001386 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	73fb      	strb	r3, [r7, #15]
 800137a:	e004      	b.n	8001386 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	73fb      	strb	r3, [r7, #15]
 8001380:	e001      	b.n	8001386 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001386:	7bfb      	ldrb	r3, [r7, #15]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000010 	.word	0x20000010
 8001394:	20000008 	.word	0x20000008
 8001398:	2000000c 	.word	0x2000000c

0800139c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013a0:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <HAL_IncTick+0x1c>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_IncTick+0x20>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a03      	ldr	r2, [pc, #12]	; (80013b8 <HAL_IncTick+0x1c>)
 80013ac:	6013      	str	r3, [r2, #0]
}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	200002e0 	.word	0x200002e0
 80013bc:	20000010 	.word	0x20000010

080013c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return uwTick;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <HAL_GetTick+0x14>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	200002e0 	.word	0x200002e0

080013d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013e0:	f7ff ffee 	bl	80013c0 <HAL_GetTick>
 80013e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f0:	d004      	beq.n	80013fc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <HAL_Delay+0x40>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	4413      	add	r3, r2
 80013fa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fc:	bf00      	nop
 80013fe:	f7ff ffdf 	bl	80013c0 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	429a      	cmp	r2, r3
 800140c:	d8f7      	bhi.n	80013fe <HAL_Delay+0x26>
  {
  }
}
 800140e:	bf00      	nop
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000010 	.word	0x20000010

0800141c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001438:	4013      	ands	r3, r2
 800143a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001444:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800144c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800144e:	4a04      	ldr	r2, [pc, #16]	; (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	60d3      	str	r3, [r2, #12]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <__NVIC_GetPriorityGrouping+0x18>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	0a1b      	lsrs	r3, r3, #8
 800146e:	f003 0307 	and.w	r3, r3, #7
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	2b00      	cmp	r3, #0
 8001490:	db0b      	blt.n	80014aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 021f 	and.w	r2, r3, #31
 8001498:	4907      	ldr	r1, [pc, #28]	; (80014b8 <__NVIC_EnableIRQ+0x38>)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	095b      	lsrs	r3, r3, #5
 80014a0:	2001      	movs	r0, #1
 80014a2:	fa00 f202 	lsl.w	r2, r0, r2
 80014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e100 	.word	0xe000e100

080014bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	6039      	str	r1, [r7, #0]
 80014c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	db0a      	blt.n	80014e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	490c      	ldr	r1, [pc, #48]	; (8001508 <__NVIC_SetPriority+0x4c>)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	0112      	lsls	r2, r2, #4
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	440b      	add	r3, r1
 80014e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014e4:	e00a      	b.n	80014fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4908      	ldr	r1, [pc, #32]	; (800150c <__NVIC_SetPriority+0x50>)
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	f003 030f 	and.w	r3, r3, #15
 80014f2:	3b04      	subs	r3, #4
 80014f4:	0112      	lsls	r2, r2, #4
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	440b      	add	r3, r1
 80014fa:	761a      	strb	r2, [r3, #24]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	e000e100 	.word	0xe000e100
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001510:	b480      	push	{r7}
 8001512:	b089      	sub	sp, #36	; 0x24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f1c3 0307 	rsb	r3, r3, #7
 800152a:	2b04      	cmp	r3, #4
 800152c:	bf28      	it	cs
 800152e:	2304      	movcs	r3, #4
 8001530:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	3304      	adds	r3, #4
 8001536:	2b06      	cmp	r3, #6
 8001538:	d902      	bls.n	8001540 <NVIC_EncodePriority+0x30>
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3b03      	subs	r3, #3
 800153e:	e000      	b.n	8001542 <NVIC_EncodePriority+0x32>
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	f04f 32ff 	mov.w	r2, #4294967295
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43da      	mvns	r2, r3
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	401a      	ands	r2, r3
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001558:	f04f 31ff 	mov.w	r1, #4294967295
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	fa01 f303 	lsl.w	r3, r1, r3
 8001562:	43d9      	mvns	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	4313      	orrs	r3, r2
         );
}
 800156a:	4618      	mov	r0, r3
 800156c:	3724      	adds	r7, #36	; 0x24
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b01      	subs	r3, #1
 8001584:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001588:	d301      	bcc.n	800158e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800158a:	2301      	movs	r3, #1
 800158c:	e00f      	b.n	80015ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800158e:	4a0a      	ldr	r2, [pc, #40]	; (80015b8 <SysTick_Config+0x40>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001596:	210f      	movs	r1, #15
 8001598:	f04f 30ff 	mov.w	r0, #4294967295
 800159c:	f7ff ff8e 	bl	80014bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015a0:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <SysTick_Config+0x40>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015a6:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <SysTick_Config+0x40>)
 80015a8:	2207      	movs	r2, #7
 80015aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	e000e010 	.word	0xe000e010

080015bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff ff29 	bl	800141c <__NVIC_SetPriorityGrouping>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b086      	sub	sp, #24
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4603      	mov	r3, r0
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
 80015de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015e0:	f7ff ff40 	bl	8001464 <__NVIC_GetPriorityGrouping>
 80015e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	68b9      	ldr	r1, [r7, #8]
 80015ea:	6978      	ldr	r0, [r7, #20]
 80015ec:	f7ff ff90 	bl	8001510 <NVIC_EncodePriority>
 80015f0:	4602      	mov	r2, r0
 80015f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff5f 	bl	80014bc <__NVIC_SetPriority>
}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ff33 	bl	8001480 <__NVIC_EnableIRQ>
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff ffa4 	bl	8001578 <SysTick_Config>
 8001630:	4603      	mov	r3, r0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e08d      	b.n	800176a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	4b47      	ldr	r3, [pc, #284]	; (8001774 <HAL_DMA_Init+0x138>)
 8001656:	429a      	cmp	r2, r3
 8001658:	d80f      	bhi.n	800167a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	4b45      	ldr	r3, [pc, #276]	; (8001778 <HAL_DMA_Init+0x13c>)
 8001662:	4413      	add	r3, r2
 8001664:	4a45      	ldr	r2, [pc, #276]	; (800177c <HAL_DMA_Init+0x140>)
 8001666:	fba2 2303 	umull	r2, r3, r2, r3
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	009a      	lsls	r2, r3, #2
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a42      	ldr	r2, [pc, #264]	; (8001780 <HAL_DMA_Init+0x144>)
 8001676:	641a      	str	r2, [r3, #64]	; 0x40
 8001678:	e00e      	b.n	8001698 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	4b40      	ldr	r3, [pc, #256]	; (8001784 <HAL_DMA_Init+0x148>)
 8001682:	4413      	add	r3, r2
 8001684:	4a3d      	ldr	r2, [pc, #244]	; (800177c <HAL_DMA_Init+0x140>)
 8001686:	fba2 2303 	umull	r2, r3, r2, r3
 800168a:	091b      	lsrs	r3, r3, #4
 800168c:	009a      	lsls	r2, r3, #2
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a3c      	ldr	r2, [pc, #240]	; (8001788 <HAL_DMA_Init+0x14c>)
 8001696:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2202      	movs	r2, #2
 800169c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80016ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80016bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	4313      	orrs	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f000 f972 	bl	80019d4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016f8:	d102      	bne.n	8001700 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001714:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d010      	beq.n	8001740 <HAL_DMA_Init+0x104>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b04      	cmp	r3, #4
 8001724:	d80c      	bhi.n	8001740 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f000 f992 	bl	8001a50 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	e008      	b.n	8001752 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2200      	movs	r2, #0
 800174a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40020407 	.word	0x40020407
 8001778:	bffdfff8 	.word	0xbffdfff8
 800177c:	cccccccd 	.word	0xcccccccd
 8001780:	40020000 	.word	0x40020000
 8001784:	bffdfbf8 	.word	0xbffdfbf8
 8001788:	40020400 	.word	0x40020400

0800178c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001794:	2300      	movs	r3, #0
 8001796:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d00d      	beq.n	80017c0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2204      	movs	r2, #4
 80017a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	73fb      	strb	r3, [r7, #15]
 80017be:	e047      	b.n	8001850 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f022 020e 	bic.w	r2, r2, #14
 80017ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0201 	bic.w	r2, r2, #1
 80017de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f4:	f003 021f 	and.w	r2, r3, #31
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fc:	2101      	movs	r1, #1
 80017fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001802:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800180c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001812:	2b00      	cmp	r3, #0
 8001814:	d00c      	beq.n	8001830 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001820:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001824:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800182e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	4798      	blx	r3
    }
  }
  return status;
 8001850:	7bfb      	ldrb	r3, [r7, #15]
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b084      	sub	sp, #16
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001876:	f003 031f 	and.w	r3, r3, #31
 800187a:	2204      	movs	r2, #4
 800187c:	409a      	lsls	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	4013      	ands	r3, r2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d026      	beq.n	80018d4 <HAL_DMA_IRQHandler+0x7a>
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	2b00      	cmp	r3, #0
 800188e:	d021      	beq.n	80018d4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0320 	and.w	r3, r3, #32
 800189a:	2b00      	cmp	r3, #0
 800189c:	d107      	bne.n	80018ae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f022 0204 	bic.w	r2, r2, #4
 80018ac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b2:	f003 021f 	and.w	r2, r3, #31
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	2104      	movs	r1, #4
 80018bc:	fa01 f202 	lsl.w	r2, r1, r2
 80018c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d071      	beq.n	80019ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80018d2:	e06c      	b.n	80019ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d8:	f003 031f 	and.w	r3, r3, #31
 80018dc:	2202      	movs	r2, #2
 80018de:	409a      	lsls	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4013      	ands	r3, r2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d02e      	beq.n	8001946 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d029      	beq.n	8001946 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0320 	and.w	r3, r3, #32
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d10b      	bne.n	8001918 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 020a 	bic.w	r2, r2, #10
 800190e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191c:	f003 021f 	and.w	r2, r3, #31
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001924:	2102      	movs	r1, #2
 8001926:	fa01 f202 	lsl.w	r2, r1, r2
 800192a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001938:	2b00      	cmp	r3, #0
 800193a:	d038      	beq.n	80019ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001944:	e033      	b.n	80019ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	2208      	movs	r2, #8
 8001950:	409a      	lsls	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	4013      	ands	r3, r2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d02a      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	2b00      	cmp	r3, #0
 8001962:	d025      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 020e 	bic.w	r2, r2, #14
 8001972:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001978:	f003 021f 	and.w	r2, r3, #31
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001980:	2101      	movs	r1, #1
 8001982:	fa01 f202 	lsl.w	r2, r1, r2
 8001986:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d004      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80019ae:	bf00      	nop
 80019b0:	bf00      	nop
}
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019c6:	b2db      	uxtb	r3, r3
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d802      	bhi.n	80019ee <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80019e8:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	e001      	b.n	80019f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80019f0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	3b08      	subs	r3, #8
 80019fe:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001a00:	fba2 2303 	umull	r2, r3, r2, r3
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0c:	089b      	lsrs	r3, r3, #2
 8001a0e:	009a      	lsls	r2, r3, #2
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	4413      	add	r3, r2
 8001a14:	461a      	mov	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	; (8001a4c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001a1e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	2201      	movs	r2, #1
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001a2e:	bf00      	nop
 8001a30:	371c      	adds	r7, #28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40020407 	.word	0x40020407
 8001a40:	40020800 	.word	0x40020800
 8001a44:	40020820 	.word	0x40020820
 8001a48:	cccccccd 	.word	0xcccccccd
 8001a4c:	40020880 	.word	0x40020880

08001a50 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001a64:	4413      	add	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	461a      	mov	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a08      	ldr	r2, [pc, #32]	; (8001a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001a72:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	f003 031f 	and.w	r3, r3, #31
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	409a      	lsls	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001a84:	bf00      	nop
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	1000823f 	.word	0x1000823f
 8001a94:	40020940 	.word	0x40020940

08001a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001aa6:	e15a      	b.n	8001d5e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2101      	movs	r1, #1
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 814c 	beq.w	8001d58 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d005      	beq.n	8001ad8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d130      	bne.n	8001b3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68da      	ldr	r2, [r3, #12]
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b0e:	2201      	movs	r2, #1
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	f003 0201 	and.w	r2, r3, #1
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d017      	beq.n	8001b76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d123      	bne.n	8001bca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	220f      	movs	r2, #15
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	691a      	ldr	r2, [r3, #16]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	6939      	ldr	r1, [r7, #16]
 8001bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0203 	and.w	r2, r3, #3
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80a6 	beq.w	8001d58 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0c:	4b5b      	ldr	r3, [pc, #364]	; (8001d7c <HAL_GPIO_Init+0x2e4>)
 8001c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c10:	4a5a      	ldr	r2, [pc, #360]	; (8001d7c <HAL_GPIO_Init+0x2e4>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6613      	str	r3, [r2, #96]	; 0x60
 8001c18:	4b58      	ldr	r3, [pc, #352]	; (8001d7c <HAL_GPIO_Init+0x2e4>)
 8001c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c24:	4a56      	ldr	r2, [pc, #344]	; (8001d80 <HAL_GPIO_Init+0x2e8>)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c4e:	d01f      	beq.n	8001c90 <HAL_GPIO_Init+0x1f8>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a4c      	ldr	r2, [pc, #304]	; (8001d84 <HAL_GPIO_Init+0x2ec>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d019      	beq.n	8001c8c <HAL_GPIO_Init+0x1f4>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a4b      	ldr	r2, [pc, #300]	; (8001d88 <HAL_GPIO_Init+0x2f0>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d013      	beq.n	8001c88 <HAL_GPIO_Init+0x1f0>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a4a      	ldr	r2, [pc, #296]	; (8001d8c <HAL_GPIO_Init+0x2f4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d00d      	beq.n	8001c84 <HAL_GPIO_Init+0x1ec>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a49      	ldr	r2, [pc, #292]	; (8001d90 <HAL_GPIO_Init+0x2f8>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d007      	beq.n	8001c80 <HAL_GPIO_Init+0x1e8>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a48      	ldr	r2, [pc, #288]	; (8001d94 <HAL_GPIO_Init+0x2fc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d101      	bne.n	8001c7c <HAL_GPIO_Init+0x1e4>
 8001c78:	2305      	movs	r3, #5
 8001c7a:	e00a      	b.n	8001c92 <HAL_GPIO_Init+0x1fa>
 8001c7c:	2306      	movs	r3, #6
 8001c7e:	e008      	b.n	8001c92 <HAL_GPIO_Init+0x1fa>
 8001c80:	2304      	movs	r3, #4
 8001c82:	e006      	b.n	8001c92 <HAL_GPIO_Init+0x1fa>
 8001c84:	2303      	movs	r3, #3
 8001c86:	e004      	b.n	8001c92 <HAL_GPIO_Init+0x1fa>
 8001c88:	2302      	movs	r3, #2
 8001c8a:	e002      	b.n	8001c92 <HAL_GPIO_Init+0x1fa>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e000      	b.n	8001c92 <HAL_GPIO_Init+0x1fa>
 8001c90:	2300      	movs	r3, #0
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	f002 0203 	and.w	r2, r2, #3
 8001c98:	0092      	lsls	r2, r2, #2
 8001c9a:	4093      	lsls	r3, r2
 8001c9c:	693a      	ldr	r2, [r7, #16]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ca2:	4937      	ldr	r1, [pc, #220]	; (8001d80 <HAL_GPIO_Init+0x2e8>)
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	089b      	lsrs	r3, r3, #2
 8001ca8:	3302      	adds	r3, #2
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cb0:	4b39      	ldr	r3, [pc, #228]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d003      	beq.n	8001cd4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cd4:	4a30      	ldr	r2, [pc, #192]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001cda:	4b2f      	ldr	r3, [pc, #188]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cfe:	4a26      	ldr	r2, [pc, #152]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001d04:	4b24      	ldr	r3, [pc, #144]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4013      	ands	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d28:	4a1b      	ldr	r2, [pc, #108]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d2e:	4b1a      	ldr	r3, [pc, #104]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	43db      	mvns	r3, r3
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d52:	4a11      	ldr	r2, [pc, #68]	; (8001d98 <HAL_GPIO_Init+0x300>)
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	fa22 f303 	lsr.w	r3, r2, r3
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	f47f ae9d 	bne.w	8001aa8 <HAL_GPIO_Init+0x10>
  }
}
 8001d6e:	bf00      	nop
 8001d70:	bf00      	nop
 8001d72:	371c      	adds	r7, #28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	40010000 	.word	0x40010000
 8001d84:	48000400 	.word	0x48000400
 8001d88:	48000800 	.word	0x48000800
 8001d8c:	48000c00 	.word	0x48000c00
 8001d90:	48001000 	.word	0x48001000
 8001d94:	48001400 	.word	0x48001400
 8001d98:	40010400 	.word	0x40010400

08001d9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	691a      	ldr	r2, [r3, #16]
 8001dac:	887b      	ldrh	r3, [r7, #2]
 8001dae:	4013      	ands	r3, r2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d002      	beq.n	8001dba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001db4:	2301      	movs	r3, #1
 8001db6:	73fb      	strb	r3, [r7, #15]
 8001db8:	e001      	b.n	8001dbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	807b      	strh	r3, [r7, #2]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ddc:	787b      	ldrb	r3, [r7, #1]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001de2:	887a      	ldrh	r2, [r7, #2]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001de8:	e002      	b.n	8001df0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dea:	887a      	ldrh	r2, [r7, #2]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001e06:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e08:	695a      	ldr	r2, [r3, #20]
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d006      	beq.n	8001e20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e12:	4a05      	ldr	r2, [pc, #20]	; (8001e28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e14:	88fb      	ldrh	r3, [r7, #6]
 8001e16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e18:	88fb      	ldrh	r3, [r7, #6]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 f806 	bl	8001e2c <HAL_GPIO_EXTI_Callback>
  }
}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40010400 	.word	0x40010400

08001e2c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e08d      	b.n	8001f70 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d106      	bne.n	8001e6e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7fe ff59 	bl	8000d20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2224      	movs	r2, #36	; 0x24
 8001e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f022 0201 	bic.w	r2, r2, #1
 8001e84:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e92:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ea2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d107      	bne.n	8001ebc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	e006      	b.n	8001eca <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001ec8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d108      	bne.n	8001ee4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	e007      	b.n	8001ef4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	685a      	ldr	r2, [r3, #4]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ef2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6812      	ldr	r2, [r2, #0]
 8001efe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f06:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f16:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	691a      	ldr	r2, [r3, #16]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	695b      	ldr	r3, [r3, #20]
 8001f20:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69d9      	ldr	r1, [r3, #28]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1a      	ldr	r2, [r3, #32]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f042 0201 	orr.w	r2, r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	4608      	mov	r0, r1
 8001f82:	4611      	mov	r1, r2
 8001f84:	461a      	mov	r2, r3
 8001f86:	4603      	mov	r3, r0
 8001f88:	817b      	strh	r3, [r7, #10]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	813b      	strh	r3, [r7, #8]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b20      	cmp	r3, #32
 8001f9c:	d16a      	bne.n	8002074 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d002      	beq.n	8001faa <HAL_I2C_Mem_Write_IT+0x32>
 8001fa4:	8bbb      	ldrh	r3, [r7, #28]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d105      	bne.n	8001fb6 <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fb0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e05f      	b.n	8002076 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fc4:	d101      	bne.n	8001fca <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e055      	b.n	8002076 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_I2C_Mem_Write_IT+0x60>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	e04e      	b.n	8002076 <HAL_I2C_Mem_Write_IT+0xfe>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2221      	movs	r2, #33	; 0x21
 8001fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2240      	movs	r2, #64	; 0x40
 8001fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->pBuffPtr    = pData;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8bba      	ldrh	r2, [r7, #28]
 8002006:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4a1d      	ldr	r2, [pc, #116]	; (8002080 <HAL_I2C_Mem_Write_IT+0x108>)
 800200c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4a1c      	ldr	r2, [pc, #112]	; (8002084 <HAL_I2C_Mem_Write_IT+0x10c>)
 8002012:	635a      	str	r2, [r3, #52]	; 0x34
    hi2c->Devaddress  = DevAddress;
 8002014:	897a      	ldrh	r2, [r7, #10]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d109      	bne.n	8002034 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002020:	893b      	ldrh	r3, [r7, #8]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	651a      	str	r2, [r3, #80]	; 0x50
 8002032:	e00b      	b.n	800204c <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002034:	893b      	ldrh	r3, [r7, #8]
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	b29b      	uxth	r3, r3
 800203a:	b2da      	uxtb	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	629a      	str	r2, [r3, #40]	; 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002042:	893b      	ldrh	r3, [r7, #8]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	461a      	mov	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800204c:	88fb      	ldrh	r3, [r7, #6]
 800204e:	b2da      	uxtb	r2, r3
 8002050:	8979      	ldrh	r1, [r7, #10]
 8002052:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <HAL_I2C_Mem_Write_IT+0x110>)
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f001 fb78 	bl	8003750 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002068:	2101      	movs	r1, #1
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	f001 fba2 	bl	80037b4 <I2C_Enable_IRQ>

    return HAL_OK;
 8002070:	2300      	movs	r3, #0
 8002072:	e000      	b.n	8002076 <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002074:	2302      	movs	r3, #2
  }
}
 8002076:	4618      	mov	r0, r3
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	ffff0000 	.word	0xffff0000
 8002084:	08002355 	.word	0x08002355
 8002088:	80002000 	.word	0x80002000

0800208c <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af02      	add	r7, sp, #8
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	4608      	mov	r0, r1
 8002096:	4611      	mov	r1, r2
 8002098:	461a      	mov	r2, r3
 800209a:	4603      	mov	r3, r0
 800209c:	817b      	strh	r3, [r7, #10]
 800209e:	460b      	mov	r3, r1
 80020a0:	813b      	strh	r3, [r7, #8]
 80020a2:	4613      	mov	r3, r2
 80020a4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b20      	cmp	r3, #32
 80020b0:	d166      	bne.n	8002180 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d002      	beq.n	80020be <HAL_I2C_Mem_Read_IT+0x32>
 80020b8:	8bbb      	ldrh	r3, [r7, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d105      	bne.n	80020ca <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020c4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e05b      	b.n	8002182 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020d8:	d101      	bne.n	80020de <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 80020da:	2302      	movs	r3, #2
 80020dc:	e051      	b.n	8002182 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_I2C_Mem_Read_IT+0x60>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e04a      	b.n	8002182 <HAL_I2C_Mem_Read_IT+0xf6>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2222      	movs	r2, #34	; 0x22
 80020f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2240      	movs	r2, #64	; 0x40
 8002100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	8bba      	ldrh	r2, [r7, #28]
 8002114:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	4a1c      	ldr	r2, [pc, #112]	; (800218c <HAL_I2C_Mem_Read_IT+0x100>)
 800211a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	4a1c      	ldr	r2, [pc, #112]	; (8002190 <HAL_I2C_Mem_Read_IT+0x104>)
 8002120:	635a      	str	r2, [r3, #52]	; 0x34
    hi2c->Devaddress  = DevAddress;
 8002122:	897a      	ldrh	r2, [r7, #10]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002128:	88fb      	ldrh	r3, [r7, #6]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d109      	bne.n	8002142 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800212e:	893b      	ldrh	r3, [r7, #8]
 8002130:	b2da      	uxtb	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f04f 32ff 	mov.w	r2, #4294967295
 800213e:	651a      	str	r2, [r3, #80]	; 0x50
 8002140:	e00b      	b.n	800215a <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002142:	893b      	ldrh	r3, [r7, #8]
 8002144:	0a1b      	lsrs	r3, r3, #8
 8002146:	b29b      	uxth	r3, r3
 8002148:	b2da      	uxtb	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002150:	893b      	ldrh	r3, [r7, #8]
 8002152:	b2db      	uxtb	r3, r3
 8002154:	461a      	mov	r2, r3
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	b2da      	uxtb	r2, r3
 800215e:	8979      	ldrh	r1, [r7, #10]
 8002160:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <HAL_I2C_Mem_Read_IT+0x108>)
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f001 faf2 	bl	8003750 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002174:	2101      	movs	r1, #1
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f001 fb1c 	bl	80037b4 <I2C_Enable_IRQ>

    return HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	e000      	b.n	8002182 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 8002180:	2302      	movs	r3, #2
  }
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	ffff0000 	.word	0xffff0000
 8002190:	08002355 	.word	0x08002355
 8002194:	80002000 	.word	0x80002000

08002198 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	68f9      	ldr	r1, [r7, #12]
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	4798      	blx	r3
  }
}
 80021c4:	bf00      	nop
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00f      	beq.n	800220e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00a      	beq.n	800220e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f44f 7280 	mov.w	r2, #256	; 0x100
 800220c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00f      	beq.n	8002238 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00a      	beq.n	8002238 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	f043 0208 	orr.w	r2, r3, #8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002236:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00f      	beq.n	8002262 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00a      	beq.n	8002262 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002250:	f043 0202 	orr.w	r2, r3, #2
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002260:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002266:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f003 030b 	and.w	r3, r3, #11
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8002272:	68f9      	ldr	r1, [r7, #12]
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f001 f911 	bl	800349c <I2C_ITError>
  }
}
 800227a:	bf00      	nop
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
 80022da:	460b      	mov	r3, r1
 80022dc:	70fb      	strb	r3, [r7, #3]
 80022de:	4613      	mov	r3, r2
 80022e0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002316:	b480      	push	{r7}
 8002318:	b083      	sub	sp, #12
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002346:	bf00      	nop
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
	...

08002354 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af02      	add	r7, sp, #8
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002360:	4b8d      	ldr	r3, [pc, #564]	; (8002598 <I2C_Mem_ISR_IT+0x244>)
 8002362:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800236e:	2b01      	cmp	r3, #1
 8002370:	d101      	bne.n	8002376 <I2C_Mem_ISR_IT+0x22>
 8002372:	2302      	movs	r3, #2
 8002374:	e10c      	b.n	8002590 <I2C_Mem_ISR_IT+0x23c>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	f003 0310 	and.w	r3, r3, #16
 8002384:	2b00      	cmp	r3, #0
 8002386:	d012      	beq.n	80023ae <I2C_Mem_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00d      	beq.n	80023ae <I2C_Mem_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2210      	movs	r2, #16
 8002398:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239e:	f043 0204 	orr.w	r2, r3, #4
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023a6:	68f8      	ldr	r0, [r7, #12]
 80023a8:	f001 f98f 	bl	80036ca <I2C_Flush_TXDR>
 80023ac:	e0dd      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d022      	beq.n	80023fe <I2C_Mem_ISR_IT+0xaa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d01d      	beq.n	80023fe <I2C_Mem_ISR_IT+0xaa>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	f023 0304 	bic.w	r3, r3, #4
 80023c8:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	1c5a      	adds	r2, r3, #1
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023fc:	e0b5      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d02c      	beq.n	8002462 <I2C_Mem_ISR_IT+0x10e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800240e:	2b00      	cmp	r3, #0
 8002410:	d027      	beq.n	8002462 <I2C_Mem_ISR_IT+0x10e>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241a:	d118      	bne.n	800244e <I2C_Mem_ISR_IT+0xfa>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002420:	781a      	ldrb	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242c:	1c5a      	adds	r2, r3, #1
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002436:	3b01      	subs	r3, #1
 8002438:	b29a      	uxth	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002442:	b29b      	uxth	r3, r3
 8002444:	3b01      	subs	r3, #1
 8002446:	b29a      	uxth	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800244c:	e08d      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002456:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f04f 32ff 	mov.w	r2, #4294967295
 800245e:	651a      	str	r2, [r3, #80]	; 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8002460:	e083      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002468:	2b00      	cmp	r3, #0
 800246a:	d03c      	beq.n	80024e6 <I2C_Mem_ISR_IT+0x192>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002472:	2b00      	cmp	r3, #0
 8002474:	d037      	beq.n	80024e6 <I2C_Mem_ISR_IT+0x192>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d02c      	beq.n	80024da <I2C_Mem_ISR_IT+0x186>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002484:	2b00      	cmp	r3, #0
 8002486:	d128      	bne.n	80024da <I2C_Mem_ISR_IT+0x186>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	2bff      	cmp	r3, #255	; 0xff
 8002490:	d910      	bls.n	80024b4 <I2C_Mem_ISR_IT+0x160>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	22ff      	movs	r2, #255	; 0xff
 8002496:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800249c:	b299      	uxth	r1, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	2300      	movs	r3, #0
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f001 f94f 	bl	8003750 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024b2:	e017      	b.n	80024e4 <I2C_Mem_ISR_IT+0x190>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c2:	b299      	uxth	r1, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	2300      	movs	r3, #0
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f001 f93c 	bl	8003750 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d8:	e004      	b.n	80024e4 <I2C_Mem_ISR_IT+0x190>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80024da:	2140      	movs	r1, #64	; 0x40
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 ffdd 	bl	800349c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024e2:	e042      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
 80024e4:	e041      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d03c      	beq.n	800256a <I2C_Mem_ISR_IT+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d037      	beq.n	800256a <I2C_Mem_ISR_IT+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80024fa:	2101      	movs	r1, #1
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f001 f9dd 	bl	80038bc <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002502:	2102      	movs	r1, #2
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	f001 f955 	bl	80037b4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b22      	cmp	r3, #34	; 0x22
 8002514:	d101      	bne.n	800251a <I2C_Mem_ISR_IT+0x1c6>
    {
      direction = I2C_GENERATE_START_READ;
 8002516:	4b21      	ldr	r3, [pc, #132]	; (800259c <I2C_Mem_ISR_IT+0x248>)
 8002518:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800251e:	b29b      	uxth	r3, r3
 8002520:	2bff      	cmp	r3, #255	; 0xff
 8002522:	d910      	bls.n	8002546 <I2C_Mem_ISR_IT+0x1f2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	22ff      	movs	r2, #255	; 0xff
 8002528:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252e:	b299      	uxth	r1, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002534:	b2da      	uxtb	r2, r3
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800253e:	68f8      	ldr	r0, [r7, #12]
 8002540:	f001 f906 	bl	8003750 <I2C_TransferConfig>
 8002544:	e011      	b.n	800256a <I2C_Mem_ISR_IT+0x216>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254a:	b29a      	uxth	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002554:	b299      	uxth	r1, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255a:	b2da      	uxtb	r2, r3
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f001 f8f3 	bl	8003750 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f003 0320 	and.w	r3, r3, #32
 8002570:	2b00      	cmp	r3, #0
 8002572:	d008      	beq.n	8002586 <I2C_Mem_ISR_IT+0x232>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <I2C_Mem_ISR_IT+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800257e:	6939      	ldr	r1, [r7, #16]
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 fd0b 	bl	8002f9c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	80002000 	.word	0x80002000
 800259c:	80002400 	.word	0x80002400

080025a0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d101      	bne.n	80025c4 <I2C_Slave_ISR_IT+0x24>
 80025c0:	2302      	movs	r3, #2
 80025c2:	e0e2      	b.n	800278a <I2C_Slave_ISR_IT+0x1ea>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d004      	beq.n	80025ea <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80025e0:	6939      	ldr	r1, [r7, #16]
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 fda2 	bl	800312c <I2C_ITSlaveCplt>
 80025e8:	e0ca      	b.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	f003 0310 	and.w	r3, r3, #16
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d04b      	beq.n	800268c <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d046      	beq.n	800268c <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002602:	b29b      	uxth	r3, r3
 8002604:	2b00      	cmp	r3, #0
 8002606:	d128      	bne.n	800265a <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b28      	cmp	r3, #40	; 0x28
 8002612:	d108      	bne.n	8002626 <I2C_Slave_ISR_IT+0x86>
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800261a:	d104      	bne.n	8002626 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800261c:	6939      	ldr	r1, [r7, #16]
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 fee8 	bl	80033f4 <I2C_ITListenCplt>
 8002624:	e031      	b.n	800268a <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b29      	cmp	r3, #41	; 0x29
 8002630:	d10e      	bne.n	8002650 <I2C_Slave_ISR_IT+0xb0>
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002638:	d00a      	beq.n	8002650 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2210      	movs	r2, #16
 8002640:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f001 f841 	bl	80036ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 fc4b 	bl	8002ee4 <I2C_ITSlaveSeqCplt>
 800264e:	e01c      	b.n	800268a <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2210      	movs	r2, #16
 8002656:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002658:	e08f      	b.n	800277a <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2210      	movs	r2, #16
 8002660:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002666:	f043 0204 	orr.w	r2, r3, #4
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <I2C_Slave_ISR_IT+0xdc>
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800267a:	d17e      	bne.n	800277a <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002680:	4619      	mov	r1, r3
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 ff0a 	bl	800349c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002688:	e077      	b.n	800277a <I2C_Slave_ISR_IT+0x1da>
 800268a:	e076      	b.n	800277a <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	d02f      	beq.n	80026f6 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800269c:	2b00      	cmp	r3, #0
 800269e:	d02a      	beq.n	80026f6 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d018      	beq.n	80026dc <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d14b      	bne.n	800277e <I2C_Slave_ISR_IT+0x1de>
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80026ec:	d047      	beq.n	800277e <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 fbf8 	bl	8002ee4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80026f4:	e043      	b.n	800277e <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	f003 0308 	and.w	r3, r3, #8
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d009      	beq.n	8002714 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002706:	2b00      	cmp	r3, #0
 8002708:	d004      	beq.n	8002714 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800270a:	6939      	ldr	r1, [r7, #16]
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f000 fb28 	bl	8002d62 <I2C_ITAddrCplt>
 8002712:	e035      	b.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d030      	beq.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002724:	2b00      	cmp	r3, #0
 8002726:	d02b      	beq.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800272c:	b29b      	uxth	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d018      	beq.n	8002764 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	781a      	ldrb	r2, [r3, #0]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800274c:	b29b      	uxth	r3, r3
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800275a:	3b01      	subs	r3, #1
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	851a      	strh	r2, [r3, #40]	; 0x28
 8002762:	e00d      	b.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800276a:	d002      	beq.n	8002772 <I2C_Slave_ISR_IT+0x1d2>
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 fbb6 	bl	8002ee4 <I2C_ITSlaveSeqCplt>
 8002778:	e002      	b.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800277a:	bf00      	nop
 800277c:	e000      	b.n	8002780 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800277e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b088      	sub	sp, #32
 8002796:	af02      	add	r7, sp, #8
 8002798:	60f8      	str	r0, [r7, #12]
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d101      	bne.n	80027ac <I2C_Master_ISR_DMA+0x1a>
 80027a8:	2302      	movs	r3, #2
 80027aa:	e0d9      	b.n	8002960 <I2C_Master_ISR_DMA+0x1ce>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f003 0310 	and.w	r3, r3, #16
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d016      	beq.n	80027ec <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d011      	beq.n	80027ec <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2210      	movs	r2, #16
 80027ce:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d4:	f043 0204 	orr.w	r2, r3, #4
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80027dc:	2120      	movs	r1, #32
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 ffe8 	bl	80037b4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 ff70 	bl	80036ca <I2C_Flush_TXDR>
 80027ea:	e0b4      	b.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d071      	beq.n	80028da <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d06c      	beq.n	80028da <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800280e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002814:	b29b      	uxth	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d04e      	beq.n	80028b8 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	b29b      	uxth	r3, r3
 8002822:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002826:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800282c:	b29b      	uxth	r3, r3
 800282e:	2bff      	cmp	r3, #255	; 0xff
 8002830:	d906      	bls.n	8002840 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	22ff      	movs	r2, #255	; 0xff
 8002836:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002838:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800283c:	617b      	str	r3, [r7, #20]
 800283e:	e010      	b.n	8002862 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002844:	b29a      	uxth	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002852:	d003      	beq.n	800285c <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	e002      	b.n	8002862 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800285c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002860:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002866:	b2da      	uxtb	r2, r3
 8002868:	8a79      	ldrh	r1, [r7, #18]
 800286a:	2300      	movs	r3, #0
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 ff6d 	bl	8003750 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800287a:	b29a      	uxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b22      	cmp	r3, #34	; 0x22
 8002892:	d108      	bne.n	80028a6 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028a2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80028a4:	e057      	b.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028b4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80028b6:	e04e      	b.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028c6:	d003      	beq.n	80028d0 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 face 	bl	8002e6a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80028ce:	e042      	b.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80028d0:	2140      	movs	r1, #64	; 0x40
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 fde2 	bl	800349c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80028d8:	e03d      	b.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d028      	beq.n	8002936 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d023      	beq.n	8002936 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d119      	bne.n	800292c <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002902:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002906:	d025      	beq.n	8002954 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002910:	d108      	bne.n	8002924 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002920:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002922:	e017      	b.n	8002954 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 faa0 	bl	8002e6a <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800292a:	e013      	b.n	8002954 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800292c:	2140      	movs	r1, #64	; 0x40
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fdb4 	bl	800349c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002934:	e00e      	b.n	8002954 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00a      	beq.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002946:	2b00      	cmp	r3, #0
 8002948:	d005      	beq.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 fb25 	bl	8002f9c <I2C_ITMasterCplt>
 8002952:	e000      	b.n	8002956 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8002954:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3718      	adds	r7, #24
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b088      	sub	sp, #32
 800296c:	af02      	add	r7, sp, #8
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002974:	4b8d      	ldr	r3, [pc, #564]	; (8002bac <I2C_Mem_ISR_DMA+0x244>)
 8002976:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800297e:	2b01      	cmp	r3, #1
 8002980:	d101      	bne.n	8002986 <I2C_Mem_ISR_DMA+0x1e>
 8002982:	2302      	movs	r3, #2
 8002984:	e10e      	b.n	8002ba4 <I2C_Mem_ISR_DMA+0x23c>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	2b00      	cmp	r3, #0
 8002996:	d016      	beq.n	80029c6 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d011      	beq.n	80029c6 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2210      	movs	r2, #16
 80029a8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ae:	f043 0204 	orr.w	r2, r3, #4
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80029b6:	2120      	movs	r1, #32
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f000 fefb 	bl	80037b4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 fe83 	bl	80036ca <I2C_Flush_TXDR>
 80029c4:	e0e9      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00e      	beq.n	80029ee <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80029e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f04f 32ff 	mov.w	r2, #4294967295
 80029ea:	651a      	str	r2, [r3, #80]	; 0x50
 80029ec:	e0d5      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d05f      	beq.n	8002ab8 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d05a      	beq.n	8002ab8 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002a02:	2101      	movs	r1, #1
 8002a04:	68f8      	ldr	r0, [r7, #12]
 8002a06:	f000 ff59 	bl	80038bc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002a0a:	2110      	movs	r1, #16
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 fed1 	bl	80037b4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d048      	beq.n	8002aae <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2bff      	cmp	r3, #255	; 0xff
 8002a24:	d910      	bls.n	8002a48 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	22ff      	movs	r2, #255	; 0xff
 8002a2a:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a30:	b299      	uxth	r1, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 fe85 	bl	8003750 <I2C_TransferConfig>
 8002a46:	e011      	b.n	8002a6c <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a56:	b299      	uxth	r1, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	2300      	movs	r3, #0
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 fe72 	bl	8003750 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b22      	cmp	r3, #34	; 0x22
 8002a88:	d108      	bne.n	8002a9c <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a98:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002a9a:	e07e      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aaa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002aac:	e075      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002aae:	2140      	movs	r1, #64	; 0x40
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 fcf3 	bl	800349c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002ab6:	e070      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d05d      	beq.n	8002b7e <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d058      	beq.n	8002b7e <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002acc:	2101      	movs	r1, #1
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fef4 	bl	80038bc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002ad4:	2110      	movs	r1, #16
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 fe6c 	bl	80037b4 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b22      	cmp	r3, #34	; 0x22
 8002ae6:	d101      	bne.n	8002aec <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8002ae8:	4b31      	ldr	r3, [pc, #196]	; (8002bb0 <I2C_Mem_ISR_DMA+0x248>)
 8002aea:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	2bff      	cmp	r3, #255	; 0xff
 8002af4:	d910      	bls.n	8002b18 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	22ff      	movs	r2, #255	; 0xff
 8002afa:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b00:	b299      	uxth	r1, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 fe1d 	bl	8003750 <I2C_TransferConfig>
 8002b16:	e011      	b.n	8002b3c <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b26:	b299      	uxth	r1, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 fe0a 	bl	8003750 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b22      	cmp	r3, #34	; 0x22
 8002b58:	d108      	bne.n	8002b6c <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b68:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b6a:	e016      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b7a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b7c:	e00d      	b.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fa01 	bl	8002f9c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	80002000 	.word	0x80002000
 8002bb0:	80002400 	.word	0x80002400

08002bb4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <I2C_Slave_ISR_DMA+0x24>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e0c0      	b.n	8002d5a <I2C_Slave_ISR_DMA+0x1a6>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f003 0320 	and.w	r3, r3, #32
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d009      	beq.n	8002bfe <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d004      	beq.n	8002bfe <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002bf4:	68b9      	ldr	r1, [r7, #8]
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 fa98 	bl	800312c <I2C_ITSlaveCplt>
 8002bfc:	e0a8      	b.n	8002d50 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f003 0310 	and.w	r3, r3, #16
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 8095 	beq.w	8002d34 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f000 808f 	beq.w	8002d34 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d104      	bne.n	8002c2a <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d07d      	beq.n	8002d26 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00c      	beq.n	8002c4c <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d007      	beq.n	8002c4c <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00c      	beq.n	8002c6e <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d007      	beq.n	8002c6e <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d128      	bne.n	8002cc6 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b28      	cmp	r3, #40	; 0x28
 8002c7e:	d108      	bne.n	8002c92 <I2C_Slave_ISR_DMA+0xde>
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c86:	d104      	bne.n	8002c92 <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002c88:	68b9      	ldr	r1, [r7, #8]
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f000 fbb2 	bl	80033f4 <I2C_ITListenCplt>
 8002c90:	e048      	b.n	8002d24 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b29      	cmp	r3, #41	; 0x29
 8002c9c:	d10e      	bne.n	8002cbc <I2C_Slave_ISR_DMA+0x108>
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ca4:	d00a      	beq.n	8002cbc <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2210      	movs	r2, #16
 8002cac:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 fd0b 	bl	80036ca <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f000 f915 	bl	8002ee4 <I2C_ITSlaveSeqCplt>
 8002cba:	e033      	b.n	8002d24 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2210      	movs	r2, #16
 8002cc2:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002cc4:	e034      	b.n	8002d30 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2210      	movs	r2, #16
 8002ccc:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	f043 0204 	orr.w	r2, r3, #4
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ce0:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <I2C_Slave_ISR_DMA+0x13c>
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cee:	d11f      	bne.n	8002d30 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002cf0:	7dfb      	ldrb	r3, [r7, #23]
 8002cf2:	2b21      	cmp	r3, #33	; 0x21
 8002cf4:	d002      	beq.n	8002cfc <I2C_Slave_ISR_DMA+0x148>
 8002cf6:	7dfb      	ldrb	r3, [r7, #23]
 8002cf8:	2b29      	cmp	r3, #41	; 0x29
 8002cfa:	d103      	bne.n	8002d04 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2221      	movs	r2, #33	; 0x21
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30
 8002d02:	e008      	b.n	8002d16 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002d04:	7dfb      	ldrb	r3, [r7, #23]
 8002d06:	2b22      	cmp	r3, #34	; 0x22
 8002d08:	d002      	beq.n	8002d10 <I2C_Slave_ISR_DMA+0x15c>
 8002d0a:	7dfb      	ldrb	r3, [r7, #23]
 8002d0c:	2b2a      	cmp	r3, #42	; 0x2a
 8002d0e:	d102      	bne.n	8002d16 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2222      	movs	r2, #34	; 0x22
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 fbbd 	bl	800349c <I2C_ITError>
      if (treatdmanack == 1U)
 8002d22:	e005      	b.n	8002d30 <I2C_Slave_ISR_DMA+0x17c>
 8002d24:	e004      	b.n	8002d30 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2210      	movs	r2, #16
 8002d2c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002d2e:	e00f      	b.n	8002d50 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8002d30:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002d32:	e00d      	b.n	8002d50 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f003 0308 	and.w	r3, r3, #8
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d008      	beq.n	8002d50 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 f809 	bl	8002d62 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3720      	adds	r7, #32
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
 8002d6a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002d78:	2b28      	cmp	r3, #40	; 0x28
 8002d7a:	d16a      	bne.n	8002e52 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	0c1b      	lsrs	r3, r3, #16
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	0c1b      	lsrs	r3, r3, #16
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002d9a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002da8:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002db6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d138      	bne.n	8002e32 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002dc0:	897b      	ldrh	r3, [r7, #10]
 8002dc2:	09db      	lsrs	r3, r3, #7
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	89bb      	ldrh	r3, [r7, #12]
 8002dc8:	4053      	eors	r3, r2
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	f003 0306 	and.w	r3, r3, #6
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d11c      	bne.n	8002e0e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002dd4:	897b      	ldrh	r3, [r7, #10]
 8002dd6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ddc:	1c5a      	adds	r2, r3, #1
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d13b      	bne.n	8002e62 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2208      	movs	r2, #8
 8002df6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e00:	89ba      	ldrh	r2, [r7, #12]
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	4619      	mov	r1, r3
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff fa63 	bl	80022d2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002e0c:	e029      	b.n	8002e62 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002e0e:	893b      	ldrh	r3, [r7, #8]
 8002e10:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002e12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fd50 	bl	80038bc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e24:	89ba      	ldrh	r2, [r7, #12]
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	4619      	mov	r1, r3
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7ff fa51 	bl	80022d2 <HAL_I2C_AddrCallback>
}
 8002e30:	e017      	b.n	8002e62 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002e32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 fd40 	bl	80038bc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e44:	89ba      	ldrh	r2, [r7, #12]
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
 8002e48:	4619      	mov	r1, r3
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7ff fa41 	bl	80022d2 <HAL_I2C_AddrCallback>
}
 8002e50:	e007      	b.n	8002e62 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2208      	movs	r2, #8
 8002e58:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002e62:	bf00      	nop
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b21      	cmp	r3, #33	; 0x21
 8002e84:	d115      	bne.n	8002eb2 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2211      	movs	r2, #17
 8002e92:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 fd0d 	bl	80038bc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff f9e9 	bl	8002282 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002eb0:	e014      	b.n	8002edc <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2212      	movs	r2, #18
 8002ebe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002ec6:	2102      	movs	r1, #2
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 fcf7 	bl	80038bc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7ff f9dd 	bl	8002296 <HAL_I2C_MasterRxCpltCallback>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d008      	beq.n	8002f18 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	e00c      	b.n	8002f32 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f30:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b29      	cmp	r3, #41	; 0x29
 8002f3c:	d112      	bne.n	8002f64 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2228      	movs	r2, #40	; 0x28
 8002f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2221      	movs	r2, #33	; 0x21
 8002f4a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fcb4 	bl	80038bc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f7ff f9a4 	bl	80022aa <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002f62:	e017      	b.n	8002f94 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f6e:	d111      	bne.n	8002f94 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2228      	movs	r2, #40	; 0x28
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2222      	movs	r2, #34	; 0x22
 8002f7c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002f7e:	2102      	movs	r1, #2
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 fc9b 	bl	80038bc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff f995 	bl	80022be <HAL_I2C_SlaveRxCpltCallback>
}
 8002f94:	bf00      	nop
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b21      	cmp	r3, #33	; 0x21
 8002fbc:	d107      	bne.n	8002fce <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fc7b 	bl	80038bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2211      	movs	r2, #17
 8002fca:	631a      	str	r2, [r3, #48]	; 0x30
 8002fcc:	e00c      	b.n	8002fe8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b22      	cmp	r3, #34	; 0x22
 8002fd8:	d106      	bne.n	8002fe8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002fda:	2102      	movs	r1, #2
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fc6d 	bl	80038bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2212      	movs	r2, #18
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6859      	ldr	r1, [r3, #4]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	4b4c      	ldr	r3, [pc, #304]	; (8003124 <I2C_ITMasterCplt+0x188>)
 8002ff4:	400b      	ands	r3, r1
 8002ff6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a49      	ldr	r2, [pc, #292]	; (8003128 <I2C_ITMasterCplt+0x18c>)
 8003002:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f003 0310 	and.w	r3, r3, #16
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2210      	movs	r2, #16
 8003014:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301a:	f043 0204 	orr.w	r2, r3, #4
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b60      	cmp	r3, #96	; 0x60
 800302c:	d10a      	bne.n	8003044 <I2C_ITMasterCplt+0xa8>
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303e:	b2db      	uxtb	r3, r3
 8003040:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8003042:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 fb40 	bl	80036ca <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b60      	cmp	r3, #96	; 0x60
 800305a:	d002      	beq.n	8003062 <I2C_ITMasterCplt+0xc6>
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d006      	beq.n	8003070 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	4619      	mov	r1, r3
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 fa17 	bl	800349c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800306e:	e054      	b.n	800311a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b21      	cmp	r3, #33	; 0x21
 800307a:	d124      	bne.n	80030c6 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b40      	cmp	r3, #64	; 0x40
 8003094:	d10b      	bne.n	80030ae <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7ff f92b 	bl	8002302 <HAL_I2C_MemTxCpltCallback>
}
 80030ac:	e035      	b.n	800311a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff f8df 	bl	8002282 <HAL_I2C_MasterTxCpltCallback>
}
 80030c4:	e029      	b.n	800311a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b22      	cmp	r3, #34	; 0x22
 80030d0:	d123      	bne.n	800311a <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2220      	movs	r2, #32
 80030d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b40      	cmp	r3, #64	; 0x40
 80030ea:	d10b      	bne.n	8003104 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f7ff f90a 	bl	8002316 <HAL_I2C_MemRxCpltCallback>
}
 8003102:	e00a      	b.n	800311a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f7ff f8be 	bl	8002296 <HAL_I2C_MasterRxCpltCallback>
}
 800311a:	bf00      	nop
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	fe00e800 	.word	0xfe00e800
 8003128:	ffff0000 	.word	0xffff0000

0800312c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003146:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800314e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2220      	movs	r2, #32
 8003156:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003158:	7afb      	ldrb	r3, [r7, #11]
 800315a:	2b21      	cmp	r3, #33	; 0x21
 800315c:	d002      	beq.n	8003164 <I2C_ITSlaveCplt+0x38>
 800315e:	7afb      	ldrb	r3, [r7, #11]
 8003160:	2b29      	cmp	r3, #41	; 0x29
 8003162:	d108      	bne.n	8003176 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003164:	f248 0101 	movw	r1, #32769	; 0x8001
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 fba7 	bl	80038bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2221      	movs	r2, #33	; 0x21
 8003172:	631a      	str	r2, [r3, #48]	; 0x30
 8003174:	e019      	b.n	80031aa <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003176:	7afb      	ldrb	r3, [r7, #11]
 8003178:	2b22      	cmp	r3, #34	; 0x22
 800317a:	d002      	beq.n	8003182 <I2C_ITSlaveCplt+0x56>
 800317c:	7afb      	ldrb	r3, [r7, #11]
 800317e:	2b2a      	cmp	r3, #42	; 0x2a
 8003180:	d108      	bne.n	8003194 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003182:	f248 0102 	movw	r1, #32770	; 0x8002
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fb98 	bl	80038bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2222      	movs	r2, #34	; 0x22
 8003190:	631a      	str	r2, [r3, #48]	; 0x30
 8003192:	e00a      	b.n	80031aa <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003194:	7afb      	ldrb	r3, [r7, #11]
 8003196:	2b28      	cmp	r3, #40	; 0x28
 8003198:	d107      	bne.n	80031aa <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800319a:	f248 0103 	movw	r1, #32771	; 0x8003
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 fb8c 	bl	80038bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031b8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6859      	ldr	r1, [r3, #4]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	4b89      	ldr	r3, [pc, #548]	; (80033ec <I2C_ITSlaveCplt+0x2c0>)
 80031c6:	400b      	ands	r3, r1
 80031c8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 fa7d 	bl	80036ca <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d013      	beq.n	8003202 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80031e8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d01f      	beq.n	8003232 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003200:	e017      	b.n	8003232 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d012      	beq.n	8003232 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800321a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003220:	2b00      	cmp	r3, #0
 8003222:	d006      	beq.n	8003232 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	b29a      	uxth	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b00      	cmp	r3, #0
 800323a:	d020      	beq.n	800327e <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f023 0304 	bic.w	r3, r3, #4
 8003242:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	b2d2      	uxtb	r2, r2
 8003250:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	1c5a      	adds	r2, r3, #1
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00c      	beq.n	800327e <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003274:	b29b      	uxth	r3, r3
 8003276:	3b01      	subs	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003282:	b29b      	uxth	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	d005      	beq.n	8003294 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	f043 0204 	orr.w	r2, r3, #4
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	f003 0310 	and.w	r3, r3, #16
 800329a:	2b00      	cmp	r3, #0
 800329c:	d049      	beq.n	8003332 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d044      	beq.n	8003332 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d128      	bne.n	8003304 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b28      	cmp	r3, #40	; 0x28
 80032bc:	d108      	bne.n	80032d0 <I2C_ITSlaveCplt+0x1a4>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032c4:	d104      	bne.n	80032d0 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80032c6:	6979      	ldr	r1, [r7, #20]
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 f893 	bl	80033f4 <I2C_ITListenCplt>
 80032ce:	e030      	b.n	8003332 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	2b29      	cmp	r3, #41	; 0x29
 80032da:	d10e      	bne.n	80032fa <I2C_ITSlaveCplt+0x1ce>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80032e2:	d00a      	beq.n	80032fa <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2210      	movs	r2, #16
 80032ea:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f000 f9ec 	bl	80036ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff fdf6 	bl	8002ee4 <I2C_ITSlaveSeqCplt>
 80032f8:	e01b      	b.n	8003332 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2210      	movs	r2, #16
 8003300:	61da      	str	r2, [r3, #28]
 8003302:	e016      	b.n	8003332 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2210      	movs	r2, #16
 800330a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003310:	f043 0204 	orr.w	r2, r3, #4
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <I2C_ITSlaveCplt+0x1fa>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003324:	d105      	bne.n	8003332 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800332a:	4619      	mov	r1, r3
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f8b5 	bl	800349c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003344:	2b00      	cmp	r3, #0
 8003346:	d010      	beq.n	800336a <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334c:	4619      	mov	r1, r3
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f8a4 	bl	800349c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b28      	cmp	r3, #40	; 0x28
 800335e:	d141      	bne.n	80033e4 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003360:	6979      	ldr	r1, [r7, #20]
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 f846 	bl	80033f4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003368:	e03c      	b.n	80033e4 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003372:	d014      	beq.n	800339e <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff fdb5 	bl	8002ee4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a1c      	ldr	r2, [pc, #112]	; (80033f0 <I2C_ITSlaveCplt+0x2c4>)
 800337e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2220      	movs	r2, #32
 8003384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fe ffa9 	bl	80022ee <HAL_I2C_ListenCpltCallback>
}
 800339c:	e022      	b.n	80033e4 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b22      	cmp	r3, #34	; 0x22
 80033a8:	d10e      	bne.n	80033c8 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7fe ff7c 	bl	80022be <HAL_I2C_SlaveRxCpltCallback>
}
 80033c6:	e00d      	b.n	80033e4 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fe ff63 	bl	80022aa <HAL_I2C_SlaveTxCpltCallback>
}
 80033e4:	bf00      	nop
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	fe00e800 	.word	0xfe00e800
 80033f0:	ffff0000 	.word	0xffff0000

080033f4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a25      	ldr	r2, [pc, #148]	; (8003498 <I2C_ITListenCplt+0xa4>)
 8003402:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	f003 0304 	and.w	r3, r3, #4
 8003426:	2b00      	cmp	r3, #0
 8003428:	d022      	beq.n	8003470 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003446:	2b00      	cmp	r3, #0
 8003448:	d012      	beq.n	8003470 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800345a:	b29b      	uxth	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003468:	f043 0204 	orr.w	r2, r3, #4
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003470:	f248 0103 	movw	r1, #32771	; 0x8003
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f000 fa21 	bl	80038bc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2210      	movs	r2, #16
 8003480:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7fe ff2f 	bl	80022ee <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003490:	bf00      	nop
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	ffff0000 	.word	0xffff0000

0800349c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ac:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a6d      	ldr	r2, [pc, #436]	; (8003670 <I2C_ITError+0x1d4>)
 80034ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	431a      	orrs	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
 80034d0:	2b28      	cmp	r3, #40	; 0x28
 80034d2:	d005      	beq.n	80034e0 <I2C_ITError+0x44>
 80034d4:	7bfb      	ldrb	r3, [r7, #15]
 80034d6:	2b29      	cmp	r3, #41	; 0x29
 80034d8:	d002      	beq.n	80034e0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80034da:	7bfb      	ldrb	r3, [r7, #15]
 80034dc:	2b2a      	cmp	r3, #42	; 0x2a
 80034de:	d10b      	bne.n	80034f8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80034e0:	2103      	movs	r1, #3
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f9ea 	bl	80038bc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2228      	movs	r2, #40	; 0x28
 80034ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a60      	ldr	r2, [pc, #384]	; (8003674 <I2C_ITError+0x1d8>)
 80034f4:	635a      	str	r2, [r3, #52]	; 0x34
 80034f6:	e030      	b.n	800355a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80034f8:	f248 0103 	movw	r1, #32771	; 0x8003
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 f9dd 	bl	80038bc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f000 f8e1 	bl	80036ca <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b60      	cmp	r3, #96	; 0x60
 8003512:	d01f      	beq.n	8003554 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2220      	movs	r2, #32
 8003518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	f003 0320 	and.w	r3, r3, #32
 8003526:	2b20      	cmp	r3, #32
 8003528:	d114      	bne.n	8003554 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	f003 0310 	and.w	r3, r3, #16
 8003534:	2b10      	cmp	r3, #16
 8003536:	d109      	bne.n	800354c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2210      	movs	r2, #16
 800353e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003544:	f043 0204 	orr.w	r2, r3, #4
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2220      	movs	r2, #32
 8003552:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003564:	2b00      	cmp	r3, #0
 8003566:	d039      	beq.n	80035dc <I2C_ITError+0x140>
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b11      	cmp	r3, #17
 800356c:	d002      	beq.n	8003574 <I2C_ITError+0xd8>
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b21      	cmp	r3, #33	; 0x21
 8003572:	d133      	bne.n	80035dc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800357e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003582:	d107      	bne.n	8003594 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003592:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003598:	4618      	mov	r0, r3
 800359a:	f7fe fa0d 	bl	80019b8 <HAL_DMA_GetState>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d017      	beq.n	80035d4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a8:	4a33      	ldr	r2, [pc, #204]	; (8003678 <I2C_ITError+0x1dc>)
 80035aa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fe f8e7 	bl	800178c <HAL_DMA_Abort_IT>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d04d      	beq.n	8003660 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035ce:	4610      	mov	r0, r2
 80035d0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035d2:	e045      	b.n	8003660 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f851 	bl	800367c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035da:	e041      	b.n	8003660 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d039      	beq.n	8003658 <I2C_ITError+0x1bc>
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2b12      	cmp	r3, #18
 80035e8:	d002      	beq.n	80035f0 <I2C_ITError+0x154>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b22      	cmp	r3, #34	; 0x22
 80035ee:	d133      	bne.n	8003658 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035fe:	d107      	bne.n	8003610 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800360e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003614:	4618      	mov	r0, r3
 8003616:	f7fe f9cf 	bl	80019b8 <HAL_DMA_GetState>
 800361a:	4603      	mov	r3, r0
 800361c:	2b01      	cmp	r3, #1
 800361e:	d017      	beq.n	8003650 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003624:	4a14      	ldr	r2, [pc, #80]	; (8003678 <I2C_ITError+0x1dc>)
 8003626:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003634:	4618      	mov	r0, r3
 8003636:	f7fe f8a9 	bl	800178c <HAL_DMA_Abort_IT>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d011      	beq.n	8003664 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800364a:	4610      	mov	r0, r2
 800364c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800364e:	e009      	b.n	8003664 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f813 	bl	800367c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003656:	e005      	b.n	8003664 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 f80f 	bl	800367c <I2C_TreatErrorCallback>
  }
}
 800365e:	e002      	b.n	8003666 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003660:	bf00      	nop
 8003662:	e000      	b.n	8003666 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003664:	bf00      	nop
}
 8003666:	bf00      	nop
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	ffff0000 	.word	0xffff0000
 8003674:	080025a1 	.word	0x080025a1
 8003678:	08003713 	.word	0x08003713

0800367c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b60      	cmp	r3, #96	; 0x60
 800368e:	d10e      	bne.n	80036ae <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2220      	movs	r2, #32
 8003694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fe fe49 	bl	800233e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80036ac:	e009      	b.n	80036c2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7fe fe34 	bl	800232a <HAL_I2C_ErrorCallback>
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036ca:	b480      	push	{r7}
 80036cc:	b083      	sub	sp, #12
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d103      	bne.n	80036e8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2200      	movs	r2, #0
 80036e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d007      	beq.n	8003706 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	699a      	ldr	r2, [r3, #24]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f042 0201 	orr.w	r2, r2, #1
 8003704:	619a      	str	r2, [r3, #24]
  }
}
 8003706:	bf00      	nop
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b084      	sub	sp, #16
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	2b00      	cmp	r3, #0
 8003726:	d003      	beq.n	8003730 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800372c:	2200      	movs	r2, #0
 800372e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373c:	2200      	movs	r2, #0
 800373e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f7ff ff9b 	bl	800367c <I2C_TreatErrorCallback>
}
 8003746:	bf00      	nop
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003750:	b480      	push	{r7}
 8003752:	b087      	sub	sp, #28
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	607b      	str	r3, [r7, #4]
 800375a:	460b      	mov	r3, r1
 800375c:	817b      	strh	r3, [r7, #10]
 800375e:	4613      	mov	r3, r2
 8003760:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003762:	897b      	ldrh	r3, [r7, #10]
 8003764:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003768:	7a7b      	ldrb	r3, [r7, #9]
 800376a:	041b      	lsls	r3, r3, #16
 800376c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003770:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003776:	6a3b      	ldr	r3, [r7, #32]
 8003778:	4313      	orrs	r3, r2
 800377a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800377e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	0d5b      	lsrs	r3, r3, #21
 800378a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800378e:	4b08      	ldr	r3, [pc, #32]	; (80037b0 <I2C_TransferConfig+0x60>)
 8003790:	430b      	orrs	r3, r1
 8003792:	43db      	mvns	r3, r3
 8003794:	ea02 0103 	and.w	r1, r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	430a      	orrs	r2, r1
 80037a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80037a2:	bf00      	nop
 80037a4:	371c      	adds	r7, #28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	03ff63ff 	.word	0x03ff63ff

080037b4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c8:	4a39      	ldr	r2, [pc, #228]	; (80038b0 <I2C_Enable_IRQ+0xfc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d032      	beq.n	8003834 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80037d2:	4a38      	ldr	r2, [pc, #224]	; (80038b4 <I2C_Enable_IRQ+0x100>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d02d      	beq.n	8003834 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80037dc:	4a36      	ldr	r2, [pc, #216]	; (80038b8 <I2C_Enable_IRQ+0x104>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d028      	beq.n	8003834 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80037e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	da03      	bge.n	80037f2 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80037f0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80037f2:	887b      	ldrh	r3, [r7, #2]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d003      	beq.n	8003804 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8003802:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003804:	887b      	ldrh	r3, [r7, #2]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8003814:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003816:	887b      	ldrh	r3, [r7, #2]
 8003818:	2b10      	cmp	r3, #16
 800381a:	d103      	bne.n	8003824 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003822:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003824:	887b      	ldrh	r3, [r7, #2]
 8003826:	2b20      	cmp	r3, #32
 8003828:	d133      	bne.n	8003892 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f043 0320 	orr.w	r3, r3, #32
 8003830:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003832:	e02e      	b.n	8003892 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003834:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003838:	2b00      	cmp	r3, #0
 800383a:	da03      	bge.n	8003844 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003842:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003844:	887b      	ldrh	r3, [r7, #2]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d003      	beq.n	8003856 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8003854:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003856:	887b      	ldrh	r3, [r7, #2]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d003      	beq.n	8003868 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8003866:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003868:	887b      	ldrh	r3, [r7, #2]
 800386a:	2b10      	cmp	r3, #16
 800386c:	d103      	bne.n	8003876 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003874:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003876:	887b      	ldrh	r3, [r7, #2]
 8003878:	2b20      	cmp	r3, #32
 800387a:	d103      	bne.n	8003884 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003882:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003884:	887b      	ldrh	r3, [r7, #2]
 8003886:	2b40      	cmp	r3, #64	; 0x40
 8003888:	d103      	bne.n	8003892 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003890:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6819      	ldr	r1, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	430a      	orrs	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
}
 80038a2:	bf00      	nop
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	08002793 	.word	0x08002793
 80038b4:	08002bb5 	.word	0x08002bb5
 80038b8:	08002969 	.word	0x08002969

080038bc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	460b      	mov	r3, r1
 80038c6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80038cc:	887b      	ldrh	r3, [r7, #2]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00f      	beq.n	80038f6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80038dc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80038ea:	2b28      	cmp	r3, #40	; 0x28
 80038ec:	d003      	beq.n	80038f6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80038f4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80038f6:	887b      	ldrh	r3, [r7, #2]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00f      	beq.n	8003920 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8003906:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800390e:	b2db      	uxtb	r3, r3
 8003910:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003914:	2b28      	cmp	r3, #40	; 0x28
 8003916:	d003      	beq.n	8003920 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800391e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003920:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003924:	2b00      	cmp	r3, #0
 8003926:	da03      	bge.n	8003930 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800392e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003930:	887b      	ldrh	r3, [r7, #2]
 8003932:	2b10      	cmp	r3, #16
 8003934:	d103      	bne.n	800393e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800393c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800393e:	887b      	ldrh	r3, [r7, #2]
 8003940:	2b20      	cmp	r3, #32
 8003942:	d103      	bne.n	800394c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f043 0320 	orr.w	r3, r3, #32
 800394a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800394c:	887b      	ldrh	r3, [r7, #2]
 800394e:	2b40      	cmp	r3, #64	; 0x40
 8003950:	d103      	bne.n	800395a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003958:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6819      	ldr	r1, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	43da      	mvns	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	400a      	ands	r2, r1
 800396a:	601a      	str	r2, [r3, #0]
}
 800396c:	bf00      	nop
 800396e:	3714      	adds	r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b20      	cmp	r3, #32
 800398c:	d138      	bne.n	8003a00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003994:	2b01      	cmp	r3, #1
 8003996:	d101      	bne.n	800399c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003998:	2302      	movs	r3, #2
 800399a:	e032      	b.n	8003a02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2224      	movs	r2, #36	; 0x24
 80039a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0201 	bic.w	r2, r2, #1
 80039ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80039ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6819      	ldr	r1, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 0201 	orr.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e000      	b.n	8003a02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a00:	2302      	movs	r3, #2
  }
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr

08003a0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b085      	sub	sp, #20
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
 8003a16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b20      	cmp	r3, #32
 8003a22:	d139      	bne.n	8003a98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d101      	bne.n	8003a32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a2e:	2302      	movs	r3, #2
 8003a30:	e033      	b.n	8003a9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2224      	movs	r2, #36	; 0x24
 8003a3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 0201 	bic.w	r2, r2, #1
 8003a50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	021b      	lsls	r3, r3, #8
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	e000      	b.n	8003a9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a98:	2302      	movs	r3, #2
  }
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3714      	adds	r7, #20
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d141      	bne.n	8003b3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ab6:	4b4b      	ldr	r3, [pc, #300]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ac2:	d131      	bne.n	8003b28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ac4:	4b47      	ldr	r3, [pc, #284]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aca:	4a46      	ldr	r2, [pc, #280]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003acc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ad0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ad4:	4b43      	ldr	r3, [pc, #268]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003adc:	4a41      	ldr	r2, [pc, #260]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ade:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ae2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ae4:	4b40      	ldr	r3, [pc, #256]	; (8003be8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2232      	movs	r2, #50	; 0x32
 8003aea:	fb02 f303 	mul.w	r3, r2, r3
 8003aee:	4a3f      	ldr	r2, [pc, #252]	; (8003bec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003af0:	fba2 2303 	umull	r2, r3, r2, r3
 8003af4:	0c9b      	lsrs	r3, r3, #18
 8003af6:	3301      	adds	r3, #1
 8003af8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003afa:	e002      	b.n	8003b02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	3b01      	subs	r3, #1
 8003b00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b02:	4b38      	ldr	r3, [pc, #224]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b0e:	d102      	bne.n	8003b16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f2      	bne.n	8003afc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b16:	4b33      	ldr	r3, [pc, #204]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b22:	d158      	bne.n	8003bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e057      	b.n	8003bd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b28:	4b2e      	ldr	r3, [pc, #184]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b2e:	4a2d      	ldr	r2, [pc, #180]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b38:	e04d      	b.n	8003bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b40:	d141      	bne.n	8003bc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b42:	4b28      	ldr	r3, [pc, #160]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b4e:	d131      	bne.n	8003bb4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b50:	4b24      	ldr	r3, [pc, #144]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b56:	4a23      	ldr	r2, [pc, #140]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b60:	4b20      	ldr	r3, [pc, #128]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b68:	4a1e      	ldr	r2, [pc, #120]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b70:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2232      	movs	r2, #50	; 0x32
 8003b76:	fb02 f303 	mul.w	r3, r2, r3
 8003b7a:	4a1c      	ldr	r2, [pc, #112]	; (8003bec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b80:	0c9b      	lsrs	r3, r3, #18
 8003b82:	3301      	adds	r3, #1
 8003b84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b86:	e002      	b.n	8003b8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b8e:	4b15      	ldr	r3, [pc, #84]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b9a:	d102      	bne.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1f2      	bne.n	8003b88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ba2:	4b10      	ldr	r3, [pc, #64]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bae:	d112      	bne.n	8003bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e011      	b.n	8003bd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bba:	4a0a      	ldr	r2, [pc, #40]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bc0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003bc4:	e007      	b.n	8003bd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bc6:	4b07      	ldr	r3, [pc, #28]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003bce:	4a05      	ldr	r2, [pc, #20]	; (8003be4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bd4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	40007000 	.word	0x40007000
 8003be8:	20000008 	.word	0x20000008
 8003bec:	431bde83 	.word	0x431bde83

08003bf0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003bf4:	4b05      	ldr	r3, [pc, #20]	; (8003c0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a04      	ldr	r2, [pc, #16]	; (8003c0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003bfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bfe:	6093      	str	r3, [r2, #8]
}
 8003c00:	bf00      	nop
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40007000 	.word	0x40007000

08003c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e2fe      	b.n	8004220 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d075      	beq.n	8003d1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c2e:	4b97      	ldr	r3, [pc, #604]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c38:	4b94      	ldr	r3, [pc, #592]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	2b0c      	cmp	r3, #12
 8003c46:	d102      	bne.n	8003c4e <HAL_RCC_OscConfig+0x3e>
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	d002      	beq.n	8003c54 <HAL_RCC_OscConfig+0x44>
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d10b      	bne.n	8003c6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c54:	4b8d      	ldr	r3, [pc, #564]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d05b      	beq.n	8003d18 <HAL_RCC_OscConfig+0x108>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d157      	bne.n	8003d18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e2d9      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c74:	d106      	bne.n	8003c84 <HAL_RCC_OscConfig+0x74>
 8003c76:	4b85      	ldr	r3, [pc, #532]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a84      	ldr	r2, [pc, #528]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	e01d      	b.n	8003cc0 <HAL_RCC_OscConfig+0xb0>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x98>
 8003c8e:	4b7f      	ldr	r3, [pc, #508]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a7e      	ldr	r2, [pc, #504]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	4b7c      	ldr	r3, [pc, #496]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a7b      	ldr	r2, [pc, #492]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ca4:	6013      	str	r3, [r2, #0]
 8003ca6:	e00b      	b.n	8003cc0 <HAL_RCC_OscConfig+0xb0>
 8003ca8:	4b78      	ldr	r3, [pc, #480]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a77      	ldr	r2, [pc, #476]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	4b75      	ldr	r3, [pc, #468]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a74      	ldr	r2, [pc, #464]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d013      	beq.n	8003cf0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc8:	f7fd fb7a 	bl	80013c0 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd0:	f7fd fb76 	bl	80013c0 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b64      	cmp	r3, #100	; 0x64
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e29e      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ce2:	4b6a      	ldr	r3, [pc, #424]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f0      	beq.n	8003cd0 <HAL_RCC_OscConfig+0xc0>
 8003cee:	e014      	b.n	8003d1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf0:	f7fd fb66 	bl	80013c0 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf8:	f7fd fb62 	bl	80013c0 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b64      	cmp	r3, #100	; 0x64
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e28a      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d0a:	4b60      	ldr	r3, [pc, #384]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f0      	bne.n	8003cf8 <HAL_RCC_OscConfig+0xe8>
 8003d16:	e000      	b.n	8003d1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d075      	beq.n	8003e12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d26:	4b59      	ldr	r3, [pc, #356]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 030c 	and.w	r3, r3, #12
 8003d2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d30:	4b56      	ldr	r3, [pc, #344]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f003 0303 	and.w	r3, r3, #3
 8003d38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	2b0c      	cmp	r3, #12
 8003d3e:	d102      	bne.n	8003d46 <HAL_RCC_OscConfig+0x136>
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d002      	beq.n	8003d4c <HAL_RCC_OscConfig+0x13c>
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d11f      	bne.n	8003d8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d4c:	4b4f      	ldr	r3, [pc, #316]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_RCC_OscConfig+0x154>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d101      	bne.n	8003d64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e25d      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d64:	4b49      	ldr	r3, [pc, #292]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	061b      	lsls	r3, r3, #24
 8003d72:	4946      	ldr	r1, [pc, #280]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d78:	4b45      	ldr	r3, [pc, #276]	; (8003e90 <HAL_RCC_OscConfig+0x280>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fd fad3 	bl	8001328 <HAL_InitTick>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d043      	beq.n	8003e10 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e249      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d023      	beq.n	8003ddc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d94:	4b3d      	ldr	r3, [pc, #244]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a3c      	ldr	r2, [pc, #240]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003d9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da0:	f7fd fb0e 	bl	80013c0 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003da8:	f7fd fb0a 	bl	80013c0 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e232      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dba:	4b34      	ldr	r3, [pc, #208]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0f0      	beq.n	8003da8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc6:	4b31      	ldr	r3, [pc, #196]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	061b      	lsls	r3, r3, #24
 8003dd4:	492d      	ldr	r1, [pc, #180]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	604b      	str	r3, [r1, #4]
 8003dda:	e01a      	b.n	8003e12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ddc:	4b2b      	ldr	r3, [pc, #172]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a2a      	ldr	r2, [pc, #168]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003de2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003de6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de8:	f7fd faea 	bl	80013c0 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003df0:	f7fd fae6 	bl	80013c0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e20e      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e02:	4b22      	ldr	r3, [pc, #136]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x1e0>
 8003e0e:	e000      	b.n	8003e12 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e10:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d041      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d01c      	beq.n	8003e60 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e26:	4b19      	ldr	r3, [pc, #100]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e2c:	4a17      	ldr	r2, [pc, #92]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e2e:	f043 0301 	orr.w	r3, r3, #1
 8003e32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e36:	f7fd fac3 	bl	80013c0 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e3e:	f7fd fabf 	bl	80013c0 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e1e7      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e50:	4b0e      	ldr	r3, [pc, #56]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0ef      	beq.n	8003e3e <HAL_RCC_OscConfig+0x22e>
 8003e5e:	e020      	b.n	8003ea2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e60:	4b0a      	ldr	r3, [pc, #40]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e66:	4a09      	ldr	r2, [pc, #36]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e68:	f023 0301 	bic.w	r3, r3, #1
 8003e6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e70:	f7fd faa6 	bl	80013c0 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e76:	e00d      	b.n	8003e94 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e78:	f7fd faa2 	bl	80013c0 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d906      	bls.n	8003e94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e1ca      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
 8003e8a:	bf00      	nop
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e94:	4b8c      	ldr	r3, [pc, #560]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1ea      	bne.n	8003e78 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f000 80a6 	beq.w	8003ffc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003eb4:	4b84      	ldr	r3, [pc, #528]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x2b4>
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e000      	b.n	8003ec6 <HAL_RCC_OscConfig+0x2b6>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00d      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eca:	4b7f      	ldr	r3, [pc, #508]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ece:	4a7e      	ldr	r2, [pc, #504]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ed4:	6593      	str	r3, [r2, #88]	; 0x58
 8003ed6:	4b7c      	ldr	r3, [pc, #496]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ede:	60fb      	str	r3, [r7, #12]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ee6:	4b79      	ldr	r3, [pc, #484]	; (80040cc <HAL_RCC_OscConfig+0x4bc>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d118      	bne.n	8003f24 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ef2:	4b76      	ldr	r3, [pc, #472]	; (80040cc <HAL_RCC_OscConfig+0x4bc>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a75      	ldr	r2, [pc, #468]	; (80040cc <HAL_RCC_OscConfig+0x4bc>)
 8003ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003efc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efe:	f7fd fa5f 	bl	80013c0 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f06:	f7fd fa5b 	bl	80013c0 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e183      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f18:	4b6c      	ldr	r3, [pc, #432]	; (80040cc <HAL_RCC_OscConfig+0x4bc>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0f0      	beq.n	8003f06 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d108      	bne.n	8003f3e <HAL_RCC_OscConfig+0x32e>
 8003f2c:	4b66      	ldr	r3, [pc, #408]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f32:	4a65      	ldr	r2, [pc, #404]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f3c:	e024      	b.n	8003f88 <HAL_RCC_OscConfig+0x378>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b05      	cmp	r3, #5
 8003f44:	d110      	bne.n	8003f68 <HAL_RCC_OscConfig+0x358>
 8003f46:	4b60      	ldr	r3, [pc, #384]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4c:	4a5e      	ldr	r2, [pc, #376]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f4e:	f043 0304 	orr.w	r3, r3, #4
 8003f52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f56:	4b5c      	ldr	r3, [pc, #368]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f5c:	4a5a      	ldr	r2, [pc, #360]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f5e:	f043 0301 	orr.w	r3, r3, #1
 8003f62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f66:	e00f      	b.n	8003f88 <HAL_RCC_OscConfig+0x378>
 8003f68:	4b57      	ldr	r3, [pc, #348]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f6e:	4a56      	ldr	r2, [pc, #344]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f70:	f023 0301 	bic.w	r3, r3, #1
 8003f74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f78:	4b53      	ldr	r3, [pc, #332]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f7e:	4a52      	ldr	r2, [pc, #328]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f80:	f023 0304 	bic.w	r3, r3, #4
 8003f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d016      	beq.n	8003fbe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fd fa16 	bl	80013c0 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f96:	e00a      	b.n	8003fae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f98:	f7fd fa12 	bl	80013c0 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e138      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fae:	4b46      	ldr	r3, [pc, #280]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d0ed      	beq.n	8003f98 <HAL_RCC_OscConfig+0x388>
 8003fbc:	e015      	b.n	8003fea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fbe:	f7fd f9ff 	bl	80013c0 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fc4:	e00a      	b.n	8003fdc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fc6:	f7fd f9fb 	bl	80013c0 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e121      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fdc:	4b3a      	ldr	r3, [pc, #232]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1ed      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fea:	7ffb      	ldrb	r3, [r7, #31]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d105      	bne.n	8003ffc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff0:	4b35      	ldr	r3, [pc, #212]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff4:	4a34      	ldr	r2, [pc, #208]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8003ff6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	2b00      	cmp	r3, #0
 8004006:	d03c      	beq.n	8004082 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d01c      	beq.n	800404a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004010:	4b2d      	ldr	r3, [pc, #180]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8004012:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004016:	4a2c      	ldr	r2, [pc, #176]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8004018:	f043 0301 	orr.w	r3, r3, #1
 800401c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004020:	f7fd f9ce 	bl	80013c0 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004028:	f7fd f9ca 	bl	80013c0 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e0f2      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800403a:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 800403c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0ef      	beq.n	8004028 <HAL_RCC_OscConfig+0x418>
 8004048:	e01b      	b.n	8004082 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800404a:	4b1f      	ldr	r3, [pc, #124]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 800404c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004050:	4a1d      	ldr	r2, [pc, #116]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405a:	f7fd f9b1 	bl	80013c0 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004062:	f7fd f9ad 	bl	80013c0 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e0d5      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004074:	4b14      	ldr	r3, [pc, #80]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 8004076:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1ef      	bne.n	8004062 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 80c9 	beq.w	800421e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800408c:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 030c 	and.w	r3, r3, #12
 8004094:	2b0c      	cmp	r3, #12
 8004096:	f000 8083 	beq.w	80041a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d15e      	bne.n	8004160 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040a2:	4b09      	ldr	r3, [pc, #36]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a08      	ldr	r2, [pc, #32]	; (80040c8 <HAL_RCC_OscConfig+0x4b8>)
 80040a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ae:	f7fd f987 	bl	80013c0 <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040b4:	e00c      	b.n	80040d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b6:	f7fd f983 	bl	80013c0 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d905      	bls.n	80040d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e0ab      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
 80040c8:	40021000 	.word	0x40021000
 80040cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040d0:	4b55      	ldr	r3, [pc, #340]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1ec      	bne.n	80040b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040dc:	4b52      	ldr	r3, [pc, #328]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 80040de:	68da      	ldr	r2, [r3, #12]
 80040e0:	4b52      	ldr	r3, [pc, #328]	; (800422c <HAL_RCC_OscConfig+0x61c>)
 80040e2:	4013      	ands	r3, r2
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6a11      	ldr	r1, [r2, #32]
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040ec:	3a01      	subs	r2, #1
 80040ee:	0112      	lsls	r2, r2, #4
 80040f0:	4311      	orrs	r1, r2
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80040f6:	0212      	lsls	r2, r2, #8
 80040f8:	4311      	orrs	r1, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040fe:	0852      	lsrs	r2, r2, #1
 8004100:	3a01      	subs	r2, #1
 8004102:	0552      	lsls	r2, r2, #21
 8004104:	4311      	orrs	r1, r2
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800410a:	0852      	lsrs	r2, r2, #1
 800410c:	3a01      	subs	r2, #1
 800410e:	0652      	lsls	r2, r2, #25
 8004110:	4311      	orrs	r1, r2
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004116:	06d2      	lsls	r2, r2, #27
 8004118:	430a      	orrs	r2, r1
 800411a:	4943      	ldr	r1, [pc, #268]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 800411c:	4313      	orrs	r3, r2
 800411e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004120:	4b41      	ldr	r3, [pc, #260]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a40      	ldr	r2, [pc, #256]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004126:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800412a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800412c:	4b3e      	ldr	r3, [pc, #248]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4a3d      	ldr	r2, [pc, #244]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004132:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004136:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004138:	f7fd f942 	bl	80013c0 <HAL_GetTick>
 800413c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004140:	f7fd f93e 	bl	80013c0 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b02      	cmp	r3, #2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e066      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004152:	4b35      	ldr	r3, [pc, #212]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0f0      	beq.n	8004140 <HAL_RCC_OscConfig+0x530>
 800415e:	e05e      	b.n	800421e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b31      	ldr	r3, [pc, #196]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a30      	ldr	r2, [pc, #192]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004166:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800416a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416c:	f7fd f928 	bl	80013c0 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004174:	f7fd f924 	bl	80013c0 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e04c      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004186:	4b28      	ldr	r3, [pc, #160]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004192:	4b25      	ldr	r3, [pc, #148]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004194:	68da      	ldr	r2, [r3, #12]
 8004196:	4924      	ldr	r1, [pc, #144]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 8004198:	4b25      	ldr	r3, [pc, #148]	; (8004230 <HAL_RCC_OscConfig+0x620>)
 800419a:	4013      	ands	r3, r2
 800419c:	60cb      	str	r3, [r1, #12]
 800419e:	e03e      	b.n	800421e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e039      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80041ac:	4b1e      	ldr	r3, [pc, #120]	; (8004228 <HAL_RCC_OscConfig+0x618>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f003 0203 	and.w	r2, r3, #3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d12c      	bne.n	800421a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	3b01      	subs	r3, #1
 80041cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d123      	bne.n	800421a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041de:	429a      	cmp	r2, r3
 80041e0:	d11b      	bne.n	800421a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d113      	bne.n	800421a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fc:	085b      	lsrs	r3, r3, #1
 80041fe:	3b01      	subs	r3, #1
 8004200:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004202:	429a      	cmp	r2, r3
 8004204:	d109      	bne.n	800421a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004210:	085b      	lsrs	r3, r3, #1
 8004212:	3b01      	subs	r3, #1
 8004214:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004216:	429a      	cmp	r2, r3
 8004218:	d001      	beq.n	800421e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e000      	b.n	8004220 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3720      	adds	r7, #32
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40021000 	.word	0x40021000
 800422c:	019f800c 	.word	0x019f800c
 8004230:	feeefffc 	.word	0xfeeefffc

08004234 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800423e:	2300      	movs	r3, #0
 8004240:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e11e      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800424c:	4b91      	ldr	r3, [pc, #580]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 030f 	and.w	r3, r3, #15
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d910      	bls.n	800427c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800425a:	4b8e      	ldr	r3, [pc, #568]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f023 020f 	bic.w	r2, r3, #15
 8004262:	498c      	ldr	r1, [pc, #560]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	4313      	orrs	r3, r2
 8004268:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800426a:	4b8a      	ldr	r3, [pc, #552]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	683a      	ldr	r2, [r7, #0]
 8004274:	429a      	cmp	r2, r3
 8004276:	d001      	beq.n	800427c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e106      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	d073      	beq.n	8004370 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b03      	cmp	r3, #3
 800428e:	d129      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004290:	4b81      	ldr	r3, [pc, #516]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e0f4      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80042a0:	f000 f99e 	bl	80045e0 <RCC_GetSysClockFreqFromPLLSource>
 80042a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	4a7c      	ldr	r2, [pc, #496]	; (800449c <HAL_RCC_ClockConfig+0x268>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d93f      	bls.n	800432e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80042ae:	4b7a      	ldr	r3, [pc, #488]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d009      	beq.n	80042ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d033      	beq.n	800432e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d12f      	bne.n	800432e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042ce:	4b72      	ldr	r3, [pc, #456]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042d6:	4a70      	ldr	r2, [pc, #448]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80042d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042de:	2380      	movs	r3, #128	; 0x80
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	e024      	b.n	800432e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d107      	bne.n	80042fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ec:	4b6a      	ldr	r3, [pc, #424]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d109      	bne.n	800430c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e0c6      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042fc:	4b66      	ldr	r3, [pc, #408]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004304:	2b00      	cmp	r3, #0
 8004306:	d101      	bne.n	800430c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0be      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800430c:	f000 f8ce 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8004310:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4a61      	ldr	r2, [pc, #388]	; (800449c <HAL_RCC_ClockConfig+0x268>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d909      	bls.n	800432e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800431a:	4b5f      	ldr	r3, [pc, #380]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004322:	4a5d      	ldr	r2, [pc, #372]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 8004324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004328:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800432a:	2380      	movs	r3, #128	; 0x80
 800432c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800432e:	4b5a      	ldr	r3, [pc, #360]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f023 0203 	bic.w	r2, r3, #3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	4957      	ldr	r1, [pc, #348]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800433c:	4313      	orrs	r3, r2
 800433e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004340:	f7fd f83e 	bl	80013c0 <HAL_GetTick>
 8004344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004346:	e00a      	b.n	800435e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004348:	f7fd f83a 	bl	80013c0 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	f241 3288 	movw	r2, #5000	; 0x1388
 8004356:	4293      	cmp	r3, r2
 8004358:	d901      	bls.n	800435e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e095      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435e:	4b4e      	ldr	r3, [pc, #312]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f003 020c 	and.w	r2, r3, #12
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	429a      	cmp	r2, r3
 800436e:	d1eb      	bne.n	8004348 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d023      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d005      	beq.n	8004394 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004388:	4b43      	ldr	r3, [pc, #268]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	4a42      	ldr	r2, [pc, #264]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800438e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004392:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0308 	and.w	r3, r3, #8
 800439c:	2b00      	cmp	r3, #0
 800439e:	d007      	beq.n	80043b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80043a0:	4b3d      	ldr	r3, [pc, #244]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80043a8:	4a3b      	ldr	r2, [pc, #236]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80043aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80043ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b0:	4b39      	ldr	r3, [pc, #228]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	4936      	ldr	r1, [pc, #216]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	608b      	str	r3, [r1, #8]
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	2b80      	cmp	r3, #128	; 0x80
 80043c8:	d105      	bne.n	80043d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80043ca:	4b33      	ldr	r3, [pc, #204]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	4a32      	ldr	r2, [pc, #200]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 80043d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043d6:	4b2f      	ldr	r3, [pc, #188]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 030f 	and.w	r3, r3, #15
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d21d      	bcs.n	8004420 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043e4:	4b2b      	ldr	r3, [pc, #172]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f023 020f 	bic.w	r2, r3, #15
 80043ec:	4929      	ldr	r1, [pc, #164]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043f4:	f7fc ffe4 	bl	80013c0 <HAL_GetTick>
 80043f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043fc:	f7fc ffe0 	bl	80013c0 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	; 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e03b      	b.n	800448a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004412:	4b20      	ldr	r3, [pc, #128]	; (8004494 <HAL_RCC_ClockConfig+0x260>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	429a      	cmp	r2, r3
 800441e:	d1ed      	bne.n	80043fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800442c:	4b1a      	ldr	r3, [pc, #104]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4917      	ldr	r1, [pc, #92]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800443a:	4313      	orrs	r3, r2
 800443c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d009      	beq.n	800445e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800444a:	4b13      	ldr	r3, [pc, #76]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	490f      	ldr	r1, [pc, #60]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 800445a:	4313      	orrs	r3, r2
 800445c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800445e:	f000 f825 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8004462:	4602      	mov	r2, r0
 8004464:	4b0c      	ldr	r3, [pc, #48]	; (8004498 <HAL_RCC_ClockConfig+0x264>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 030f 	and.w	r3, r3, #15
 800446e:	490c      	ldr	r1, [pc, #48]	; (80044a0 <HAL_RCC_ClockConfig+0x26c>)
 8004470:	5ccb      	ldrb	r3, [r1, r3]
 8004472:	f003 031f 	and.w	r3, r3, #31
 8004476:	fa22 f303 	lsr.w	r3, r2, r3
 800447a:	4a0a      	ldr	r2, [pc, #40]	; (80044a4 <HAL_RCC_ClockConfig+0x270>)
 800447c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800447e:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <HAL_RCC_ClockConfig+0x274>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f7fc ff50 	bl	8001328 <HAL_InitTick>
 8004488:	4603      	mov	r3, r0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3718      	adds	r7, #24
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40022000 	.word	0x40022000
 8004498:	40021000 	.word	0x40021000
 800449c:	04c4b400 	.word	0x04c4b400
 80044a0:	080072dc 	.word	0x080072dc
 80044a4:	20000008 	.word	0x20000008
 80044a8:	2000000c 	.word	0x2000000c

080044ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80044b2:	4b2c      	ldr	r3, [pc, #176]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d102      	bne.n	80044c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044be:	4b2a      	ldr	r3, [pc, #168]	; (8004568 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044c0:	613b      	str	r3, [r7, #16]
 80044c2:	e047      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044c4:	4b27      	ldr	r3, [pc, #156]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f003 030c 	and.w	r3, r3, #12
 80044cc:	2b08      	cmp	r3, #8
 80044ce:	d102      	bne.n	80044d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044d0:	4b26      	ldr	r3, [pc, #152]	; (800456c <HAL_RCC_GetSysClockFreq+0xc0>)
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	e03e      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80044d6:	4b23      	ldr	r3, [pc, #140]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 030c 	and.w	r3, r3, #12
 80044de:	2b0c      	cmp	r3, #12
 80044e0:	d136      	bne.n	8004550 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044e2:	4b20      	ldr	r3, [pc, #128]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044ec:	4b1d      	ldr	r3, [pc, #116]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	091b      	lsrs	r3, r3, #4
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	3301      	adds	r3, #1
 80044f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b03      	cmp	r3, #3
 80044fe:	d10c      	bne.n	800451a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004500:	4a1a      	ldr	r2, [pc, #104]	; (800456c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	fbb2 f3f3 	udiv	r3, r2, r3
 8004508:	4a16      	ldr	r2, [pc, #88]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 800450a:	68d2      	ldr	r2, [r2, #12]
 800450c:	0a12      	lsrs	r2, r2, #8
 800450e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	617b      	str	r3, [r7, #20]
      break;
 8004518:	e00c      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800451a:	4a13      	ldr	r2, [pc, #76]	; (8004568 <HAL_RCC_GetSysClockFreq+0xbc>)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004522:	4a10      	ldr	r2, [pc, #64]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004524:	68d2      	ldr	r2, [r2, #12]
 8004526:	0a12      	lsrs	r2, r2, #8
 8004528:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800452c:	fb02 f303 	mul.w	r3, r2, r3
 8004530:	617b      	str	r3, [r7, #20]
      break;
 8004532:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004534:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	0e5b      	lsrs	r3, r3, #25
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	3301      	adds	r3, #1
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	fbb2 f3f3 	udiv	r3, r2, r3
 800454c:	613b      	str	r3, [r7, #16]
 800454e:	e001      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004554:	693b      	ldr	r3, [r7, #16]
}
 8004556:	4618      	mov	r0, r3
 8004558:	371c      	adds	r7, #28
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40021000 	.word	0x40021000
 8004568:	00f42400 	.word	0x00f42400
 800456c:	016e3600 	.word	0x016e3600

08004570 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004574:	4b03      	ldr	r3, [pc, #12]	; (8004584 <HAL_RCC_GetHCLKFreq+0x14>)
 8004576:	681b      	ldr	r3, [r3, #0]
}
 8004578:	4618      	mov	r0, r3
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	20000008 	.word	0x20000008

08004588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800458c:	f7ff fff0 	bl	8004570 <HAL_RCC_GetHCLKFreq>
 8004590:	4602      	mov	r2, r0
 8004592:	4b06      	ldr	r3, [pc, #24]	; (80045ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	0a1b      	lsrs	r3, r3, #8
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	4904      	ldr	r1, [pc, #16]	; (80045b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800459e:	5ccb      	ldrb	r3, [r1, r3]
 80045a0:	f003 031f 	and.w	r3, r3, #31
 80045a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40021000 	.word	0x40021000
 80045b0:	080072ec 	.word	0x080072ec

080045b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045b8:	f7ff ffda 	bl	8004570 <HAL_RCC_GetHCLKFreq>
 80045bc:	4602      	mov	r2, r0
 80045be:	4b06      	ldr	r3, [pc, #24]	; (80045d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	0adb      	lsrs	r3, r3, #11
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	4904      	ldr	r1, [pc, #16]	; (80045dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80045ca:	5ccb      	ldrb	r3, [r1, r3]
 80045cc:	f003 031f 	and.w	r3, r3, #31
 80045d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40021000 	.word	0x40021000
 80045dc:	080072ec 	.word	0x080072ec

080045e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045e6:	4b1e      	ldr	r3, [pc, #120]	; (8004660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045f0:	4b1b      	ldr	r3, [pc, #108]	; (8004660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	091b      	lsrs	r3, r3, #4
 80045f6:	f003 030f 	and.w	r3, r3, #15
 80045fa:	3301      	adds	r3, #1
 80045fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2b03      	cmp	r3, #3
 8004602:	d10c      	bne.n	800461e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004604:	4a17      	ldr	r2, [pc, #92]	; (8004664 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	fbb2 f3f3 	udiv	r3, r2, r3
 800460c:	4a14      	ldr	r2, [pc, #80]	; (8004660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800460e:	68d2      	ldr	r2, [r2, #12]
 8004610:	0a12      	lsrs	r2, r2, #8
 8004612:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004616:	fb02 f303 	mul.w	r3, r2, r3
 800461a:	617b      	str	r3, [r7, #20]
    break;
 800461c:	e00c      	b.n	8004638 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800461e:	4a12      	ldr	r2, [pc, #72]	; (8004668 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	fbb2 f3f3 	udiv	r3, r2, r3
 8004626:	4a0e      	ldr	r2, [pc, #56]	; (8004660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004628:	68d2      	ldr	r2, [r2, #12]
 800462a:	0a12      	lsrs	r2, r2, #8
 800462c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004630:	fb02 f303 	mul.w	r3, r2, r3
 8004634:	617b      	str	r3, [r7, #20]
    break;
 8004636:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004638:	4b09      	ldr	r3, [pc, #36]	; (8004660 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	0e5b      	lsrs	r3, r3, #25
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	3301      	adds	r3, #1
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004652:	687b      	ldr	r3, [r7, #4]
}
 8004654:	4618      	mov	r0, r3
 8004656:	371c      	adds	r7, #28
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	40021000 	.word	0x40021000
 8004664:	016e3600 	.word	0x016e3600
 8004668:	00f42400 	.word	0x00f42400

0800466c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004674:	2300      	movs	r3, #0
 8004676:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004678:	2300      	movs	r3, #0
 800467a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 8098 	beq.w	80047ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800468a:	2300      	movs	r3, #0
 800468c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468e:	4b43      	ldr	r3, [pc, #268]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10d      	bne.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800469a:	4b40      	ldr	r3, [pc, #256]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800469c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469e:	4a3f      	ldr	r2, [pc, #252]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a4:	6593      	str	r3, [r2, #88]	; 0x58
 80046a6:	4b3d      	ldr	r3, [pc, #244]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ae:	60bb      	str	r3, [r7, #8]
 80046b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046b2:	2301      	movs	r3, #1
 80046b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046b6:	4b3a      	ldr	r3, [pc, #232]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a39      	ldr	r2, [pc, #228]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80046bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046c2:	f7fc fe7d 	bl	80013c0 <HAL_GetTick>
 80046c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046c8:	e009      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ca:	f7fc fe79 	bl	80013c0 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d902      	bls.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	74fb      	strb	r3, [r7, #19]
        break;
 80046dc:	e005      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046de:	4b30      	ldr	r3, [pc, #192]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d0ef      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80046ea:	7cfb      	ldrb	r3, [r7, #19]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d159      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046f0:	4b2a      	ldr	r3, [pc, #168]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d01e      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	429a      	cmp	r2, r3
 800470a:	d019      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800470c:	4b23      	ldr	r3, [pc, #140]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800470e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004712:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004716:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004718:	4b20      	ldr	r3, [pc, #128]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800471a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471e:	4a1f      	ldr	r2, [pc, #124]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004728:	4b1c      	ldr	r3, [pc, #112]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800472a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800472e:	4a1b      	ldr	r2, [pc, #108]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004738:	4a18      	ldr	r2, [pc, #96]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d016      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800474a:	f7fc fe39 	bl	80013c0 <HAL_GetTick>
 800474e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004750:	e00b      	b.n	800476a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004752:	f7fc fe35 	bl	80013c0 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004760:	4293      	cmp	r3, r2
 8004762:	d902      	bls.n	800476a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	74fb      	strb	r3, [r7, #19]
            break;
 8004768:	e006      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800476a:	4b0c      	ldr	r3, [pc, #48]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800476c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0ec      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004778:	7cfb      	ldrb	r3, [r7, #19]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10b      	bne.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800477e:	4b07      	ldr	r3, [pc, #28]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004784:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800478c:	4903      	ldr	r1, [pc, #12]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800478e:	4313      	orrs	r3, r2
 8004790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004794:	e008      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004796:	7cfb      	ldrb	r3, [r7, #19]
 8004798:	74bb      	strb	r3, [r7, #18]
 800479a:	e005      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800479c:	40021000 	.word	0x40021000
 80047a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a4:	7cfb      	ldrb	r3, [r7, #19]
 80047a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a8:	7c7b      	ldrb	r3, [r7, #17]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d105      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ae:	4ba7      	ldr	r3, [pc, #668]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b2:	4aa6      	ldr	r2, [pc, #664]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00a      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047c6:	4ba1      	ldr	r3, [pc, #644]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047cc:	f023 0203 	bic.w	r2, r3, #3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	499d      	ldr	r1, [pc, #628]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047e8:	4b98      	ldr	r3, [pc, #608]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ee:	f023 020c 	bic.w	r2, r3, #12
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	4995      	ldr	r1, [pc, #596]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800480a:	4b90      	ldr	r3, [pc, #576]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004810:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	498c      	ldr	r1, [pc, #560]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0308 	and.w	r3, r3, #8
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800482c:	4b87      	ldr	r3, [pc, #540]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800482e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004832:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	4984      	ldr	r1, [pc, #528]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800483c:	4313      	orrs	r3, r2
 800483e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0310 	and.w	r3, r3, #16
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800484e:	4b7f      	ldr	r3, [pc, #508]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	497b      	ldr	r1, [pc, #492]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004870:	4b76      	ldr	r3, [pc, #472]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004876:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	4973      	ldr	r1, [pc, #460]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004892:	4b6e      	ldr	r3, [pc, #440]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004898:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	496a      	ldr	r1, [pc, #424]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048b4:	4b65      	ldr	r3, [pc, #404]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	4962      	ldr	r1, [pc, #392]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048d6:	4b5d      	ldr	r3, [pc, #372]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	4959      	ldr	r1, [pc, #356]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048f8:	4b54      	ldr	r3, [pc, #336]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048fe:	f023 0203 	bic.w	r2, r3, #3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004906:	4951      	ldr	r1, [pc, #324]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800491a:	4b4c      	ldr	r3, [pc, #304]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004920:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004928:	4948      	ldr	r1, [pc, #288]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800492a:	4313      	orrs	r3, r2
 800492c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004938:	2b00      	cmp	r3, #0
 800493a:	d015      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800493c:	4b43      	ldr	r3, [pc, #268]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004942:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	4940      	ldr	r1, [pc, #256]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800495a:	d105      	bne.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800495c:	4b3b      	ldr	r3, [pc, #236]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	4a3a      	ldr	r2, [pc, #232]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004966:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004970:	2b00      	cmp	r3, #0
 8004972:	d015      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004974:	4b35      	ldr	r3, [pc, #212]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004982:	4932      	ldr	r1, [pc, #200]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004992:	d105      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004994:	4b2d      	ldr	r3, [pc, #180]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	4a2c      	ldr	r2, [pc, #176]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800499a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800499e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d015      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80049ac:	4b27      	ldr	r3, [pc, #156]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	4924      	ldr	r1, [pc, #144]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049ca:	d105      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049cc:	4b1f      	ldr	r3, [pc, #124]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	4a1e      	ldr	r2, [pc, #120]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d015      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049e4:	4b19      	ldr	r3, [pc, #100]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f2:	4916      	ldr	r1, [pc, #88]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a02:	d105      	bne.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a04:	4b11      	ldr	r3, [pc, #68]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4a10      	ldr	r2, [pc, #64]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a0e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d019      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2a:	4908      	ldr	r1, [pc, #32]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a3a:	d109      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a3c:	4b03      	ldr	r3, [pc, #12]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	4a02      	ldr	r2, [pc, #8]	; (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a46:	60d3      	str	r3, [r2, #12]
 8004a48:	e002      	b.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004a4a:	bf00      	nop
 8004a4c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d015      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a5c:	4b29      	ldr	r3, [pc, #164]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a62:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a6a:	4926      	ldr	r1, [pc, #152]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a7a:	d105      	bne.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a7c:	4b21      	ldr	r3, [pc, #132]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	4a20      	ldr	r2, [pc, #128]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a86:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d015      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004a94:	4b1b      	ldr	r3, [pc, #108]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa2:	4918      	ldr	r1, [pc, #96]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab2:	d105      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ab4:	4b13      	ldr	r3, [pc, #76]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	4a12      	ldr	r2, [pc, #72]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004abe:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d015      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004acc:	4b0d      	ldr	r3, [pc, #52]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ace:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ad2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ada:	490a      	ldr	r1, [pc, #40]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004aea:	d105      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aec:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	4a04      	ldr	r2, [pc, #16]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004af2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004af6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004af8:	7cbb      	ldrb	r3, [r7, #18]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40021000 	.word	0x40021000

08004b08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e09d      	b.n	8004c56 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d108      	bne.n	8004b34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b2a:	d009      	beq.n	8004b40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	61da      	str	r2, [r3, #28]
 8004b32:	e005      	b.n	8004b40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc fa1a 	bl	8000f94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b76:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b80:	d902      	bls.n	8004b88 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	e002      	b.n	8004b8e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b8c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004b96:	d007      	beq.n	8004ba8 <HAL_SPI_Init+0xa0>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ba0:	d002      	beq.n	8004ba8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	69db      	ldr	r3, [r3, #28]
 8004bdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004be0:	431a      	orrs	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bea:	ea42 0103 	orr.w	r1, r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	0c1b      	lsrs	r3, r3, #16
 8004c04:	f003 0204 	and.w	r2, r3, #4
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0c:	f003 0310 	and.w	r3, r3, #16
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004c24:	ea42 0103 	orr.w	r1, r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	69da      	ldr	r2, [r3, #28]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c44:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b087      	sub	sp, #28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
 8004c6c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c78:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c80:	7dbb      	ldrb	r3, [r7, #22]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d00d      	beq.n	8004ca2 <HAL_SPI_TransmitReceive_IT+0x42>
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c8c:	d106      	bne.n	8004c9c <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d102      	bne.n	8004c9c <HAL_SPI_TransmitReceive_IT+0x3c>
 8004c96:	7dbb      	ldrb	r3, [r7, #22]
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d002      	beq.n	8004ca2 <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ca0:	e07d      	b.n	8004d9e <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_SPI_TransmitReceive_IT+0x54>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <HAL_SPI_TransmitReceive_IT+0x54>
 8004cae:	887b      	ldrh	r3, [r7, #2]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d102      	bne.n	8004cba <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004cb8:	e071      	b.n	8004d9e <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_SPI_TransmitReceive_IT+0x68>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e06b      	b.n	8004da0 <HAL_SPI_TransmitReceive_IT+0x140>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d003      	beq.n	8004ce4 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2205      	movs	r2, #5
 8004ce0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	887a      	ldrh	r2, [r7, #2]
 8004cf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	887a      	ldrh	r2, [r7, #2]
 8004cfa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	887a      	ldrh	r2, [r7, #2]
 8004d06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	887a      	ldrh	r2, [r7, #2]
 8004d0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d1a:	d906      	bls.n	8004d2a <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	4a23      	ldr	r2, [pc, #140]	; (8004dac <HAL_SPI_TransmitReceive_IT+0x14c>)
 8004d20:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a22      	ldr	r2, [pc, #136]	; (8004db0 <HAL_SPI_TransmitReceive_IT+0x150>)
 8004d26:	651a      	str	r2, [r3, #80]	; 0x50
 8004d28:	e005      	b.n	8004d36 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4a21      	ldr	r2, [pc, #132]	; (8004db4 <HAL_SPI_TransmitReceive_IT+0x154>)
 8004d2e:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4a21      	ldr	r2, [pc, #132]	; (8004db8 <HAL_SPI_TransmitReceive_IT+0x158>)
 8004d34:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d3e:	d802      	bhi.n	8004d46 <HAL_SPI_TransmitReceive_IT+0xe6>
 8004d40:	887b      	ldrh	r3, [r7, #2]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d908      	bls.n	8004d58 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004d54:	605a      	str	r2, [r3, #4]
 8004d56:	e007      	b.n	8004d68 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d66:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d72:	2b40      	cmp	r3, #64	; 0x40
 8004d74:	d007      	beq.n	8004d86 <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d84:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004d9c:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	08005147 	.word	0x08005147
 8004db0:	080051ad 	.word	0x080051ad
 8004db4:	08004ff7 	.word	0x08004ff7
 8004db8:	080050b5 	.word	0x080050b5

08004dbc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10e      	bne.n	8004dfc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d009      	beq.n	8004dfc <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d004      	beq.n	8004dfc <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	4798      	blx	r3
    return;
 8004dfa:	e0ce      	b.n	8004f9a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	f003 0302 	and.w	r3, r3, #2
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d009      	beq.n	8004e1a <HAL_SPI_IRQHandler+0x5e>
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d004      	beq.n	8004e1a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	4798      	blx	r3
    return;
 8004e18:	e0bf      	b.n	8004f9a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	f003 0320 	and.w	r3, r3, #32
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d10a      	bne.n	8004e3a <HAL_SPI_IRQHandler+0x7e>
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d105      	bne.n	8004e3a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 80b0 	beq.w	8004f9a <HAL_SPI_IRQHandler+0x1de>
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f003 0320 	and.w	r3, r3, #32
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80aa 	beq.w	8004f9a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d023      	beq.n	8004e98 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	2b03      	cmp	r3, #3
 8004e5a:	d011      	beq.n	8004e80 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e60:	f043 0204 	orr.w	r2, r3, #4
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e68:	2300      	movs	r3, #0
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	617b      	str	r3, [r7, #20]
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	e00b      	b.n	8004e98 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e80:	2300      	movs	r3, #0
 8004e82:	613b      	str	r3, [r7, #16]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	613b      	str	r3, [r7, #16]
 8004e94:	693b      	ldr	r3, [r7, #16]
        return;
 8004e96:	e080      	b.n	8004f9a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	f003 0320 	and.w	r3, r3, #32
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d014      	beq.n	8004ecc <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ea6:	f043 0201 	orr.w	r2, r3, #1
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00c      	beq.n	8004ef0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eda:	f043 0208 	orr.w	r2, r3, #8
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	60bb      	str	r3, [r7, #8]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	60bb      	str	r3, [r7, #8]
 8004eee:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d04f      	beq.n	8004f98 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f06:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d104      	bne.n	8004f24 <HAL_SPI_IRQHandler+0x168>
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d034      	beq.n	8004f8e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0203 	bic.w	r2, r2, #3
 8004f32:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d011      	beq.n	8004f60 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f40:	4a17      	ldr	r2, [pc, #92]	; (8004fa0 <HAL_SPI_IRQHandler+0x1e4>)
 8004f42:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7fc fc1f 	bl	800178c <HAL_DMA_Abort_IT>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d016      	beq.n	8004f96 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6c:	4a0c      	ldr	r2, [pc, #48]	; (8004fa0 <HAL_SPI_IRQHandler+0x1e4>)
 8004f6e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7fc fc09 	bl	800178c <HAL_DMA_Abort_IT>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00a      	beq.n	8004f96 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004f8c:	e003      	b.n	8004f96 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f812 	bl	8004fb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004f94:	e000      	b.n	8004f98 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8004f96:	bf00      	nop
    return;
 8004f98:	bf00      	nop
  }
}
 8004f9a:	3720      	adds	r7, #32
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	08004fcd 	.word	0x08004fcd

08004fa4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f7ff ffe5 	bl	8004fb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004fee:	bf00      	nop
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b082      	sub	sp, #8
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005004:	b29b      	uxth	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d923      	bls.n	8005052 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005014:	b292      	uxth	r2, r2
 8005016:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	1c9a      	adds	r2, r3, #2
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b02      	subs	r3, #2
 800502c:	b29a      	uxth	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800503a:	b29b      	uxth	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	d11f      	bne.n	8005080 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800504e:	605a      	str	r2, [r3, #4]
 8005050:	e016      	b.n	8005080 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f103 020c 	add.w	r2, r3, #12
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	7812      	ldrb	r2, [r2, #0]
 8005060:	b2d2      	uxtb	r2, r2
 8005062:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	1c5a      	adds	r2, r3, #1
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29a      	uxth	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10f      	bne.n	80050ac <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800509a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d102      	bne.n	80050ac <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fa14 	bl	80054d4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80050ac:	bf00      	nop
 80050ae:	3708      	adds	r7, #8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d912      	bls.n	80050ec <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ca:	881a      	ldrh	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d6:	1c9a      	adds	r2, r3, #2
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	3b02      	subs	r3, #2
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050ea:	e012      	b.n	8005112 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	330c      	adds	r3, #12
 80050f6:	7812      	ldrb	r2, [r2, #0]
 80050f8:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fe:	1c5a      	adds	r2, r3, #1
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005108:	b29b      	uxth	r3, r3
 800510a:	3b01      	subs	r3, #1
 800510c:	b29a      	uxth	r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005116:	b29b      	uxth	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d110      	bne.n	800513e <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800512a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005132:	b29b      	uxth	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	d102      	bne.n	800513e <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 f9cb 	bl	80054d4 <SPI_CloseRxTx_ISR>
    }
  }
}
 800513e:	bf00      	nop
 8005140:	3708      	adds	r7, #8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b082      	sub	sp, #8
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005158:	b292      	uxth	r2, r2
 800515a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005160:	1c9a      	adds	r2, r3, #2
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800517e:	b29b      	uxth	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10f      	bne.n	80051a4 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685a      	ldr	r2, [r3, #4]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005192:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005198:	b29b      	uxth	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d102      	bne.n	80051a4 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f998 	bl	80054d4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80051a4:	bf00      	nop
 80051a6:	3708      	adds	r7, #8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	881a      	ldrh	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c4:	1c9a      	adds	r2, r3, #2
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d110      	bne.n	8005204 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051f0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d102      	bne.n	8005204 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f968 	bl	80054d4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8005204:	bf00      	nop
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b088      	sub	sp, #32
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	603b      	str	r3, [r7, #0]
 8005218:	4613      	mov	r3, r2
 800521a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800521c:	f7fc f8d0 	bl	80013c0 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005224:	1a9b      	subs	r3, r3, r2
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	4413      	add	r3, r2
 800522a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800522c:	f7fc f8c8 	bl	80013c0 <HAL_GetTick>
 8005230:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005232:	4b39      	ldr	r3, [pc, #228]	; (8005318 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	015b      	lsls	r3, r3, #5
 8005238:	0d1b      	lsrs	r3, r3, #20
 800523a:	69fa      	ldr	r2, [r7, #28]
 800523c:	fb02 f303 	mul.w	r3, r2, r3
 8005240:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005242:	e054      	b.n	80052ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524a:	d050      	beq.n	80052ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800524c:	f7fc f8b8 	bl	80013c0 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	69fa      	ldr	r2, [r7, #28]
 8005258:	429a      	cmp	r2, r3
 800525a:	d902      	bls.n	8005262 <SPI_WaitFlagStateUntilTimeout+0x56>
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d13d      	bne.n	80052de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005270:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800527a:	d111      	bne.n	80052a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005284:	d004      	beq.n	8005290 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800528e:	d107      	bne.n	80052a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800529e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052a8:	d10f      	bne.n	80052ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e017      	b.n	800530e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d101      	bne.n	80052e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052e4:	2300      	movs	r3, #0
 80052e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	3b01      	subs	r3, #1
 80052ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	4013      	ands	r3, r2
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	bf0c      	ite	eq
 80052fe:	2301      	moveq	r3, #1
 8005300:	2300      	movne	r3, #0
 8005302:	b2db      	uxtb	r3, r3
 8005304:	461a      	mov	r2, r3
 8005306:	79fb      	ldrb	r3, [r7, #7]
 8005308:	429a      	cmp	r2, r3
 800530a:	d19b      	bne.n	8005244 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3720      	adds	r7, #32
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	20000008 	.word	0x20000008

0800531c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b08a      	sub	sp, #40	; 0x28
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800532a:	2300      	movs	r3, #0
 800532c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800532e:	f7fc f847 	bl	80013c0 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	4413      	add	r3, r2
 800533c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800533e:	f7fc f83f 	bl	80013c0 <HAL_GetTick>
 8005342:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	330c      	adds	r3, #12
 800534a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800534c:	4b3d      	ldr	r3, [pc, #244]	; (8005444 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	4613      	mov	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4413      	add	r3, r2
 8005356:	00da      	lsls	r2, r3, #3
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	0d1b      	lsrs	r3, r3, #20
 800535c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800535e:	fb02 f303 	mul.w	r3, r2, r3
 8005362:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005364:	e060      	b.n	8005428 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800536c:	d107      	bne.n	800537e <SPI_WaitFifoStateUntilTimeout+0x62>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d104      	bne.n	800537e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	b2db      	uxtb	r3, r3
 800537a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800537c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005384:	d050      	beq.n	8005428 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005386:	f7fc f81b 	bl	80013c0 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005392:	429a      	cmp	r2, r3
 8005394:	d902      	bls.n	800539c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	2b00      	cmp	r3, #0
 800539a:	d13d      	bne.n	8005418 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053b4:	d111      	bne.n	80053da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053be:	d004      	beq.n	80053ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053c8:	d107      	bne.n	80053da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053e2:	d10f      	bne.n	8005404 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053f2:	601a      	str	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005402:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e010      	b.n	800543a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	3b01      	subs	r3, #1
 8005426:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689a      	ldr	r2, [r3, #8]
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	4013      	ands	r3, r2
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	429a      	cmp	r2, r3
 8005436:	d196      	bne.n	8005366 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3728      	adds	r7, #40	; 0x28
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	20000008 	.word	0x20000008

08005448 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af02      	add	r7, sp, #8
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2200      	movs	r2, #0
 800545c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f7ff ff5b 	bl	800531c <SPI_WaitFifoStateUntilTimeout>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d007      	beq.n	800547c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005470:	f043 0220 	orr.w	r2, r3, #32
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e027      	b.n	80054cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	9300      	str	r3, [sp, #0]
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	2200      	movs	r2, #0
 8005484:	2180      	movs	r1, #128	; 0x80
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7ff fec0 	bl	800520c <SPI_WaitFlagStateUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d007      	beq.n	80054a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005496:	f043 0220 	orr.w	r2, r3, #32
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e014      	b.n	80054cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f7ff ff34 	bl	800531c <SPI_WaitFifoStateUntilTimeout>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d007      	beq.n	80054ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054be:	f043 0220 	orr.w	r2, r3, #32
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e000      	b.n	80054cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054dc:	f7fb ff70 	bl	80013c0 <HAL_GetTick>
 80054e0:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 0220 	bic.w	r2, r2, #32
 80054f0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	2164      	movs	r1, #100	; 0x64
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff ffa6 	bl	8005448 <SPI_EndRxTxTransaction>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d005      	beq.n	800550e <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005506:	f043 0220 	orr.w	r2, r3, #32
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005512:	2b00      	cmp	r3, #0
 8005514:	d115      	bne.n	8005542 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b04      	cmp	r3, #4
 8005520:	d107      	bne.n	8005532 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7ff fd3a 	bl	8004fa4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8005530:	e00e      	b.n	8005550 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7fb faba 	bl	8000ab4 <HAL_SPI_TxRxCpltCallback>
}
 8005540:	e006      	b.n	8005550 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7ff fd34 	bl	8004fb8 <HAL_SPI_ErrorCallback>
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e042      	b.n	80055f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005570:	2b00      	cmp	r3, #0
 8005572:	d106      	bne.n	8005582 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7fb fcb1 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2224      	movs	r2, #36	; 0x24
 8005586:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f022 0201 	bic.w	r2, r2, #1
 8005598:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 fb24 	bl	8005bf0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 f825 	bl	80055f8 <UART_SetConfig>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e01b      	b.n	80055f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0201 	orr.w	r2, r2, #1
 80055e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fba3 	bl	8005d34 <UART_CheckIdleState>
 80055ee:	4603      	mov	r3, r0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3708      	adds	r7, #8
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055fc:	b08c      	sub	sp, #48	; 0x30
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005602:	2300      	movs	r3, #0
 8005604:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	689a      	ldr	r2, [r3, #8]
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	431a      	orrs	r2, r3
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	431a      	orrs	r2, r3
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	4313      	orrs	r3, r2
 800561e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	4baa      	ldr	r3, [pc, #680]	; (80058d0 <UART_SetConfig+0x2d8>)
 8005628:	4013      	ands	r3, r2
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	6812      	ldr	r2, [r2, #0]
 800562e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005630:	430b      	orrs	r3, r1
 8005632:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	68da      	ldr	r2, [r3, #12]
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a9f      	ldr	r2, [pc, #636]	; (80058d4 <UART_SetConfig+0x2dc>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d004      	beq.n	8005664 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005660:	4313      	orrs	r3, r2
 8005662:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800566e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005678:	430b      	orrs	r3, r1
 800567a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005682:	f023 010f 	bic.w	r1, r3, #15
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	430a      	orrs	r2, r1
 8005690:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a90      	ldr	r2, [pc, #576]	; (80058d8 <UART_SetConfig+0x2e0>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d125      	bne.n	80056e8 <UART_SetConfig+0xf0>
 800569c:	4b8f      	ldr	r3, [pc, #572]	; (80058dc <UART_SetConfig+0x2e4>)
 800569e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	2b03      	cmp	r3, #3
 80056a8:	d81a      	bhi.n	80056e0 <UART_SetConfig+0xe8>
 80056aa:	a201      	add	r2, pc, #4	; (adr r2, 80056b0 <UART_SetConfig+0xb8>)
 80056ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b0:	080056c1 	.word	0x080056c1
 80056b4:	080056d1 	.word	0x080056d1
 80056b8:	080056c9 	.word	0x080056c9
 80056bc:	080056d9 	.word	0x080056d9
 80056c0:	2301      	movs	r3, #1
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056c6:	e116      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80056c8:	2302      	movs	r3, #2
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ce:	e112      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80056d0:	2304      	movs	r3, #4
 80056d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056d6:	e10e      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80056d8:	2308      	movs	r3, #8
 80056da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056de:	e10a      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80056e0:	2310      	movs	r3, #16
 80056e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056e6:	e106      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a7c      	ldr	r2, [pc, #496]	; (80058e0 <UART_SetConfig+0x2e8>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d138      	bne.n	8005764 <UART_SetConfig+0x16c>
 80056f2:	4b7a      	ldr	r3, [pc, #488]	; (80058dc <UART_SetConfig+0x2e4>)
 80056f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f8:	f003 030c 	and.w	r3, r3, #12
 80056fc:	2b0c      	cmp	r3, #12
 80056fe:	d82d      	bhi.n	800575c <UART_SetConfig+0x164>
 8005700:	a201      	add	r2, pc, #4	; (adr r2, 8005708 <UART_SetConfig+0x110>)
 8005702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005706:	bf00      	nop
 8005708:	0800573d 	.word	0x0800573d
 800570c:	0800575d 	.word	0x0800575d
 8005710:	0800575d 	.word	0x0800575d
 8005714:	0800575d 	.word	0x0800575d
 8005718:	0800574d 	.word	0x0800574d
 800571c:	0800575d 	.word	0x0800575d
 8005720:	0800575d 	.word	0x0800575d
 8005724:	0800575d 	.word	0x0800575d
 8005728:	08005745 	.word	0x08005745
 800572c:	0800575d 	.word	0x0800575d
 8005730:	0800575d 	.word	0x0800575d
 8005734:	0800575d 	.word	0x0800575d
 8005738:	08005755 	.word	0x08005755
 800573c:	2300      	movs	r3, #0
 800573e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005742:	e0d8      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005744:	2302      	movs	r3, #2
 8005746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800574a:	e0d4      	b.n	80058f6 <UART_SetConfig+0x2fe>
 800574c:	2304      	movs	r3, #4
 800574e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005752:	e0d0      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005754:	2308      	movs	r3, #8
 8005756:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800575a:	e0cc      	b.n	80058f6 <UART_SetConfig+0x2fe>
 800575c:	2310      	movs	r3, #16
 800575e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005762:	e0c8      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a5e      	ldr	r2, [pc, #376]	; (80058e4 <UART_SetConfig+0x2ec>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d125      	bne.n	80057ba <UART_SetConfig+0x1c2>
 800576e:	4b5b      	ldr	r3, [pc, #364]	; (80058dc <UART_SetConfig+0x2e4>)
 8005770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005774:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005778:	2b30      	cmp	r3, #48	; 0x30
 800577a:	d016      	beq.n	80057aa <UART_SetConfig+0x1b2>
 800577c:	2b30      	cmp	r3, #48	; 0x30
 800577e:	d818      	bhi.n	80057b2 <UART_SetConfig+0x1ba>
 8005780:	2b20      	cmp	r3, #32
 8005782:	d00a      	beq.n	800579a <UART_SetConfig+0x1a2>
 8005784:	2b20      	cmp	r3, #32
 8005786:	d814      	bhi.n	80057b2 <UART_SetConfig+0x1ba>
 8005788:	2b00      	cmp	r3, #0
 800578a:	d002      	beq.n	8005792 <UART_SetConfig+0x19a>
 800578c:	2b10      	cmp	r3, #16
 800578e:	d008      	beq.n	80057a2 <UART_SetConfig+0x1aa>
 8005790:	e00f      	b.n	80057b2 <UART_SetConfig+0x1ba>
 8005792:	2300      	movs	r3, #0
 8005794:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005798:	e0ad      	b.n	80058f6 <UART_SetConfig+0x2fe>
 800579a:	2302      	movs	r3, #2
 800579c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057a0:	e0a9      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80057a2:	2304      	movs	r3, #4
 80057a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057a8:	e0a5      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80057aa:	2308      	movs	r3, #8
 80057ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057b0:	e0a1      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80057b2:	2310      	movs	r3, #16
 80057b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057b8:	e09d      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a4a      	ldr	r2, [pc, #296]	; (80058e8 <UART_SetConfig+0x2f0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d125      	bne.n	8005810 <UART_SetConfig+0x218>
 80057c4:	4b45      	ldr	r3, [pc, #276]	; (80058dc <UART_SetConfig+0x2e4>)
 80057c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80057ce:	2bc0      	cmp	r3, #192	; 0xc0
 80057d0:	d016      	beq.n	8005800 <UART_SetConfig+0x208>
 80057d2:	2bc0      	cmp	r3, #192	; 0xc0
 80057d4:	d818      	bhi.n	8005808 <UART_SetConfig+0x210>
 80057d6:	2b80      	cmp	r3, #128	; 0x80
 80057d8:	d00a      	beq.n	80057f0 <UART_SetConfig+0x1f8>
 80057da:	2b80      	cmp	r3, #128	; 0x80
 80057dc:	d814      	bhi.n	8005808 <UART_SetConfig+0x210>
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d002      	beq.n	80057e8 <UART_SetConfig+0x1f0>
 80057e2:	2b40      	cmp	r3, #64	; 0x40
 80057e4:	d008      	beq.n	80057f8 <UART_SetConfig+0x200>
 80057e6:	e00f      	b.n	8005808 <UART_SetConfig+0x210>
 80057e8:	2300      	movs	r3, #0
 80057ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ee:	e082      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80057f0:	2302      	movs	r3, #2
 80057f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057f6:	e07e      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80057f8:	2304      	movs	r3, #4
 80057fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057fe:	e07a      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005800:	2308      	movs	r3, #8
 8005802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005806:	e076      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005808:	2310      	movs	r3, #16
 800580a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800580e:	e072      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a35      	ldr	r2, [pc, #212]	; (80058ec <UART_SetConfig+0x2f4>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d12a      	bne.n	8005870 <UART_SetConfig+0x278>
 800581a:	4b30      	ldr	r3, [pc, #192]	; (80058dc <UART_SetConfig+0x2e4>)
 800581c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005820:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005824:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005828:	d01a      	beq.n	8005860 <UART_SetConfig+0x268>
 800582a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800582e:	d81b      	bhi.n	8005868 <UART_SetConfig+0x270>
 8005830:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005834:	d00c      	beq.n	8005850 <UART_SetConfig+0x258>
 8005836:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800583a:	d815      	bhi.n	8005868 <UART_SetConfig+0x270>
 800583c:	2b00      	cmp	r3, #0
 800583e:	d003      	beq.n	8005848 <UART_SetConfig+0x250>
 8005840:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005844:	d008      	beq.n	8005858 <UART_SetConfig+0x260>
 8005846:	e00f      	b.n	8005868 <UART_SetConfig+0x270>
 8005848:	2300      	movs	r3, #0
 800584a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800584e:	e052      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005850:	2302      	movs	r3, #2
 8005852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005856:	e04e      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005858:	2304      	movs	r3, #4
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800585e:	e04a      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005860:	2308      	movs	r3, #8
 8005862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005866:	e046      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005868:	2310      	movs	r3, #16
 800586a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800586e:	e042      	b.n	80058f6 <UART_SetConfig+0x2fe>
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a17      	ldr	r2, [pc, #92]	; (80058d4 <UART_SetConfig+0x2dc>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d13a      	bne.n	80058f0 <UART_SetConfig+0x2f8>
 800587a:	4b18      	ldr	r3, [pc, #96]	; (80058dc <UART_SetConfig+0x2e4>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005880:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005884:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005888:	d01a      	beq.n	80058c0 <UART_SetConfig+0x2c8>
 800588a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800588e:	d81b      	bhi.n	80058c8 <UART_SetConfig+0x2d0>
 8005890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005894:	d00c      	beq.n	80058b0 <UART_SetConfig+0x2b8>
 8005896:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800589a:	d815      	bhi.n	80058c8 <UART_SetConfig+0x2d0>
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <UART_SetConfig+0x2b0>
 80058a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058a4:	d008      	beq.n	80058b8 <UART_SetConfig+0x2c0>
 80058a6:	e00f      	b.n	80058c8 <UART_SetConfig+0x2d0>
 80058a8:	2300      	movs	r3, #0
 80058aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ae:	e022      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80058b0:	2302      	movs	r3, #2
 80058b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058b6:	e01e      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80058b8:	2304      	movs	r3, #4
 80058ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058be:	e01a      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80058c0:	2308      	movs	r3, #8
 80058c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058c6:	e016      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80058c8:	2310      	movs	r3, #16
 80058ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ce:	e012      	b.n	80058f6 <UART_SetConfig+0x2fe>
 80058d0:	cfff69f3 	.word	0xcfff69f3
 80058d4:	40008000 	.word	0x40008000
 80058d8:	40013800 	.word	0x40013800
 80058dc:	40021000 	.word	0x40021000
 80058e0:	40004400 	.word	0x40004400
 80058e4:	40004800 	.word	0x40004800
 80058e8:	40004c00 	.word	0x40004c00
 80058ec:	40005000 	.word	0x40005000
 80058f0:	2310      	movs	r3, #16
 80058f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4aae      	ldr	r2, [pc, #696]	; (8005bb4 <UART_SetConfig+0x5bc>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	f040 8097 	bne.w	8005a30 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005902:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005906:	2b08      	cmp	r3, #8
 8005908:	d823      	bhi.n	8005952 <UART_SetConfig+0x35a>
 800590a:	a201      	add	r2, pc, #4	; (adr r2, 8005910 <UART_SetConfig+0x318>)
 800590c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005910:	08005935 	.word	0x08005935
 8005914:	08005953 	.word	0x08005953
 8005918:	0800593d 	.word	0x0800593d
 800591c:	08005953 	.word	0x08005953
 8005920:	08005943 	.word	0x08005943
 8005924:	08005953 	.word	0x08005953
 8005928:	08005953 	.word	0x08005953
 800592c:	08005953 	.word	0x08005953
 8005930:	0800594b 	.word	0x0800594b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005934:	f7fe fe28 	bl	8004588 <HAL_RCC_GetPCLK1Freq>
 8005938:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800593a:	e010      	b.n	800595e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800593c:	4b9e      	ldr	r3, [pc, #632]	; (8005bb8 <UART_SetConfig+0x5c0>)
 800593e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005940:	e00d      	b.n	800595e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005942:	f7fe fdb3 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8005946:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005948:	e009      	b.n	800595e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800594a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800594e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005950:	e005      	b.n	800595e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005952:	2300      	movs	r3, #0
 8005954:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800595c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8130 	beq.w	8005bc6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596a:	4a94      	ldr	r2, [pc, #592]	; (8005bbc <UART_SetConfig+0x5c4>)
 800596c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005970:	461a      	mov	r2, r3
 8005972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005974:	fbb3 f3f2 	udiv	r3, r3, r2
 8005978:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	4613      	mov	r3, r2
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	4413      	add	r3, r2
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	429a      	cmp	r2, r3
 8005988:	d305      	bcc.n	8005996 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	429a      	cmp	r2, r3
 8005994:	d903      	bls.n	800599e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800599c:	e113      	b.n	8005bc6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	2200      	movs	r2, #0
 80059a2:	60bb      	str	r3, [r7, #8]
 80059a4:	60fa      	str	r2, [r7, #12]
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	4a84      	ldr	r2, [pc, #528]	; (8005bbc <UART_SetConfig+0x5c4>)
 80059ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2200      	movs	r2, #0
 80059b4:	603b      	str	r3, [r7, #0]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059c0:	f7fa fc7e 	bl	80002c0 <__aeabi_uldivmod>
 80059c4:	4602      	mov	r2, r0
 80059c6:	460b      	mov	r3, r1
 80059c8:	4610      	mov	r0, r2
 80059ca:	4619      	mov	r1, r3
 80059cc:	f04f 0200 	mov.w	r2, #0
 80059d0:	f04f 0300 	mov.w	r3, #0
 80059d4:	020b      	lsls	r3, r1, #8
 80059d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80059da:	0202      	lsls	r2, r0, #8
 80059dc:	6979      	ldr	r1, [r7, #20]
 80059de:	6849      	ldr	r1, [r1, #4]
 80059e0:	0849      	lsrs	r1, r1, #1
 80059e2:	2000      	movs	r0, #0
 80059e4:	460c      	mov	r4, r1
 80059e6:	4605      	mov	r5, r0
 80059e8:	eb12 0804 	adds.w	r8, r2, r4
 80059ec:	eb43 0905 	adc.w	r9, r3, r5
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	469a      	mov	sl, r3
 80059f8:	4693      	mov	fp, r2
 80059fa:	4652      	mov	r2, sl
 80059fc:	465b      	mov	r3, fp
 80059fe:	4640      	mov	r0, r8
 8005a00:	4649      	mov	r1, r9
 8005a02:	f7fa fc5d 	bl	80002c0 <__aeabi_uldivmod>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a14:	d308      	bcc.n	8005a28 <UART_SetConfig+0x430>
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a1c:	d204      	bcs.n	8005a28 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	6a3a      	ldr	r2, [r7, #32]
 8005a24:	60da      	str	r2, [r3, #12]
 8005a26:	e0ce      	b.n	8005bc6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a2e:	e0ca      	b.n	8005bc6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a38:	d166      	bne.n	8005b08 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005a3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a3e:	2b08      	cmp	r3, #8
 8005a40:	d827      	bhi.n	8005a92 <UART_SetConfig+0x49a>
 8005a42:	a201      	add	r2, pc, #4	; (adr r2, 8005a48 <UART_SetConfig+0x450>)
 8005a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a48:	08005a6d 	.word	0x08005a6d
 8005a4c:	08005a75 	.word	0x08005a75
 8005a50:	08005a7d 	.word	0x08005a7d
 8005a54:	08005a93 	.word	0x08005a93
 8005a58:	08005a83 	.word	0x08005a83
 8005a5c:	08005a93 	.word	0x08005a93
 8005a60:	08005a93 	.word	0x08005a93
 8005a64:	08005a93 	.word	0x08005a93
 8005a68:	08005a8b 	.word	0x08005a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a6c:	f7fe fd8c 	bl	8004588 <HAL_RCC_GetPCLK1Freq>
 8005a70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a72:	e014      	b.n	8005a9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a74:	f7fe fd9e 	bl	80045b4 <HAL_RCC_GetPCLK2Freq>
 8005a78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a7a:	e010      	b.n	8005a9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a7c:	4b4e      	ldr	r3, [pc, #312]	; (8005bb8 <UART_SetConfig+0x5c0>)
 8005a7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a80:	e00d      	b.n	8005a9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a82:	f7fe fd13 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8005a86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a88:	e009      	b.n	8005a9e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a90:	e005      	b.n	8005a9e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 8090 	beq.w	8005bc6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aaa:	4a44      	ldr	r2, [pc, #272]	; (8005bbc <UART_SetConfig+0x5c4>)
 8005aac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ab8:	005a      	lsls	r2, r3, #1
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	085b      	lsrs	r3, r3, #1
 8005ac0:	441a      	add	r2, r3
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005acc:	6a3b      	ldr	r3, [r7, #32]
 8005ace:	2b0f      	cmp	r3, #15
 8005ad0:	d916      	bls.n	8005b00 <UART_SetConfig+0x508>
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ad8:	d212      	bcs.n	8005b00 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	f023 030f 	bic.w	r3, r3, #15
 8005ae2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	085b      	lsrs	r3, r3, #1
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	f003 0307 	and.w	r3, r3, #7
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	8bfb      	ldrh	r3, [r7, #30]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	8bfa      	ldrh	r2, [r7, #30]
 8005afc:	60da      	str	r2, [r3, #12]
 8005afe:	e062      	b.n	8005bc6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b06:	e05e      	b.n	8005bc6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d828      	bhi.n	8005b62 <UART_SetConfig+0x56a>
 8005b10:	a201      	add	r2, pc, #4	; (adr r2, 8005b18 <UART_SetConfig+0x520>)
 8005b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b16:	bf00      	nop
 8005b18:	08005b3d 	.word	0x08005b3d
 8005b1c:	08005b45 	.word	0x08005b45
 8005b20:	08005b4d 	.word	0x08005b4d
 8005b24:	08005b63 	.word	0x08005b63
 8005b28:	08005b53 	.word	0x08005b53
 8005b2c:	08005b63 	.word	0x08005b63
 8005b30:	08005b63 	.word	0x08005b63
 8005b34:	08005b63 	.word	0x08005b63
 8005b38:	08005b5b 	.word	0x08005b5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b3c:	f7fe fd24 	bl	8004588 <HAL_RCC_GetPCLK1Freq>
 8005b40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b42:	e014      	b.n	8005b6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b44:	f7fe fd36 	bl	80045b4 <HAL_RCC_GetPCLK2Freq>
 8005b48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b4a:	e010      	b.n	8005b6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b4c:	4b1a      	ldr	r3, [pc, #104]	; (8005bb8 <UART_SetConfig+0x5c0>)
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b50:	e00d      	b.n	8005b6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b52:	f7fe fcab 	bl	80044ac <HAL_RCC_GetSysClockFreq>
 8005b56:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b58:	e009      	b.n	8005b6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b60:	e005      	b.n	8005b6e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005b6c:	bf00      	nop
    }

    if (pclk != 0U)
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d028      	beq.n	8005bc6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b78:	4a10      	ldr	r2, [pc, #64]	; (8005bbc <UART_SetConfig+0x5c4>)
 8005b7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b82:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	085b      	lsrs	r3, r3, #1
 8005b8c:	441a      	add	r2, r3
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b98:	6a3b      	ldr	r3, [r7, #32]
 8005b9a:	2b0f      	cmp	r3, #15
 8005b9c:	d910      	bls.n	8005bc0 <UART_SetConfig+0x5c8>
 8005b9e:	6a3b      	ldr	r3, [r7, #32]
 8005ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ba4:	d20c      	bcs.n	8005bc0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60da      	str	r2, [r3, #12]
 8005bb0:	e009      	b.n	8005bc6 <UART_SetConfig+0x5ce>
 8005bb2:	bf00      	nop
 8005bb4:	40008000 	.word	0x40008000
 8005bb8:	00f42400 	.word	0x00f42400
 8005bbc:	080072f4 	.word	0x080072f4
      }
      else
      {
        ret = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	2200      	movs	r2, #0
 8005be0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005be2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3730      	adds	r7, #48	; 0x30
 8005bea:	46bd      	mov	sp, r7
 8005bec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005bf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bfc:	f003 0308 	and.w	r3, r3, #8
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00a      	beq.n	8005c1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00a      	beq.n	8005c3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00a      	beq.n	8005c5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c62:	f003 0304 	and.w	r3, r3, #4
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c84:	f003 0310 	and.w	r3, r3, #16
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00a      	beq.n	8005ca2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca6:	f003 0320 	and.w	r3, r3, #32
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00a      	beq.n	8005cc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d01a      	beq.n	8005d06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cee:	d10a      	bne.n	8005d06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00a      	beq.n	8005d28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	605a      	str	r2, [r3, #4]
  }
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b098      	sub	sp, #96	; 0x60
 8005d38:	af02      	add	r7, sp, #8
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d44:	f7fb fb3c 	bl	80013c0 <HAL_GetTick>
 8005d48:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0308 	and.w	r3, r3, #8
 8005d54:	2b08      	cmp	r3, #8
 8005d56:	d12f      	bne.n	8005db8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d5c:	9300      	str	r3, [sp, #0]
 8005d5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d60:	2200      	movs	r2, #0
 8005d62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 f88e 	bl	8005e88 <UART_WaitOnFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d022      	beq.n	8005db8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d7a:	e853 3f00 	ldrex	r3, [r3]
 8005d7e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d86:	653b      	str	r3, [r7, #80]	; 0x50
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d90:	647b      	str	r3, [r7, #68]	; 0x44
 8005d92:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d94:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d98:	e841 2300 	strex	r3, r2, [r1]
 8005d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1e6      	bne.n	8005d72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e063      	b.n	8005e80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0304 	and.w	r3, r3, #4
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d149      	bne.n	8005e5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dc6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f857 	bl	8005e88 <UART_WaitOnFlagUntilTimeout>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d03c      	beq.n	8005e5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	e853 3f00 	ldrex	r3, [r3]
 8005dec:	623b      	str	r3, [r7, #32]
   return(result);
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005df4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dfe:	633b      	str	r3, [r7, #48]	; 0x30
 8005e00:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e06:	e841 2300 	strex	r3, r2, [r1]
 8005e0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1e6      	bne.n	8005de0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3308      	adds	r3, #8
 8005e18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	e853 3f00 	ldrex	r3, [r3]
 8005e20:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f023 0301 	bic.w	r3, r3, #1
 8005e28:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3308      	adds	r3, #8
 8005e30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e32:	61fa      	str	r2, [r7, #28]
 8005e34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e36:	69b9      	ldr	r1, [r7, #24]
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	e841 2300 	strex	r3, r2, [r1]
 8005e3e:	617b      	str	r3, [r7, #20]
   return(result);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1e5      	bne.n	8005e12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e012      	b.n	8005e80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2220      	movs	r2, #32
 8005e66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3758      	adds	r7, #88	; 0x58
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	4613      	mov	r3, r2
 8005e96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e98:	e04f      	b.n	8005f3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea0:	d04b      	beq.n	8005f3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea2:	f7fb fa8d 	bl	80013c0 <HAL_GetTick>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	69ba      	ldr	r2, [r7, #24]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d302      	bcc.n	8005eb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d101      	bne.n	8005ebc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e04e      	b.n	8005f5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0304 	and.w	r3, r3, #4
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d037      	beq.n	8005f3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	2b80      	cmp	r3, #128	; 0x80
 8005ece:	d034      	beq.n	8005f3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	2b40      	cmp	r3, #64	; 0x40
 8005ed4:	d031      	beq.n	8005f3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	f003 0308 	and.w	r3, r3, #8
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d110      	bne.n	8005f06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2208      	movs	r2, #8
 8005eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f838 	bl	8005f62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2208      	movs	r2, #8
 8005ef6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e029      	b.n	8005f5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f14:	d111      	bne.n	8005f3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f000 f81e 	bl	8005f62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e00f      	b.n	8005f5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69da      	ldr	r2, [r3, #28]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	4013      	ands	r3, r2
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	bf0c      	ite	eq
 8005f4a:	2301      	moveq	r3, #1
 8005f4c:	2300      	movne	r3, #0
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	461a      	mov	r2, r3
 8005f52:	79fb      	ldrb	r3, [r7, #7]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d0a0      	beq.n	8005e9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b095      	sub	sp, #84	; 0x54
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f72:	e853 3f00 	ldrex	r3, [r3]
 8005f76:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	461a      	mov	r2, r3
 8005f86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f88:	643b      	str	r3, [r7, #64]	; 0x40
 8005f8a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f8e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f90:	e841 2300 	strex	r3, r2, [r1]
 8005f94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1e6      	bne.n	8005f6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3308      	adds	r3, #8
 8005fa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	e853 3f00 	ldrex	r3, [r3]
 8005faa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fb2:	f023 0301 	bic.w	r3, r3, #1
 8005fb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3308      	adds	r3, #8
 8005fbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fc8:	e841 2300 	strex	r3, r2, [r1]
 8005fcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1e3      	bne.n	8005f9c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d118      	bne.n	800600e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	e853 3f00 	ldrex	r3, [r3]
 8005fe8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f023 0310 	bic.w	r3, r3, #16
 8005ff0:	647b      	str	r3, [r7, #68]	; 0x44
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffe:	6979      	ldr	r1, [r7, #20]
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	e841 2300 	strex	r3, r2, [r1]
 8006006:	613b      	str	r3, [r7, #16]
   return(result);
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1e6      	bne.n	8005fdc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2220      	movs	r2, #32
 8006012:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006022:	bf00      	nop
 8006024:	3754      	adds	r7, #84	; 0x54
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800602e:	b480      	push	{r7}
 8006030:	b085      	sub	sp, #20
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800603c:	2b01      	cmp	r3, #1
 800603e:	d101      	bne.n	8006044 <HAL_UARTEx_DisableFifoMode+0x16>
 8006040:	2302      	movs	r3, #2
 8006042:	e027      	b.n	8006094 <HAL_UARTEx_DisableFifoMode+0x66>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2224      	movs	r2, #36	; 0x24
 8006050:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0201 	bic.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006072:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2220      	movs	r2, #32
 8006086:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d101      	bne.n	80060b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80060b4:	2302      	movs	r3, #2
 80060b6:	e02d      	b.n	8006114 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2224      	movs	r2, #36	; 0x24
 80060c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f022 0201 	bic.w	r2, r2, #1
 80060de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	430a      	orrs	r2, r1
 80060f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f84f 	bl	8006198 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2220      	movs	r2, #32
 8006106:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800612c:	2b01      	cmp	r3, #1
 800612e:	d101      	bne.n	8006134 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006130:	2302      	movs	r3, #2
 8006132:	e02d      	b.n	8006190 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2224      	movs	r2, #36	; 0x24
 8006140:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 0201 	bic.w	r2, r2, #1
 800615a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	430a      	orrs	r2, r1
 800616e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f811 	bl	8006198 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2220      	movs	r2, #32
 8006182:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006198:	b480      	push	{r7}
 800619a:	b085      	sub	sp, #20
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d108      	bne.n	80061ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80061b8:	e031      	b.n	800621e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80061ba:	2308      	movs	r3, #8
 80061bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80061be:	2308      	movs	r3, #8
 80061c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	0e5b      	lsrs	r3, r3, #25
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	f003 0307 	and.w	r3, r3, #7
 80061d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	0f5b      	lsrs	r3, r3, #29
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	f003 0307 	and.w	r3, r3, #7
 80061e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061e2:	7bbb      	ldrb	r3, [r7, #14]
 80061e4:	7b3a      	ldrb	r2, [r7, #12]
 80061e6:	4911      	ldr	r1, [pc, #68]	; (800622c <UARTEx_SetNbDataToProcess+0x94>)
 80061e8:	5c8a      	ldrb	r2, [r1, r2]
 80061ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061ee:	7b3a      	ldrb	r2, [r7, #12]
 80061f0:	490f      	ldr	r1, [pc, #60]	; (8006230 <UARTEx_SetNbDataToProcess+0x98>)
 80061f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006200:	7bfb      	ldrb	r3, [r7, #15]
 8006202:	7b7a      	ldrb	r2, [r7, #13]
 8006204:	4909      	ldr	r1, [pc, #36]	; (800622c <UARTEx_SetNbDataToProcess+0x94>)
 8006206:	5c8a      	ldrb	r2, [r1, r2]
 8006208:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800620c:	7b7a      	ldrb	r2, [r7, #13]
 800620e:	4908      	ldr	r1, [pc, #32]	; (8006230 <UARTEx_SetNbDataToProcess+0x98>)
 8006210:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006212:	fb93 f3f2 	sdiv	r3, r3, r2
 8006216:	b29a      	uxth	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800621e:	bf00      	nop
 8006220:	3714      	adds	r7, #20
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	0800730c 	.word	0x0800730c
 8006230:	08007314 	.word	0x08007314

08006234 <srand>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	4b10      	ldr	r3, [pc, #64]	; (8006278 <srand+0x44>)
 8006238:	681d      	ldr	r5, [r3, #0]
 800623a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800623c:	4604      	mov	r4, r0
 800623e:	b9b3      	cbnz	r3, 800626e <srand+0x3a>
 8006240:	2018      	movs	r0, #24
 8006242:	f000 fa7b 	bl	800673c <malloc>
 8006246:	4602      	mov	r2, r0
 8006248:	6328      	str	r0, [r5, #48]	; 0x30
 800624a:	b920      	cbnz	r0, 8006256 <srand+0x22>
 800624c:	4b0b      	ldr	r3, [pc, #44]	; (800627c <srand+0x48>)
 800624e:	480c      	ldr	r0, [pc, #48]	; (8006280 <srand+0x4c>)
 8006250:	2146      	movs	r1, #70	; 0x46
 8006252:	f000 fa09 	bl	8006668 <__assert_func>
 8006256:	490b      	ldr	r1, [pc, #44]	; (8006284 <srand+0x50>)
 8006258:	4b0b      	ldr	r3, [pc, #44]	; (8006288 <srand+0x54>)
 800625a:	e9c0 1300 	strd	r1, r3, [r0]
 800625e:	4b0b      	ldr	r3, [pc, #44]	; (800628c <srand+0x58>)
 8006260:	6083      	str	r3, [r0, #8]
 8006262:	230b      	movs	r3, #11
 8006264:	8183      	strh	r3, [r0, #12]
 8006266:	2100      	movs	r1, #0
 8006268:	2001      	movs	r0, #1
 800626a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800626e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006270:	2200      	movs	r2, #0
 8006272:	611c      	str	r4, [r3, #16]
 8006274:	615a      	str	r2, [r3, #20]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	2000006c 	.word	0x2000006c
 800627c:	0800731c 	.word	0x0800731c
 8006280:	08007333 	.word	0x08007333
 8006284:	abcd330e 	.word	0xabcd330e
 8006288:	e66d1234 	.word	0xe66d1234
 800628c:	0005deec 	.word	0x0005deec

08006290 <rand>:
 8006290:	4b16      	ldr	r3, [pc, #88]	; (80062ec <rand+0x5c>)
 8006292:	b510      	push	{r4, lr}
 8006294:	681c      	ldr	r4, [r3, #0]
 8006296:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006298:	b9b3      	cbnz	r3, 80062c8 <rand+0x38>
 800629a:	2018      	movs	r0, #24
 800629c:	f000 fa4e 	bl	800673c <malloc>
 80062a0:	4602      	mov	r2, r0
 80062a2:	6320      	str	r0, [r4, #48]	; 0x30
 80062a4:	b920      	cbnz	r0, 80062b0 <rand+0x20>
 80062a6:	4b12      	ldr	r3, [pc, #72]	; (80062f0 <rand+0x60>)
 80062a8:	4812      	ldr	r0, [pc, #72]	; (80062f4 <rand+0x64>)
 80062aa:	2152      	movs	r1, #82	; 0x52
 80062ac:	f000 f9dc 	bl	8006668 <__assert_func>
 80062b0:	4911      	ldr	r1, [pc, #68]	; (80062f8 <rand+0x68>)
 80062b2:	4b12      	ldr	r3, [pc, #72]	; (80062fc <rand+0x6c>)
 80062b4:	e9c0 1300 	strd	r1, r3, [r0]
 80062b8:	4b11      	ldr	r3, [pc, #68]	; (8006300 <rand+0x70>)
 80062ba:	6083      	str	r3, [r0, #8]
 80062bc:	230b      	movs	r3, #11
 80062be:	8183      	strh	r3, [r0, #12]
 80062c0:	2100      	movs	r1, #0
 80062c2:	2001      	movs	r0, #1
 80062c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80062c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80062ca:	480e      	ldr	r0, [pc, #56]	; (8006304 <rand+0x74>)
 80062cc:	690b      	ldr	r3, [r1, #16]
 80062ce:	694c      	ldr	r4, [r1, #20]
 80062d0:	4a0d      	ldr	r2, [pc, #52]	; (8006308 <rand+0x78>)
 80062d2:	4358      	muls	r0, r3
 80062d4:	fb02 0004 	mla	r0, r2, r4, r0
 80062d8:	fba3 3202 	umull	r3, r2, r3, r2
 80062dc:	3301      	adds	r3, #1
 80062de:	eb40 0002 	adc.w	r0, r0, r2
 80062e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80062e6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80062ea:	bd10      	pop	{r4, pc}
 80062ec:	2000006c 	.word	0x2000006c
 80062f0:	0800731c 	.word	0x0800731c
 80062f4:	08007333 	.word	0x08007333
 80062f8:	abcd330e 	.word	0xabcd330e
 80062fc:	e66d1234 	.word	0xe66d1234
 8006300:	0005deec 	.word	0x0005deec
 8006304:	5851f42d 	.word	0x5851f42d
 8006308:	4c957f2d 	.word	0x4c957f2d

0800630c <std>:
 800630c:	2300      	movs	r3, #0
 800630e:	b510      	push	{r4, lr}
 8006310:	4604      	mov	r4, r0
 8006312:	e9c0 3300 	strd	r3, r3, [r0]
 8006316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800631a:	6083      	str	r3, [r0, #8]
 800631c:	8181      	strh	r1, [r0, #12]
 800631e:	6643      	str	r3, [r0, #100]	; 0x64
 8006320:	81c2      	strh	r2, [r0, #14]
 8006322:	6183      	str	r3, [r0, #24]
 8006324:	4619      	mov	r1, r3
 8006326:	2208      	movs	r2, #8
 8006328:	305c      	adds	r0, #92	; 0x5c
 800632a:	f000 f8f4 	bl	8006516 <memset>
 800632e:	4b0d      	ldr	r3, [pc, #52]	; (8006364 <std+0x58>)
 8006330:	6263      	str	r3, [r4, #36]	; 0x24
 8006332:	4b0d      	ldr	r3, [pc, #52]	; (8006368 <std+0x5c>)
 8006334:	62a3      	str	r3, [r4, #40]	; 0x28
 8006336:	4b0d      	ldr	r3, [pc, #52]	; (800636c <std+0x60>)
 8006338:	62e3      	str	r3, [r4, #44]	; 0x2c
 800633a:	4b0d      	ldr	r3, [pc, #52]	; (8006370 <std+0x64>)
 800633c:	6323      	str	r3, [r4, #48]	; 0x30
 800633e:	4b0d      	ldr	r3, [pc, #52]	; (8006374 <std+0x68>)
 8006340:	6224      	str	r4, [r4, #32]
 8006342:	429c      	cmp	r4, r3
 8006344:	d006      	beq.n	8006354 <std+0x48>
 8006346:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800634a:	4294      	cmp	r4, r2
 800634c:	d002      	beq.n	8006354 <std+0x48>
 800634e:	33d0      	adds	r3, #208	; 0xd0
 8006350:	429c      	cmp	r4, r3
 8006352:	d105      	bne.n	8006360 <std+0x54>
 8006354:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800635c:	f000 b980 	b.w	8006660 <__retarget_lock_init_recursive>
 8006360:	bd10      	pop	{r4, pc}
 8006362:	bf00      	nop
 8006364:	08006491 	.word	0x08006491
 8006368:	080064b3 	.word	0x080064b3
 800636c:	080064eb 	.word	0x080064eb
 8006370:	0800650f 	.word	0x0800650f
 8006374:	200002e4 	.word	0x200002e4

08006378 <stdio_exit_handler>:
 8006378:	4a02      	ldr	r2, [pc, #8]	; (8006384 <stdio_exit_handler+0xc>)
 800637a:	4903      	ldr	r1, [pc, #12]	; (8006388 <stdio_exit_handler+0x10>)
 800637c:	4803      	ldr	r0, [pc, #12]	; (800638c <stdio_exit_handler+0x14>)
 800637e:	f000 b869 	b.w	8006454 <_fwalk_sglue>
 8006382:	bf00      	nop
 8006384:	20000014 	.word	0x20000014
 8006388:	080069b1 	.word	0x080069b1
 800638c:	20000020 	.word	0x20000020

08006390 <cleanup_stdio>:
 8006390:	6841      	ldr	r1, [r0, #4]
 8006392:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <cleanup_stdio+0x34>)
 8006394:	4299      	cmp	r1, r3
 8006396:	b510      	push	{r4, lr}
 8006398:	4604      	mov	r4, r0
 800639a:	d001      	beq.n	80063a0 <cleanup_stdio+0x10>
 800639c:	f000 fb08 	bl	80069b0 <_fflush_r>
 80063a0:	68a1      	ldr	r1, [r4, #8]
 80063a2:	4b09      	ldr	r3, [pc, #36]	; (80063c8 <cleanup_stdio+0x38>)
 80063a4:	4299      	cmp	r1, r3
 80063a6:	d002      	beq.n	80063ae <cleanup_stdio+0x1e>
 80063a8:	4620      	mov	r0, r4
 80063aa:	f000 fb01 	bl	80069b0 <_fflush_r>
 80063ae:	68e1      	ldr	r1, [r4, #12]
 80063b0:	4b06      	ldr	r3, [pc, #24]	; (80063cc <cleanup_stdio+0x3c>)
 80063b2:	4299      	cmp	r1, r3
 80063b4:	d004      	beq.n	80063c0 <cleanup_stdio+0x30>
 80063b6:	4620      	mov	r0, r4
 80063b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063bc:	f000 baf8 	b.w	80069b0 <_fflush_r>
 80063c0:	bd10      	pop	{r4, pc}
 80063c2:	bf00      	nop
 80063c4:	200002e4 	.word	0x200002e4
 80063c8:	2000034c 	.word	0x2000034c
 80063cc:	200003b4 	.word	0x200003b4

080063d0 <global_stdio_init.part.0>:
 80063d0:	b510      	push	{r4, lr}
 80063d2:	4b0b      	ldr	r3, [pc, #44]	; (8006400 <global_stdio_init.part.0+0x30>)
 80063d4:	4c0b      	ldr	r4, [pc, #44]	; (8006404 <global_stdio_init.part.0+0x34>)
 80063d6:	4a0c      	ldr	r2, [pc, #48]	; (8006408 <global_stdio_init.part.0+0x38>)
 80063d8:	601a      	str	r2, [r3, #0]
 80063da:	4620      	mov	r0, r4
 80063dc:	2200      	movs	r2, #0
 80063de:	2104      	movs	r1, #4
 80063e0:	f7ff ff94 	bl	800630c <std>
 80063e4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80063e8:	2201      	movs	r2, #1
 80063ea:	2109      	movs	r1, #9
 80063ec:	f7ff ff8e 	bl	800630c <std>
 80063f0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80063f4:	2202      	movs	r2, #2
 80063f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063fa:	2112      	movs	r1, #18
 80063fc:	f7ff bf86 	b.w	800630c <std>
 8006400:	2000041c 	.word	0x2000041c
 8006404:	200002e4 	.word	0x200002e4
 8006408:	08006379 	.word	0x08006379

0800640c <__sfp_lock_acquire>:
 800640c:	4801      	ldr	r0, [pc, #4]	; (8006414 <__sfp_lock_acquire+0x8>)
 800640e:	f000 b928 	b.w	8006662 <__retarget_lock_acquire_recursive>
 8006412:	bf00      	nop
 8006414:	20000425 	.word	0x20000425

08006418 <__sfp_lock_release>:
 8006418:	4801      	ldr	r0, [pc, #4]	; (8006420 <__sfp_lock_release+0x8>)
 800641a:	f000 b923 	b.w	8006664 <__retarget_lock_release_recursive>
 800641e:	bf00      	nop
 8006420:	20000425 	.word	0x20000425

08006424 <__sinit>:
 8006424:	b510      	push	{r4, lr}
 8006426:	4604      	mov	r4, r0
 8006428:	f7ff fff0 	bl	800640c <__sfp_lock_acquire>
 800642c:	6a23      	ldr	r3, [r4, #32]
 800642e:	b11b      	cbz	r3, 8006438 <__sinit+0x14>
 8006430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006434:	f7ff bff0 	b.w	8006418 <__sfp_lock_release>
 8006438:	4b04      	ldr	r3, [pc, #16]	; (800644c <__sinit+0x28>)
 800643a:	6223      	str	r3, [r4, #32]
 800643c:	4b04      	ldr	r3, [pc, #16]	; (8006450 <__sinit+0x2c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1f5      	bne.n	8006430 <__sinit+0xc>
 8006444:	f7ff ffc4 	bl	80063d0 <global_stdio_init.part.0>
 8006448:	e7f2      	b.n	8006430 <__sinit+0xc>
 800644a:	bf00      	nop
 800644c:	08006391 	.word	0x08006391
 8006450:	2000041c 	.word	0x2000041c

08006454 <_fwalk_sglue>:
 8006454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006458:	4607      	mov	r7, r0
 800645a:	4688      	mov	r8, r1
 800645c:	4614      	mov	r4, r2
 800645e:	2600      	movs	r6, #0
 8006460:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006464:	f1b9 0901 	subs.w	r9, r9, #1
 8006468:	d505      	bpl.n	8006476 <_fwalk_sglue+0x22>
 800646a:	6824      	ldr	r4, [r4, #0]
 800646c:	2c00      	cmp	r4, #0
 800646e:	d1f7      	bne.n	8006460 <_fwalk_sglue+0xc>
 8006470:	4630      	mov	r0, r6
 8006472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006476:	89ab      	ldrh	r3, [r5, #12]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d907      	bls.n	800648c <_fwalk_sglue+0x38>
 800647c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006480:	3301      	adds	r3, #1
 8006482:	d003      	beq.n	800648c <_fwalk_sglue+0x38>
 8006484:	4629      	mov	r1, r5
 8006486:	4638      	mov	r0, r7
 8006488:	47c0      	blx	r8
 800648a:	4306      	orrs	r6, r0
 800648c:	3568      	adds	r5, #104	; 0x68
 800648e:	e7e9      	b.n	8006464 <_fwalk_sglue+0x10>

08006490 <__sread>:
 8006490:	b510      	push	{r4, lr}
 8006492:	460c      	mov	r4, r1
 8006494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006498:	f000 f894 	bl	80065c4 <_read_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	bfab      	itete	ge
 80064a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80064a2:	89a3      	ldrhlt	r3, [r4, #12]
 80064a4:	181b      	addge	r3, r3, r0
 80064a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80064aa:	bfac      	ite	ge
 80064ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80064ae:	81a3      	strhlt	r3, [r4, #12]
 80064b0:	bd10      	pop	{r4, pc}

080064b2 <__swrite>:
 80064b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064b6:	461f      	mov	r7, r3
 80064b8:	898b      	ldrh	r3, [r1, #12]
 80064ba:	05db      	lsls	r3, r3, #23
 80064bc:	4605      	mov	r5, r0
 80064be:	460c      	mov	r4, r1
 80064c0:	4616      	mov	r6, r2
 80064c2:	d505      	bpl.n	80064d0 <__swrite+0x1e>
 80064c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064c8:	2302      	movs	r3, #2
 80064ca:	2200      	movs	r2, #0
 80064cc:	f000 f868 	bl	80065a0 <_lseek_r>
 80064d0:	89a3      	ldrh	r3, [r4, #12]
 80064d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064da:	81a3      	strh	r3, [r4, #12]
 80064dc:	4632      	mov	r2, r6
 80064de:	463b      	mov	r3, r7
 80064e0:	4628      	mov	r0, r5
 80064e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064e6:	f000 b87f 	b.w	80065e8 <_write_r>

080064ea <__sseek>:
 80064ea:	b510      	push	{r4, lr}
 80064ec:	460c      	mov	r4, r1
 80064ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f2:	f000 f855 	bl	80065a0 <_lseek_r>
 80064f6:	1c43      	adds	r3, r0, #1
 80064f8:	89a3      	ldrh	r3, [r4, #12]
 80064fa:	bf15      	itete	ne
 80064fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80064fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006502:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006506:	81a3      	strheq	r3, [r4, #12]
 8006508:	bf18      	it	ne
 800650a:	81a3      	strhne	r3, [r4, #12]
 800650c:	bd10      	pop	{r4, pc}

0800650e <__sclose>:
 800650e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006512:	f000 b823 	b.w	800655c <_close_r>

08006516 <memset>:
 8006516:	4402      	add	r2, r0
 8006518:	4603      	mov	r3, r0
 800651a:	4293      	cmp	r3, r2
 800651c:	d100      	bne.n	8006520 <memset+0xa>
 800651e:	4770      	bx	lr
 8006520:	f803 1b01 	strb.w	r1, [r3], #1
 8006524:	e7f9      	b.n	800651a <memset+0x4>
	...

08006528 <time>:
 8006528:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800652a:	4b0b      	ldr	r3, [pc, #44]	; (8006558 <time+0x30>)
 800652c:	2200      	movs	r2, #0
 800652e:	4669      	mov	r1, sp
 8006530:	4604      	mov	r4, r0
 8006532:	6818      	ldr	r0, [r3, #0]
 8006534:	f000 f822 	bl	800657c <_gettimeofday_r>
 8006538:	2800      	cmp	r0, #0
 800653a:	bfbe      	ittt	lt
 800653c:	f04f 32ff 	movlt.w	r2, #4294967295
 8006540:	f04f 33ff 	movlt.w	r3, #4294967295
 8006544:	e9cd 2300 	strdlt	r2, r3, [sp]
 8006548:	e9dd 0100 	ldrd	r0, r1, [sp]
 800654c:	b10c      	cbz	r4, 8006552 <time+0x2a>
 800654e:	e9c4 0100 	strd	r0, r1, [r4]
 8006552:	b004      	add	sp, #16
 8006554:	bd10      	pop	{r4, pc}
 8006556:	bf00      	nop
 8006558:	2000006c 	.word	0x2000006c

0800655c <_close_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4d06      	ldr	r5, [pc, #24]	; (8006578 <_close_r+0x1c>)
 8006560:	2300      	movs	r3, #0
 8006562:	4604      	mov	r4, r0
 8006564:	4608      	mov	r0, r1
 8006566:	602b      	str	r3, [r5, #0]
 8006568:	f7fa fe1f 	bl	80011aa <_close>
 800656c:	1c43      	adds	r3, r0, #1
 800656e:	d102      	bne.n	8006576 <_close_r+0x1a>
 8006570:	682b      	ldr	r3, [r5, #0]
 8006572:	b103      	cbz	r3, 8006576 <_close_r+0x1a>
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	bd38      	pop	{r3, r4, r5, pc}
 8006578:	20000420 	.word	0x20000420

0800657c <_gettimeofday_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4d07      	ldr	r5, [pc, #28]	; (800659c <_gettimeofday_r+0x20>)
 8006580:	2300      	movs	r3, #0
 8006582:	4604      	mov	r4, r0
 8006584:	4608      	mov	r0, r1
 8006586:	4611      	mov	r1, r2
 8006588:	602b      	str	r3, [r5, #0]
 800658a:	f000 fe93 	bl	80072b4 <_gettimeofday>
 800658e:	1c43      	adds	r3, r0, #1
 8006590:	d102      	bne.n	8006598 <_gettimeofday_r+0x1c>
 8006592:	682b      	ldr	r3, [r5, #0]
 8006594:	b103      	cbz	r3, 8006598 <_gettimeofday_r+0x1c>
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	bd38      	pop	{r3, r4, r5, pc}
 800659a:	bf00      	nop
 800659c:	20000420 	.word	0x20000420

080065a0 <_lseek_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4d07      	ldr	r5, [pc, #28]	; (80065c0 <_lseek_r+0x20>)
 80065a4:	4604      	mov	r4, r0
 80065a6:	4608      	mov	r0, r1
 80065a8:	4611      	mov	r1, r2
 80065aa:	2200      	movs	r2, #0
 80065ac:	602a      	str	r2, [r5, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	f7fa fe22 	bl	80011f8 <_lseek>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	d102      	bne.n	80065be <_lseek_r+0x1e>
 80065b8:	682b      	ldr	r3, [r5, #0]
 80065ba:	b103      	cbz	r3, 80065be <_lseek_r+0x1e>
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	bd38      	pop	{r3, r4, r5, pc}
 80065c0:	20000420 	.word	0x20000420

080065c4 <_read_r>:
 80065c4:	b538      	push	{r3, r4, r5, lr}
 80065c6:	4d07      	ldr	r5, [pc, #28]	; (80065e4 <_read_r+0x20>)
 80065c8:	4604      	mov	r4, r0
 80065ca:	4608      	mov	r0, r1
 80065cc:	4611      	mov	r1, r2
 80065ce:	2200      	movs	r2, #0
 80065d0:	602a      	str	r2, [r5, #0]
 80065d2:	461a      	mov	r2, r3
 80065d4:	f7fa fdb0 	bl	8001138 <_read>
 80065d8:	1c43      	adds	r3, r0, #1
 80065da:	d102      	bne.n	80065e2 <_read_r+0x1e>
 80065dc:	682b      	ldr	r3, [r5, #0]
 80065de:	b103      	cbz	r3, 80065e2 <_read_r+0x1e>
 80065e0:	6023      	str	r3, [r4, #0]
 80065e2:	bd38      	pop	{r3, r4, r5, pc}
 80065e4:	20000420 	.word	0x20000420

080065e8 <_write_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4d07      	ldr	r5, [pc, #28]	; (8006608 <_write_r+0x20>)
 80065ec:	4604      	mov	r4, r0
 80065ee:	4608      	mov	r0, r1
 80065f0:	4611      	mov	r1, r2
 80065f2:	2200      	movs	r2, #0
 80065f4:	602a      	str	r2, [r5, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	f7fa fdbb 	bl	8001172 <_write>
 80065fc:	1c43      	adds	r3, r0, #1
 80065fe:	d102      	bne.n	8006606 <_write_r+0x1e>
 8006600:	682b      	ldr	r3, [r5, #0]
 8006602:	b103      	cbz	r3, 8006606 <_write_r+0x1e>
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	bd38      	pop	{r3, r4, r5, pc}
 8006608:	20000420 	.word	0x20000420

0800660c <__errno>:
 800660c:	4b01      	ldr	r3, [pc, #4]	; (8006614 <__errno+0x8>)
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	2000006c 	.word	0x2000006c

08006618 <__libc_init_array>:
 8006618:	b570      	push	{r4, r5, r6, lr}
 800661a:	4d0d      	ldr	r5, [pc, #52]	; (8006650 <__libc_init_array+0x38>)
 800661c:	4c0d      	ldr	r4, [pc, #52]	; (8006654 <__libc_init_array+0x3c>)
 800661e:	1b64      	subs	r4, r4, r5
 8006620:	10a4      	asrs	r4, r4, #2
 8006622:	2600      	movs	r6, #0
 8006624:	42a6      	cmp	r6, r4
 8006626:	d109      	bne.n	800663c <__libc_init_array+0x24>
 8006628:	4d0b      	ldr	r5, [pc, #44]	; (8006658 <__libc_init_array+0x40>)
 800662a:	4c0c      	ldr	r4, [pc, #48]	; (800665c <__libc_init_array+0x44>)
 800662c:	f000 fe4a 	bl	80072c4 <_init>
 8006630:	1b64      	subs	r4, r4, r5
 8006632:	10a4      	asrs	r4, r4, #2
 8006634:	2600      	movs	r6, #0
 8006636:	42a6      	cmp	r6, r4
 8006638:	d105      	bne.n	8006646 <__libc_init_array+0x2e>
 800663a:	bd70      	pop	{r4, r5, r6, pc}
 800663c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006640:	4798      	blx	r3
 8006642:	3601      	adds	r6, #1
 8006644:	e7ee      	b.n	8006624 <__libc_init_array+0xc>
 8006646:	f855 3b04 	ldr.w	r3, [r5], #4
 800664a:	4798      	blx	r3
 800664c:	3601      	adds	r6, #1
 800664e:	e7f2      	b.n	8006636 <__libc_init_array+0x1e>
 8006650:	08007404 	.word	0x08007404
 8006654:	08007404 	.word	0x08007404
 8006658:	08007404 	.word	0x08007404
 800665c:	08007408 	.word	0x08007408

08006660 <__retarget_lock_init_recursive>:
 8006660:	4770      	bx	lr

08006662 <__retarget_lock_acquire_recursive>:
 8006662:	4770      	bx	lr

08006664 <__retarget_lock_release_recursive>:
 8006664:	4770      	bx	lr
	...

08006668 <__assert_func>:
 8006668:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800666a:	4614      	mov	r4, r2
 800666c:	461a      	mov	r2, r3
 800666e:	4b09      	ldr	r3, [pc, #36]	; (8006694 <__assert_func+0x2c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4605      	mov	r5, r0
 8006674:	68d8      	ldr	r0, [r3, #12]
 8006676:	b14c      	cbz	r4, 800668c <__assert_func+0x24>
 8006678:	4b07      	ldr	r3, [pc, #28]	; (8006698 <__assert_func+0x30>)
 800667a:	9100      	str	r1, [sp, #0]
 800667c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006680:	4906      	ldr	r1, [pc, #24]	; (800669c <__assert_func+0x34>)
 8006682:	462b      	mov	r3, r5
 8006684:	f000 f9bc 	bl	8006a00 <fiprintf>
 8006688:	f000 f9dc 	bl	8006a44 <abort>
 800668c:	4b04      	ldr	r3, [pc, #16]	; (80066a0 <__assert_func+0x38>)
 800668e:	461c      	mov	r4, r3
 8006690:	e7f3      	b.n	800667a <__assert_func+0x12>
 8006692:	bf00      	nop
 8006694:	2000006c 	.word	0x2000006c
 8006698:	0800738b 	.word	0x0800738b
 800669c:	08007398 	.word	0x08007398
 80066a0:	080073c6 	.word	0x080073c6

080066a4 <_free_r>:
 80066a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066a6:	2900      	cmp	r1, #0
 80066a8:	d044      	beq.n	8006734 <_free_r+0x90>
 80066aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066ae:	9001      	str	r0, [sp, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f1a1 0404 	sub.w	r4, r1, #4
 80066b6:	bfb8      	it	lt
 80066b8:	18e4      	addlt	r4, r4, r3
 80066ba:	f000 f8e7 	bl	800688c <__malloc_lock>
 80066be:	4a1e      	ldr	r2, [pc, #120]	; (8006738 <_free_r+0x94>)
 80066c0:	9801      	ldr	r0, [sp, #4]
 80066c2:	6813      	ldr	r3, [r2, #0]
 80066c4:	b933      	cbnz	r3, 80066d4 <_free_r+0x30>
 80066c6:	6063      	str	r3, [r4, #4]
 80066c8:	6014      	str	r4, [r2, #0]
 80066ca:	b003      	add	sp, #12
 80066cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80066d0:	f000 b8e2 	b.w	8006898 <__malloc_unlock>
 80066d4:	42a3      	cmp	r3, r4
 80066d6:	d908      	bls.n	80066ea <_free_r+0x46>
 80066d8:	6825      	ldr	r5, [r4, #0]
 80066da:	1961      	adds	r1, r4, r5
 80066dc:	428b      	cmp	r3, r1
 80066de:	bf01      	itttt	eq
 80066e0:	6819      	ldreq	r1, [r3, #0]
 80066e2:	685b      	ldreq	r3, [r3, #4]
 80066e4:	1949      	addeq	r1, r1, r5
 80066e6:	6021      	streq	r1, [r4, #0]
 80066e8:	e7ed      	b.n	80066c6 <_free_r+0x22>
 80066ea:	461a      	mov	r2, r3
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	b10b      	cbz	r3, 80066f4 <_free_r+0x50>
 80066f0:	42a3      	cmp	r3, r4
 80066f2:	d9fa      	bls.n	80066ea <_free_r+0x46>
 80066f4:	6811      	ldr	r1, [r2, #0]
 80066f6:	1855      	adds	r5, r2, r1
 80066f8:	42a5      	cmp	r5, r4
 80066fa:	d10b      	bne.n	8006714 <_free_r+0x70>
 80066fc:	6824      	ldr	r4, [r4, #0]
 80066fe:	4421      	add	r1, r4
 8006700:	1854      	adds	r4, r2, r1
 8006702:	42a3      	cmp	r3, r4
 8006704:	6011      	str	r1, [r2, #0]
 8006706:	d1e0      	bne.n	80066ca <_free_r+0x26>
 8006708:	681c      	ldr	r4, [r3, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	6053      	str	r3, [r2, #4]
 800670e:	440c      	add	r4, r1
 8006710:	6014      	str	r4, [r2, #0]
 8006712:	e7da      	b.n	80066ca <_free_r+0x26>
 8006714:	d902      	bls.n	800671c <_free_r+0x78>
 8006716:	230c      	movs	r3, #12
 8006718:	6003      	str	r3, [r0, #0]
 800671a:	e7d6      	b.n	80066ca <_free_r+0x26>
 800671c:	6825      	ldr	r5, [r4, #0]
 800671e:	1961      	adds	r1, r4, r5
 8006720:	428b      	cmp	r3, r1
 8006722:	bf04      	itt	eq
 8006724:	6819      	ldreq	r1, [r3, #0]
 8006726:	685b      	ldreq	r3, [r3, #4]
 8006728:	6063      	str	r3, [r4, #4]
 800672a:	bf04      	itt	eq
 800672c:	1949      	addeq	r1, r1, r5
 800672e:	6021      	streq	r1, [r4, #0]
 8006730:	6054      	str	r4, [r2, #4]
 8006732:	e7ca      	b.n	80066ca <_free_r+0x26>
 8006734:	b003      	add	sp, #12
 8006736:	bd30      	pop	{r4, r5, pc}
 8006738:	20000428 	.word	0x20000428

0800673c <malloc>:
 800673c:	4b02      	ldr	r3, [pc, #8]	; (8006748 <malloc+0xc>)
 800673e:	4601      	mov	r1, r0
 8006740:	6818      	ldr	r0, [r3, #0]
 8006742:	f000 b823 	b.w	800678c <_malloc_r>
 8006746:	bf00      	nop
 8006748:	2000006c 	.word	0x2000006c

0800674c <sbrk_aligned>:
 800674c:	b570      	push	{r4, r5, r6, lr}
 800674e:	4e0e      	ldr	r6, [pc, #56]	; (8006788 <sbrk_aligned+0x3c>)
 8006750:	460c      	mov	r4, r1
 8006752:	6831      	ldr	r1, [r6, #0]
 8006754:	4605      	mov	r5, r0
 8006756:	b911      	cbnz	r1, 800675e <sbrk_aligned+0x12>
 8006758:	f000 f964 	bl	8006a24 <_sbrk_r>
 800675c:	6030      	str	r0, [r6, #0]
 800675e:	4621      	mov	r1, r4
 8006760:	4628      	mov	r0, r5
 8006762:	f000 f95f 	bl	8006a24 <_sbrk_r>
 8006766:	1c43      	adds	r3, r0, #1
 8006768:	d00a      	beq.n	8006780 <sbrk_aligned+0x34>
 800676a:	1cc4      	adds	r4, r0, #3
 800676c:	f024 0403 	bic.w	r4, r4, #3
 8006770:	42a0      	cmp	r0, r4
 8006772:	d007      	beq.n	8006784 <sbrk_aligned+0x38>
 8006774:	1a21      	subs	r1, r4, r0
 8006776:	4628      	mov	r0, r5
 8006778:	f000 f954 	bl	8006a24 <_sbrk_r>
 800677c:	3001      	adds	r0, #1
 800677e:	d101      	bne.n	8006784 <sbrk_aligned+0x38>
 8006780:	f04f 34ff 	mov.w	r4, #4294967295
 8006784:	4620      	mov	r0, r4
 8006786:	bd70      	pop	{r4, r5, r6, pc}
 8006788:	2000042c 	.word	0x2000042c

0800678c <_malloc_r>:
 800678c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006790:	1ccd      	adds	r5, r1, #3
 8006792:	f025 0503 	bic.w	r5, r5, #3
 8006796:	3508      	adds	r5, #8
 8006798:	2d0c      	cmp	r5, #12
 800679a:	bf38      	it	cc
 800679c:	250c      	movcc	r5, #12
 800679e:	2d00      	cmp	r5, #0
 80067a0:	4607      	mov	r7, r0
 80067a2:	db01      	blt.n	80067a8 <_malloc_r+0x1c>
 80067a4:	42a9      	cmp	r1, r5
 80067a6:	d905      	bls.n	80067b4 <_malloc_r+0x28>
 80067a8:	230c      	movs	r3, #12
 80067aa:	603b      	str	r3, [r7, #0]
 80067ac:	2600      	movs	r6, #0
 80067ae:	4630      	mov	r0, r6
 80067b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006888 <_malloc_r+0xfc>
 80067b8:	f000 f868 	bl	800688c <__malloc_lock>
 80067bc:	f8d8 3000 	ldr.w	r3, [r8]
 80067c0:	461c      	mov	r4, r3
 80067c2:	bb5c      	cbnz	r4, 800681c <_malloc_r+0x90>
 80067c4:	4629      	mov	r1, r5
 80067c6:	4638      	mov	r0, r7
 80067c8:	f7ff ffc0 	bl	800674c <sbrk_aligned>
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	4604      	mov	r4, r0
 80067d0:	d155      	bne.n	800687e <_malloc_r+0xf2>
 80067d2:	f8d8 4000 	ldr.w	r4, [r8]
 80067d6:	4626      	mov	r6, r4
 80067d8:	2e00      	cmp	r6, #0
 80067da:	d145      	bne.n	8006868 <_malloc_r+0xdc>
 80067dc:	2c00      	cmp	r4, #0
 80067de:	d048      	beq.n	8006872 <_malloc_r+0xe6>
 80067e0:	6823      	ldr	r3, [r4, #0]
 80067e2:	4631      	mov	r1, r6
 80067e4:	4638      	mov	r0, r7
 80067e6:	eb04 0903 	add.w	r9, r4, r3
 80067ea:	f000 f91b 	bl	8006a24 <_sbrk_r>
 80067ee:	4581      	cmp	r9, r0
 80067f0:	d13f      	bne.n	8006872 <_malloc_r+0xe6>
 80067f2:	6821      	ldr	r1, [r4, #0]
 80067f4:	1a6d      	subs	r5, r5, r1
 80067f6:	4629      	mov	r1, r5
 80067f8:	4638      	mov	r0, r7
 80067fa:	f7ff ffa7 	bl	800674c <sbrk_aligned>
 80067fe:	3001      	adds	r0, #1
 8006800:	d037      	beq.n	8006872 <_malloc_r+0xe6>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	442b      	add	r3, r5
 8006806:	6023      	str	r3, [r4, #0]
 8006808:	f8d8 3000 	ldr.w	r3, [r8]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d038      	beq.n	8006882 <_malloc_r+0xf6>
 8006810:	685a      	ldr	r2, [r3, #4]
 8006812:	42a2      	cmp	r2, r4
 8006814:	d12b      	bne.n	800686e <_malloc_r+0xe2>
 8006816:	2200      	movs	r2, #0
 8006818:	605a      	str	r2, [r3, #4]
 800681a:	e00f      	b.n	800683c <_malloc_r+0xb0>
 800681c:	6822      	ldr	r2, [r4, #0]
 800681e:	1b52      	subs	r2, r2, r5
 8006820:	d41f      	bmi.n	8006862 <_malloc_r+0xd6>
 8006822:	2a0b      	cmp	r2, #11
 8006824:	d917      	bls.n	8006856 <_malloc_r+0xca>
 8006826:	1961      	adds	r1, r4, r5
 8006828:	42a3      	cmp	r3, r4
 800682a:	6025      	str	r5, [r4, #0]
 800682c:	bf18      	it	ne
 800682e:	6059      	strne	r1, [r3, #4]
 8006830:	6863      	ldr	r3, [r4, #4]
 8006832:	bf08      	it	eq
 8006834:	f8c8 1000 	streq.w	r1, [r8]
 8006838:	5162      	str	r2, [r4, r5]
 800683a:	604b      	str	r3, [r1, #4]
 800683c:	4638      	mov	r0, r7
 800683e:	f104 060b 	add.w	r6, r4, #11
 8006842:	f000 f829 	bl	8006898 <__malloc_unlock>
 8006846:	f026 0607 	bic.w	r6, r6, #7
 800684a:	1d23      	adds	r3, r4, #4
 800684c:	1af2      	subs	r2, r6, r3
 800684e:	d0ae      	beq.n	80067ae <_malloc_r+0x22>
 8006850:	1b9b      	subs	r3, r3, r6
 8006852:	50a3      	str	r3, [r4, r2]
 8006854:	e7ab      	b.n	80067ae <_malloc_r+0x22>
 8006856:	42a3      	cmp	r3, r4
 8006858:	6862      	ldr	r2, [r4, #4]
 800685a:	d1dd      	bne.n	8006818 <_malloc_r+0x8c>
 800685c:	f8c8 2000 	str.w	r2, [r8]
 8006860:	e7ec      	b.n	800683c <_malloc_r+0xb0>
 8006862:	4623      	mov	r3, r4
 8006864:	6864      	ldr	r4, [r4, #4]
 8006866:	e7ac      	b.n	80067c2 <_malloc_r+0x36>
 8006868:	4634      	mov	r4, r6
 800686a:	6876      	ldr	r6, [r6, #4]
 800686c:	e7b4      	b.n	80067d8 <_malloc_r+0x4c>
 800686e:	4613      	mov	r3, r2
 8006870:	e7cc      	b.n	800680c <_malloc_r+0x80>
 8006872:	230c      	movs	r3, #12
 8006874:	603b      	str	r3, [r7, #0]
 8006876:	4638      	mov	r0, r7
 8006878:	f000 f80e 	bl	8006898 <__malloc_unlock>
 800687c:	e797      	b.n	80067ae <_malloc_r+0x22>
 800687e:	6025      	str	r5, [r4, #0]
 8006880:	e7dc      	b.n	800683c <_malloc_r+0xb0>
 8006882:	605b      	str	r3, [r3, #4]
 8006884:	deff      	udf	#255	; 0xff
 8006886:	bf00      	nop
 8006888:	20000428 	.word	0x20000428

0800688c <__malloc_lock>:
 800688c:	4801      	ldr	r0, [pc, #4]	; (8006894 <__malloc_lock+0x8>)
 800688e:	f7ff bee8 	b.w	8006662 <__retarget_lock_acquire_recursive>
 8006892:	bf00      	nop
 8006894:	20000424 	.word	0x20000424

08006898 <__malloc_unlock>:
 8006898:	4801      	ldr	r0, [pc, #4]	; (80068a0 <__malloc_unlock+0x8>)
 800689a:	f7ff bee3 	b.w	8006664 <__retarget_lock_release_recursive>
 800689e:	bf00      	nop
 80068a0:	20000424 	.word	0x20000424

080068a4 <__sflush_r>:
 80068a4:	898a      	ldrh	r2, [r1, #12]
 80068a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068aa:	4605      	mov	r5, r0
 80068ac:	0710      	lsls	r0, r2, #28
 80068ae:	460c      	mov	r4, r1
 80068b0:	d458      	bmi.n	8006964 <__sflush_r+0xc0>
 80068b2:	684b      	ldr	r3, [r1, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	dc05      	bgt.n	80068c4 <__sflush_r+0x20>
 80068b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	dc02      	bgt.n	80068c4 <__sflush_r+0x20>
 80068be:	2000      	movs	r0, #0
 80068c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068c6:	2e00      	cmp	r6, #0
 80068c8:	d0f9      	beq.n	80068be <__sflush_r+0x1a>
 80068ca:	2300      	movs	r3, #0
 80068cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068d0:	682f      	ldr	r7, [r5, #0]
 80068d2:	6a21      	ldr	r1, [r4, #32]
 80068d4:	602b      	str	r3, [r5, #0]
 80068d6:	d032      	beq.n	800693e <__sflush_r+0x9a>
 80068d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068da:	89a3      	ldrh	r3, [r4, #12]
 80068dc:	075a      	lsls	r2, r3, #29
 80068de:	d505      	bpl.n	80068ec <__sflush_r+0x48>
 80068e0:	6863      	ldr	r3, [r4, #4]
 80068e2:	1ac0      	subs	r0, r0, r3
 80068e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068e6:	b10b      	cbz	r3, 80068ec <__sflush_r+0x48>
 80068e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80068ea:	1ac0      	subs	r0, r0, r3
 80068ec:	2300      	movs	r3, #0
 80068ee:	4602      	mov	r2, r0
 80068f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068f2:	6a21      	ldr	r1, [r4, #32]
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b0      	blx	r6
 80068f8:	1c43      	adds	r3, r0, #1
 80068fa:	89a3      	ldrh	r3, [r4, #12]
 80068fc:	d106      	bne.n	800690c <__sflush_r+0x68>
 80068fe:	6829      	ldr	r1, [r5, #0]
 8006900:	291d      	cmp	r1, #29
 8006902:	d82b      	bhi.n	800695c <__sflush_r+0xb8>
 8006904:	4a29      	ldr	r2, [pc, #164]	; (80069ac <__sflush_r+0x108>)
 8006906:	410a      	asrs	r2, r1
 8006908:	07d6      	lsls	r6, r2, #31
 800690a:	d427      	bmi.n	800695c <__sflush_r+0xb8>
 800690c:	2200      	movs	r2, #0
 800690e:	6062      	str	r2, [r4, #4]
 8006910:	04d9      	lsls	r1, r3, #19
 8006912:	6922      	ldr	r2, [r4, #16]
 8006914:	6022      	str	r2, [r4, #0]
 8006916:	d504      	bpl.n	8006922 <__sflush_r+0x7e>
 8006918:	1c42      	adds	r2, r0, #1
 800691a:	d101      	bne.n	8006920 <__sflush_r+0x7c>
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	b903      	cbnz	r3, 8006922 <__sflush_r+0x7e>
 8006920:	6560      	str	r0, [r4, #84]	; 0x54
 8006922:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006924:	602f      	str	r7, [r5, #0]
 8006926:	2900      	cmp	r1, #0
 8006928:	d0c9      	beq.n	80068be <__sflush_r+0x1a>
 800692a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800692e:	4299      	cmp	r1, r3
 8006930:	d002      	beq.n	8006938 <__sflush_r+0x94>
 8006932:	4628      	mov	r0, r5
 8006934:	f7ff feb6 	bl	80066a4 <_free_r>
 8006938:	2000      	movs	r0, #0
 800693a:	6360      	str	r0, [r4, #52]	; 0x34
 800693c:	e7c0      	b.n	80068c0 <__sflush_r+0x1c>
 800693e:	2301      	movs	r3, #1
 8006940:	4628      	mov	r0, r5
 8006942:	47b0      	blx	r6
 8006944:	1c41      	adds	r1, r0, #1
 8006946:	d1c8      	bne.n	80068da <__sflush_r+0x36>
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0c5      	beq.n	80068da <__sflush_r+0x36>
 800694e:	2b1d      	cmp	r3, #29
 8006950:	d001      	beq.n	8006956 <__sflush_r+0xb2>
 8006952:	2b16      	cmp	r3, #22
 8006954:	d101      	bne.n	800695a <__sflush_r+0xb6>
 8006956:	602f      	str	r7, [r5, #0]
 8006958:	e7b1      	b.n	80068be <__sflush_r+0x1a>
 800695a:	89a3      	ldrh	r3, [r4, #12]
 800695c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006960:	81a3      	strh	r3, [r4, #12]
 8006962:	e7ad      	b.n	80068c0 <__sflush_r+0x1c>
 8006964:	690f      	ldr	r7, [r1, #16]
 8006966:	2f00      	cmp	r7, #0
 8006968:	d0a9      	beq.n	80068be <__sflush_r+0x1a>
 800696a:	0793      	lsls	r3, r2, #30
 800696c:	680e      	ldr	r6, [r1, #0]
 800696e:	bf08      	it	eq
 8006970:	694b      	ldreq	r3, [r1, #20]
 8006972:	600f      	str	r7, [r1, #0]
 8006974:	bf18      	it	ne
 8006976:	2300      	movne	r3, #0
 8006978:	eba6 0807 	sub.w	r8, r6, r7
 800697c:	608b      	str	r3, [r1, #8]
 800697e:	f1b8 0f00 	cmp.w	r8, #0
 8006982:	dd9c      	ble.n	80068be <__sflush_r+0x1a>
 8006984:	6a21      	ldr	r1, [r4, #32]
 8006986:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006988:	4643      	mov	r3, r8
 800698a:	463a      	mov	r2, r7
 800698c:	4628      	mov	r0, r5
 800698e:	47b0      	blx	r6
 8006990:	2800      	cmp	r0, #0
 8006992:	dc06      	bgt.n	80069a2 <__sflush_r+0xfe>
 8006994:	89a3      	ldrh	r3, [r4, #12]
 8006996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	f04f 30ff 	mov.w	r0, #4294967295
 80069a0:	e78e      	b.n	80068c0 <__sflush_r+0x1c>
 80069a2:	4407      	add	r7, r0
 80069a4:	eba8 0800 	sub.w	r8, r8, r0
 80069a8:	e7e9      	b.n	800697e <__sflush_r+0xda>
 80069aa:	bf00      	nop
 80069ac:	dfbffffe 	.word	0xdfbffffe

080069b0 <_fflush_r>:
 80069b0:	b538      	push	{r3, r4, r5, lr}
 80069b2:	690b      	ldr	r3, [r1, #16]
 80069b4:	4605      	mov	r5, r0
 80069b6:	460c      	mov	r4, r1
 80069b8:	b913      	cbnz	r3, 80069c0 <_fflush_r+0x10>
 80069ba:	2500      	movs	r5, #0
 80069bc:	4628      	mov	r0, r5
 80069be:	bd38      	pop	{r3, r4, r5, pc}
 80069c0:	b118      	cbz	r0, 80069ca <_fflush_r+0x1a>
 80069c2:	6a03      	ldr	r3, [r0, #32]
 80069c4:	b90b      	cbnz	r3, 80069ca <_fflush_r+0x1a>
 80069c6:	f7ff fd2d 	bl	8006424 <__sinit>
 80069ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d0f3      	beq.n	80069ba <_fflush_r+0xa>
 80069d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069d4:	07d0      	lsls	r0, r2, #31
 80069d6:	d404      	bmi.n	80069e2 <_fflush_r+0x32>
 80069d8:	0599      	lsls	r1, r3, #22
 80069da:	d402      	bmi.n	80069e2 <_fflush_r+0x32>
 80069dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069de:	f7ff fe40 	bl	8006662 <__retarget_lock_acquire_recursive>
 80069e2:	4628      	mov	r0, r5
 80069e4:	4621      	mov	r1, r4
 80069e6:	f7ff ff5d 	bl	80068a4 <__sflush_r>
 80069ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069ec:	07da      	lsls	r2, r3, #31
 80069ee:	4605      	mov	r5, r0
 80069f0:	d4e4      	bmi.n	80069bc <_fflush_r+0xc>
 80069f2:	89a3      	ldrh	r3, [r4, #12]
 80069f4:	059b      	lsls	r3, r3, #22
 80069f6:	d4e1      	bmi.n	80069bc <_fflush_r+0xc>
 80069f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069fa:	f7ff fe33 	bl	8006664 <__retarget_lock_release_recursive>
 80069fe:	e7dd      	b.n	80069bc <_fflush_r+0xc>

08006a00 <fiprintf>:
 8006a00:	b40e      	push	{r1, r2, r3}
 8006a02:	b503      	push	{r0, r1, lr}
 8006a04:	4601      	mov	r1, r0
 8006a06:	ab03      	add	r3, sp, #12
 8006a08:	4805      	ldr	r0, [pc, #20]	; (8006a20 <fiprintf+0x20>)
 8006a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a0e:	6800      	ldr	r0, [r0, #0]
 8006a10:	9301      	str	r3, [sp, #4]
 8006a12:	f000 f847 	bl	8006aa4 <_vfiprintf_r>
 8006a16:	b002      	add	sp, #8
 8006a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a1c:	b003      	add	sp, #12
 8006a1e:	4770      	bx	lr
 8006a20:	2000006c 	.word	0x2000006c

08006a24 <_sbrk_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	4d06      	ldr	r5, [pc, #24]	; (8006a40 <_sbrk_r+0x1c>)
 8006a28:	2300      	movs	r3, #0
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	4608      	mov	r0, r1
 8006a2e:	602b      	str	r3, [r5, #0]
 8006a30:	f7fa fbf0 	bl	8001214 <_sbrk>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d102      	bne.n	8006a3e <_sbrk_r+0x1a>
 8006a38:	682b      	ldr	r3, [r5, #0]
 8006a3a:	b103      	cbz	r3, 8006a3e <_sbrk_r+0x1a>
 8006a3c:	6023      	str	r3, [r4, #0]
 8006a3e:	bd38      	pop	{r3, r4, r5, pc}
 8006a40:	20000420 	.word	0x20000420

08006a44 <abort>:
 8006a44:	b508      	push	{r3, lr}
 8006a46:	2006      	movs	r0, #6
 8006a48:	f000 fb94 	bl	8007174 <raise>
 8006a4c:	2001      	movs	r0, #1
 8006a4e:	f7fa fb69 	bl	8001124 <_exit>

08006a52 <__sfputc_r>:
 8006a52:	6893      	ldr	r3, [r2, #8]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	b410      	push	{r4}
 8006a5a:	6093      	str	r3, [r2, #8]
 8006a5c:	da08      	bge.n	8006a70 <__sfputc_r+0x1e>
 8006a5e:	6994      	ldr	r4, [r2, #24]
 8006a60:	42a3      	cmp	r3, r4
 8006a62:	db01      	blt.n	8006a68 <__sfputc_r+0x16>
 8006a64:	290a      	cmp	r1, #10
 8006a66:	d103      	bne.n	8006a70 <__sfputc_r+0x1e>
 8006a68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a6c:	f000 bac4 	b.w	8006ff8 <__swbuf_r>
 8006a70:	6813      	ldr	r3, [r2, #0]
 8006a72:	1c58      	adds	r0, r3, #1
 8006a74:	6010      	str	r0, [r2, #0]
 8006a76:	7019      	strb	r1, [r3, #0]
 8006a78:	4608      	mov	r0, r1
 8006a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <__sfputs_r>:
 8006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a82:	4606      	mov	r6, r0
 8006a84:	460f      	mov	r7, r1
 8006a86:	4614      	mov	r4, r2
 8006a88:	18d5      	adds	r5, r2, r3
 8006a8a:	42ac      	cmp	r4, r5
 8006a8c:	d101      	bne.n	8006a92 <__sfputs_r+0x12>
 8006a8e:	2000      	movs	r0, #0
 8006a90:	e007      	b.n	8006aa2 <__sfputs_r+0x22>
 8006a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a96:	463a      	mov	r2, r7
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f7ff ffda 	bl	8006a52 <__sfputc_r>
 8006a9e:	1c43      	adds	r3, r0, #1
 8006aa0:	d1f3      	bne.n	8006a8a <__sfputs_r+0xa>
 8006aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006aa4 <_vfiprintf_r>:
 8006aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa8:	460d      	mov	r5, r1
 8006aaa:	b09d      	sub	sp, #116	; 0x74
 8006aac:	4614      	mov	r4, r2
 8006aae:	4698      	mov	r8, r3
 8006ab0:	4606      	mov	r6, r0
 8006ab2:	b118      	cbz	r0, 8006abc <_vfiprintf_r+0x18>
 8006ab4:	6a03      	ldr	r3, [r0, #32]
 8006ab6:	b90b      	cbnz	r3, 8006abc <_vfiprintf_r+0x18>
 8006ab8:	f7ff fcb4 	bl	8006424 <__sinit>
 8006abc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006abe:	07d9      	lsls	r1, r3, #31
 8006ac0:	d405      	bmi.n	8006ace <_vfiprintf_r+0x2a>
 8006ac2:	89ab      	ldrh	r3, [r5, #12]
 8006ac4:	059a      	lsls	r2, r3, #22
 8006ac6:	d402      	bmi.n	8006ace <_vfiprintf_r+0x2a>
 8006ac8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006aca:	f7ff fdca 	bl	8006662 <__retarget_lock_acquire_recursive>
 8006ace:	89ab      	ldrh	r3, [r5, #12]
 8006ad0:	071b      	lsls	r3, r3, #28
 8006ad2:	d501      	bpl.n	8006ad8 <_vfiprintf_r+0x34>
 8006ad4:	692b      	ldr	r3, [r5, #16]
 8006ad6:	b99b      	cbnz	r3, 8006b00 <_vfiprintf_r+0x5c>
 8006ad8:	4629      	mov	r1, r5
 8006ada:	4630      	mov	r0, r6
 8006adc:	f000 faca 	bl	8007074 <__swsetup_r>
 8006ae0:	b170      	cbz	r0, 8006b00 <_vfiprintf_r+0x5c>
 8006ae2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ae4:	07dc      	lsls	r4, r3, #31
 8006ae6:	d504      	bpl.n	8006af2 <_vfiprintf_r+0x4e>
 8006ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8006aec:	b01d      	add	sp, #116	; 0x74
 8006aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af2:	89ab      	ldrh	r3, [r5, #12]
 8006af4:	0598      	lsls	r0, r3, #22
 8006af6:	d4f7      	bmi.n	8006ae8 <_vfiprintf_r+0x44>
 8006af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006afa:	f7ff fdb3 	bl	8006664 <__retarget_lock_release_recursive>
 8006afe:	e7f3      	b.n	8006ae8 <_vfiprintf_r+0x44>
 8006b00:	2300      	movs	r3, #0
 8006b02:	9309      	str	r3, [sp, #36]	; 0x24
 8006b04:	2320      	movs	r3, #32
 8006b06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b0e:	2330      	movs	r3, #48	; 0x30
 8006b10:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006cc4 <_vfiprintf_r+0x220>
 8006b14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b18:	f04f 0901 	mov.w	r9, #1
 8006b1c:	4623      	mov	r3, r4
 8006b1e:	469a      	mov	sl, r3
 8006b20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b24:	b10a      	cbz	r2, 8006b2a <_vfiprintf_r+0x86>
 8006b26:	2a25      	cmp	r2, #37	; 0x25
 8006b28:	d1f9      	bne.n	8006b1e <_vfiprintf_r+0x7a>
 8006b2a:	ebba 0b04 	subs.w	fp, sl, r4
 8006b2e:	d00b      	beq.n	8006b48 <_vfiprintf_r+0xa4>
 8006b30:	465b      	mov	r3, fp
 8006b32:	4622      	mov	r2, r4
 8006b34:	4629      	mov	r1, r5
 8006b36:	4630      	mov	r0, r6
 8006b38:	f7ff ffa2 	bl	8006a80 <__sfputs_r>
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	f000 80a9 	beq.w	8006c94 <_vfiprintf_r+0x1f0>
 8006b42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b44:	445a      	add	r2, fp
 8006b46:	9209      	str	r2, [sp, #36]	; 0x24
 8006b48:	f89a 3000 	ldrb.w	r3, [sl]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 80a1 	beq.w	8006c94 <_vfiprintf_r+0x1f0>
 8006b52:	2300      	movs	r3, #0
 8006b54:	f04f 32ff 	mov.w	r2, #4294967295
 8006b58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b5c:	f10a 0a01 	add.w	sl, sl, #1
 8006b60:	9304      	str	r3, [sp, #16]
 8006b62:	9307      	str	r3, [sp, #28]
 8006b64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b68:	931a      	str	r3, [sp, #104]	; 0x68
 8006b6a:	4654      	mov	r4, sl
 8006b6c:	2205      	movs	r2, #5
 8006b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b72:	4854      	ldr	r0, [pc, #336]	; (8006cc4 <_vfiprintf_r+0x220>)
 8006b74:	f7f9 fb54 	bl	8000220 <memchr>
 8006b78:	9a04      	ldr	r2, [sp, #16]
 8006b7a:	b9d8      	cbnz	r0, 8006bb4 <_vfiprintf_r+0x110>
 8006b7c:	06d1      	lsls	r1, r2, #27
 8006b7e:	bf44      	itt	mi
 8006b80:	2320      	movmi	r3, #32
 8006b82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b86:	0713      	lsls	r3, r2, #28
 8006b88:	bf44      	itt	mi
 8006b8a:	232b      	movmi	r3, #43	; 0x2b
 8006b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b90:	f89a 3000 	ldrb.w	r3, [sl]
 8006b94:	2b2a      	cmp	r3, #42	; 0x2a
 8006b96:	d015      	beq.n	8006bc4 <_vfiprintf_r+0x120>
 8006b98:	9a07      	ldr	r2, [sp, #28]
 8006b9a:	4654      	mov	r4, sl
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	f04f 0c0a 	mov.w	ip, #10
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ba8:	3b30      	subs	r3, #48	; 0x30
 8006baa:	2b09      	cmp	r3, #9
 8006bac:	d94d      	bls.n	8006c4a <_vfiprintf_r+0x1a6>
 8006bae:	b1b0      	cbz	r0, 8006bde <_vfiprintf_r+0x13a>
 8006bb0:	9207      	str	r2, [sp, #28]
 8006bb2:	e014      	b.n	8006bde <_vfiprintf_r+0x13a>
 8006bb4:	eba0 0308 	sub.w	r3, r0, r8
 8006bb8:	fa09 f303 	lsl.w	r3, r9, r3
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	9304      	str	r3, [sp, #16]
 8006bc0:	46a2      	mov	sl, r4
 8006bc2:	e7d2      	b.n	8006b6a <_vfiprintf_r+0xc6>
 8006bc4:	9b03      	ldr	r3, [sp, #12]
 8006bc6:	1d19      	adds	r1, r3, #4
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	9103      	str	r1, [sp, #12]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	bfbb      	ittet	lt
 8006bd0:	425b      	neglt	r3, r3
 8006bd2:	f042 0202 	orrlt.w	r2, r2, #2
 8006bd6:	9307      	strge	r3, [sp, #28]
 8006bd8:	9307      	strlt	r3, [sp, #28]
 8006bda:	bfb8      	it	lt
 8006bdc:	9204      	strlt	r2, [sp, #16]
 8006bde:	7823      	ldrb	r3, [r4, #0]
 8006be0:	2b2e      	cmp	r3, #46	; 0x2e
 8006be2:	d10c      	bne.n	8006bfe <_vfiprintf_r+0x15a>
 8006be4:	7863      	ldrb	r3, [r4, #1]
 8006be6:	2b2a      	cmp	r3, #42	; 0x2a
 8006be8:	d134      	bne.n	8006c54 <_vfiprintf_r+0x1b0>
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	1d1a      	adds	r2, r3, #4
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	9203      	str	r2, [sp, #12]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	bfb8      	it	lt
 8006bf6:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bfa:	3402      	adds	r4, #2
 8006bfc:	9305      	str	r3, [sp, #20]
 8006bfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006cd4 <_vfiprintf_r+0x230>
 8006c02:	7821      	ldrb	r1, [r4, #0]
 8006c04:	2203      	movs	r2, #3
 8006c06:	4650      	mov	r0, sl
 8006c08:	f7f9 fb0a 	bl	8000220 <memchr>
 8006c0c:	b138      	cbz	r0, 8006c1e <_vfiprintf_r+0x17a>
 8006c0e:	9b04      	ldr	r3, [sp, #16]
 8006c10:	eba0 000a 	sub.w	r0, r0, sl
 8006c14:	2240      	movs	r2, #64	; 0x40
 8006c16:	4082      	lsls	r2, r0
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	3401      	adds	r4, #1
 8006c1c:	9304      	str	r3, [sp, #16]
 8006c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c22:	4829      	ldr	r0, [pc, #164]	; (8006cc8 <_vfiprintf_r+0x224>)
 8006c24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c28:	2206      	movs	r2, #6
 8006c2a:	f7f9 faf9 	bl	8000220 <memchr>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d03f      	beq.n	8006cb2 <_vfiprintf_r+0x20e>
 8006c32:	4b26      	ldr	r3, [pc, #152]	; (8006ccc <_vfiprintf_r+0x228>)
 8006c34:	bb1b      	cbnz	r3, 8006c7e <_vfiprintf_r+0x1da>
 8006c36:	9b03      	ldr	r3, [sp, #12]
 8006c38:	3307      	adds	r3, #7
 8006c3a:	f023 0307 	bic.w	r3, r3, #7
 8006c3e:	3308      	adds	r3, #8
 8006c40:	9303      	str	r3, [sp, #12]
 8006c42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c44:	443b      	add	r3, r7
 8006c46:	9309      	str	r3, [sp, #36]	; 0x24
 8006c48:	e768      	b.n	8006b1c <_vfiprintf_r+0x78>
 8006c4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c4e:	460c      	mov	r4, r1
 8006c50:	2001      	movs	r0, #1
 8006c52:	e7a6      	b.n	8006ba2 <_vfiprintf_r+0xfe>
 8006c54:	2300      	movs	r3, #0
 8006c56:	3401      	adds	r4, #1
 8006c58:	9305      	str	r3, [sp, #20]
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	f04f 0c0a 	mov.w	ip, #10
 8006c60:	4620      	mov	r0, r4
 8006c62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c66:	3a30      	subs	r2, #48	; 0x30
 8006c68:	2a09      	cmp	r2, #9
 8006c6a:	d903      	bls.n	8006c74 <_vfiprintf_r+0x1d0>
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d0c6      	beq.n	8006bfe <_vfiprintf_r+0x15a>
 8006c70:	9105      	str	r1, [sp, #20]
 8006c72:	e7c4      	b.n	8006bfe <_vfiprintf_r+0x15a>
 8006c74:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c78:	4604      	mov	r4, r0
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e7f0      	b.n	8006c60 <_vfiprintf_r+0x1bc>
 8006c7e:	ab03      	add	r3, sp, #12
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	462a      	mov	r2, r5
 8006c84:	4b12      	ldr	r3, [pc, #72]	; (8006cd0 <_vfiprintf_r+0x22c>)
 8006c86:	a904      	add	r1, sp, #16
 8006c88:	4630      	mov	r0, r6
 8006c8a:	f3af 8000 	nop.w
 8006c8e:	4607      	mov	r7, r0
 8006c90:	1c78      	adds	r0, r7, #1
 8006c92:	d1d6      	bne.n	8006c42 <_vfiprintf_r+0x19e>
 8006c94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c96:	07d9      	lsls	r1, r3, #31
 8006c98:	d405      	bmi.n	8006ca6 <_vfiprintf_r+0x202>
 8006c9a:	89ab      	ldrh	r3, [r5, #12]
 8006c9c:	059a      	lsls	r2, r3, #22
 8006c9e:	d402      	bmi.n	8006ca6 <_vfiprintf_r+0x202>
 8006ca0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ca2:	f7ff fcdf 	bl	8006664 <__retarget_lock_release_recursive>
 8006ca6:	89ab      	ldrh	r3, [r5, #12]
 8006ca8:	065b      	lsls	r3, r3, #25
 8006caa:	f53f af1d 	bmi.w	8006ae8 <_vfiprintf_r+0x44>
 8006cae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cb0:	e71c      	b.n	8006aec <_vfiprintf_r+0x48>
 8006cb2:	ab03      	add	r3, sp, #12
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	462a      	mov	r2, r5
 8006cb8:	4b05      	ldr	r3, [pc, #20]	; (8006cd0 <_vfiprintf_r+0x22c>)
 8006cba:	a904      	add	r1, sp, #16
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	f000 f879 	bl	8006db4 <_printf_i>
 8006cc2:	e7e4      	b.n	8006c8e <_vfiprintf_r+0x1ea>
 8006cc4:	080073c7 	.word	0x080073c7
 8006cc8:	080073d1 	.word	0x080073d1
 8006ccc:	00000000 	.word	0x00000000
 8006cd0:	08006a81 	.word	0x08006a81
 8006cd4:	080073cd 	.word	0x080073cd

08006cd8 <_printf_common>:
 8006cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cdc:	4616      	mov	r6, r2
 8006cde:	4699      	mov	r9, r3
 8006ce0:	688a      	ldr	r2, [r1, #8]
 8006ce2:	690b      	ldr	r3, [r1, #16]
 8006ce4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	bfb8      	it	lt
 8006cec:	4613      	movlt	r3, r2
 8006cee:	6033      	str	r3, [r6, #0]
 8006cf0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006cf4:	4607      	mov	r7, r0
 8006cf6:	460c      	mov	r4, r1
 8006cf8:	b10a      	cbz	r2, 8006cfe <_printf_common+0x26>
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	6033      	str	r3, [r6, #0]
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	0699      	lsls	r1, r3, #26
 8006d02:	bf42      	ittt	mi
 8006d04:	6833      	ldrmi	r3, [r6, #0]
 8006d06:	3302      	addmi	r3, #2
 8006d08:	6033      	strmi	r3, [r6, #0]
 8006d0a:	6825      	ldr	r5, [r4, #0]
 8006d0c:	f015 0506 	ands.w	r5, r5, #6
 8006d10:	d106      	bne.n	8006d20 <_printf_common+0x48>
 8006d12:	f104 0a19 	add.w	sl, r4, #25
 8006d16:	68e3      	ldr	r3, [r4, #12]
 8006d18:	6832      	ldr	r2, [r6, #0]
 8006d1a:	1a9b      	subs	r3, r3, r2
 8006d1c:	42ab      	cmp	r3, r5
 8006d1e:	dc26      	bgt.n	8006d6e <_printf_common+0x96>
 8006d20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d24:	1e13      	subs	r3, r2, #0
 8006d26:	6822      	ldr	r2, [r4, #0]
 8006d28:	bf18      	it	ne
 8006d2a:	2301      	movne	r3, #1
 8006d2c:	0692      	lsls	r2, r2, #26
 8006d2e:	d42b      	bmi.n	8006d88 <_printf_common+0xb0>
 8006d30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d34:	4649      	mov	r1, r9
 8006d36:	4638      	mov	r0, r7
 8006d38:	47c0      	blx	r8
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	d01e      	beq.n	8006d7c <_printf_common+0xa4>
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	6922      	ldr	r2, [r4, #16]
 8006d42:	f003 0306 	and.w	r3, r3, #6
 8006d46:	2b04      	cmp	r3, #4
 8006d48:	bf02      	ittt	eq
 8006d4a:	68e5      	ldreq	r5, [r4, #12]
 8006d4c:	6833      	ldreq	r3, [r6, #0]
 8006d4e:	1aed      	subeq	r5, r5, r3
 8006d50:	68a3      	ldr	r3, [r4, #8]
 8006d52:	bf0c      	ite	eq
 8006d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d58:	2500      	movne	r5, #0
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	bfc4      	itt	gt
 8006d5e:	1a9b      	subgt	r3, r3, r2
 8006d60:	18ed      	addgt	r5, r5, r3
 8006d62:	2600      	movs	r6, #0
 8006d64:	341a      	adds	r4, #26
 8006d66:	42b5      	cmp	r5, r6
 8006d68:	d11a      	bne.n	8006da0 <_printf_common+0xc8>
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	e008      	b.n	8006d80 <_printf_common+0xa8>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	4652      	mov	r2, sl
 8006d72:	4649      	mov	r1, r9
 8006d74:	4638      	mov	r0, r7
 8006d76:	47c0      	blx	r8
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d103      	bne.n	8006d84 <_printf_common+0xac>
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d84:	3501      	adds	r5, #1
 8006d86:	e7c6      	b.n	8006d16 <_printf_common+0x3e>
 8006d88:	18e1      	adds	r1, r4, r3
 8006d8a:	1c5a      	adds	r2, r3, #1
 8006d8c:	2030      	movs	r0, #48	; 0x30
 8006d8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d92:	4422      	add	r2, r4
 8006d94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d9c:	3302      	adds	r3, #2
 8006d9e:	e7c7      	b.n	8006d30 <_printf_common+0x58>
 8006da0:	2301      	movs	r3, #1
 8006da2:	4622      	mov	r2, r4
 8006da4:	4649      	mov	r1, r9
 8006da6:	4638      	mov	r0, r7
 8006da8:	47c0      	blx	r8
 8006daa:	3001      	adds	r0, #1
 8006dac:	d0e6      	beq.n	8006d7c <_printf_common+0xa4>
 8006dae:	3601      	adds	r6, #1
 8006db0:	e7d9      	b.n	8006d66 <_printf_common+0x8e>
	...

08006db4 <_printf_i>:
 8006db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006db8:	7e0f      	ldrb	r7, [r1, #24]
 8006dba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006dbc:	2f78      	cmp	r7, #120	; 0x78
 8006dbe:	4691      	mov	r9, r2
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	469a      	mov	sl, r3
 8006dc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dca:	d807      	bhi.n	8006ddc <_printf_i+0x28>
 8006dcc:	2f62      	cmp	r7, #98	; 0x62
 8006dce:	d80a      	bhi.n	8006de6 <_printf_i+0x32>
 8006dd0:	2f00      	cmp	r7, #0
 8006dd2:	f000 80d4 	beq.w	8006f7e <_printf_i+0x1ca>
 8006dd6:	2f58      	cmp	r7, #88	; 0x58
 8006dd8:	f000 80c0 	beq.w	8006f5c <_printf_i+0x1a8>
 8006ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006de0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006de4:	e03a      	b.n	8006e5c <_printf_i+0xa8>
 8006de6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006dea:	2b15      	cmp	r3, #21
 8006dec:	d8f6      	bhi.n	8006ddc <_printf_i+0x28>
 8006dee:	a101      	add	r1, pc, #4	; (adr r1, 8006df4 <_printf_i+0x40>)
 8006df0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006df4:	08006e4d 	.word	0x08006e4d
 8006df8:	08006e61 	.word	0x08006e61
 8006dfc:	08006ddd 	.word	0x08006ddd
 8006e00:	08006ddd 	.word	0x08006ddd
 8006e04:	08006ddd 	.word	0x08006ddd
 8006e08:	08006ddd 	.word	0x08006ddd
 8006e0c:	08006e61 	.word	0x08006e61
 8006e10:	08006ddd 	.word	0x08006ddd
 8006e14:	08006ddd 	.word	0x08006ddd
 8006e18:	08006ddd 	.word	0x08006ddd
 8006e1c:	08006ddd 	.word	0x08006ddd
 8006e20:	08006f65 	.word	0x08006f65
 8006e24:	08006e8d 	.word	0x08006e8d
 8006e28:	08006f1f 	.word	0x08006f1f
 8006e2c:	08006ddd 	.word	0x08006ddd
 8006e30:	08006ddd 	.word	0x08006ddd
 8006e34:	08006f87 	.word	0x08006f87
 8006e38:	08006ddd 	.word	0x08006ddd
 8006e3c:	08006e8d 	.word	0x08006e8d
 8006e40:	08006ddd 	.word	0x08006ddd
 8006e44:	08006ddd 	.word	0x08006ddd
 8006e48:	08006f27 	.word	0x08006f27
 8006e4c:	682b      	ldr	r3, [r5, #0]
 8006e4e:	1d1a      	adds	r2, r3, #4
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	602a      	str	r2, [r5, #0]
 8006e54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e09f      	b.n	8006fa0 <_printf_i+0x1ec>
 8006e60:	6820      	ldr	r0, [r4, #0]
 8006e62:	682b      	ldr	r3, [r5, #0]
 8006e64:	0607      	lsls	r7, r0, #24
 8006e66:	f103 0104 	add.w	r1, r3, #4
 8006e6a:	6029      	str	r1, [r5, #0]
 8006e6c:	d501      	bpl.n	8006e72 <_printf_i+0xbe>
 8006e6e:	681e      	ldr	r6, [r3, #0]
 8006e70:	e003      	b.n	8006e7a <_printf_i+0xc6>
 8006e72:	0646      	lsls	r6, r0, #25
 8006e74:	d5fb      	bpl.n	8006e6e <_printf_i+0xba>
 8006e76:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006e7a:	2e00      	cmp	r6, #0
 8006e7c:	da03      	bge.n	8006e86 <_printf_i+0xd2>
 8006e7e:	232d      	movs	r3, #45	; 0x2d
 8006e80:	4276      	negs	r6, r6
 8006e82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e86:	485a      	ldr	r0, [pc, #360]	; (8006ff0 <_printf_i+0x23c>)
 8006e88:	230a      	movs	r3, #10
 8006e8a:	e012      	b.n	8006eb2 <_printf_i+0xfe>
 8006e8c:	682b      	ldr	r3, [r5, #0]
 8006e8e:	6820      	ldr	r0, [r4, #0]
 8006e90:	1d19      	adds	r1, r3, #4
 8006e92:	6029      	str	r1, [r5, #0]
 8006e94:	0605      	lsls	r5, r0, #24
 8006e96:	d501      	bpl.n	8006e9c <_printf_i+0xe8>
 8006e98:	681e      	ldr	r6, [r3, #0]
 8006e9a:	e002      	b.n	8006ea2 <_printf_i+0xee>
 8006e9c:	0641      	lsls	r1, r0, #25
 8006e9e:	d5fb      	bpl.n	8006e98 <_printf_i+0xe4>
 8006ea0:	881e      	ldrh	r6, [r3, #0]
 8006ea2:	4853      	ldr	r0, [pc, #332]	; (8006ff0 <_printf_i+0x23c>)
 8006ea4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ea6:	bf0c      	ite	eq
 8006ea8:	2308      	moveq	r3, #8
 8006eaa:	230a      	movne	r3, #10
 8006eac:	2100      	movs	r1, #0
 8006eae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006eb2:	6865      	ldr	r5, [r4, #4]
 8006eb4:	60a5      	str	r5, [r4, #8]
 8006eb6:	2d00      	cmp	r5, #0
 8006eb8:	bfa2      	ittt	ge
 8006eba:	6821      	ldrge	r1, [r4, #0]
 8006ebc:	f021 0104 	bicge.w	r1, r1, #4
 8006ec0:	6021      	strge	r1, [r4, #0]
 8006ec2:	b90e      	cbnz	r6, 8006ec8 <_printf_i+0x114>
 8006ec4:	2d00      	cmp	r5, #0
 8006ec6:	d04b      	beq.n	8006f60 <_printf_i+0x1ac>
 8006ec8:	4615      	mov	r5, r2
 8006eca:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ece:	fb03 6711 	mls	r7, r3, r1, r6
 8006ed2:	5dc7      	ldrb	r7, [r0, r7]
 8006ed4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ed8:	4637      	mov	r7, r6
 8006eda:	42bb      	cmp	r3, r7
 8006edc:	460e      	mov	r6, r1
 8006ede:	d9f4      	bls.n	8006eca <_printf_i+0x116>
 8006ee0:	2b08      	cmp	r3, #8
 8006ee2:	d10b      	bne.n	8006efc <_printf_i+0x148>
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	07de      	lsls	r6, r3, #31
 8006ee8:	d508      	bpl.n	8006efc <_printf_i+0x148>
 8006eea:	6923      	ldr	r3, [r4, #16]
 8006eec:	6861      	ldr	r1, [r4, #4]
 8006eee:	4299      	cmp	r1, r3
 8006ef0:	bfde      	ittt	le
 8006ef2:	2330      	movle	r3, #48	; 0x30
 8006ef4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ef8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006efc:	1b52      	subs	r2, r2, r5
 8006efe:	6122      	str	r2, [r4, #16]
 8006f00:	f8cd a000 	str.w	sl, [sp]
 8006f04:	464b      	mov	r3, r9
 8006f06:	aa03      	add	r2, sp, #12
 8006f08:	4621      	mov	r1, r4
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	f7ff fee4 	bl	8006cd8 <_printf_common>
 8006f10:	3001      	adds	r0, #1
 8006f12:	d14a      	bne.n	8006faa <_printf_i+0x1f6>
 8006f14:	f04f 30ff 	mov.w	r0, #4294967295
 8006f18:	b004      	add	sp, #16
 8006f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f1e:	6823      	ldr	r3, [r4, #0]
 8006f20:	f043 0320 	orr.w	r3, r3, #32
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	4833      	ldr	r0, [pc, #204]	; (8006ff4 <_printf_i+0x240>)
 8006f28:	2778      	movs	r7, #120	; 0x78
 8006f2a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f2e:	6823      	ldr	r3, [r4, #0]
 8006f30:	6829      	ldr	r1, [r5, #0]
 8006f32:	061f      	lsls	r7, r3, #24
 8006f34:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f38:	d402      	bmi.n	8006f40 <_printf_i+0x18c>
 8006f3a:	065f      	lsls	r7, r3, #25
 8006f3c:	bf48      	it	mi
 8006f3e:	b2b6      	uxthmi	r6, r6
 8006f40:	07df      	lsls	r7, r3, #31
 8006f42:	bf48      	it	mi
 8006f44:	f043 0320 	orrmi.w	r3, r3, #32
 8006f48:	6029      	str	r1, [r5, #0]
 8006f4a:	bf48      	it	mi
 8006f4c:	6023      	strmi	r3, [r4, #0]
 8006f4e:	b91e      	cbnz	r6, 8006f58 <_printf_i+0x1a4>
 8006f50:	6823      	ldr	r3, [r4, #0]
 8006f52:	f023 0320 	bic.w	r3, r3, #32
 8006f56:	6023      	str	r3, [r4, #0]
 8006f58:	2310      	movs	r3, #16
 8006f5a:	e7a7      	b.n	8006eac <_printf_i+0xf8>
 8006f5c:	4824      	ldr	r0, [pc, #144]	; (8006ff0 <_printf_i+0x23c>)
 8006f5e:	e7e4      	b.n	8006f2a <_printf_i+0x176>
 8006f60:	4615      	mov	r5, r2
 8006f62:	e7bd      	b.n	8006ee0 <_printf_i+0x12c>
 8006f64:	682b      	ldr	r3, [r5, #0]
 8006f66:	6826      	ldr	r6, [r4, #0]
 8006f68:	6961      	ldr	r1, [r4, #20]
 8006f6a:	1d18      	adds	r0, r3, #4
 8006f6c:	6028      	str	r0, [r5, #0]
 8006f6e:	0635      	lsls	r5, r6, #24
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	d501      	bpl.n	8006f78 <_printf_i+0x1c4>
 8006f74:	6019      	str	r1, [r3, #0]
 8006f76:	e002      	b.n	8006f7e <_printf_i+0x1ca>
 8006f78:	0670      	lsls	r0, r6, #25
 8006f7a:	d5fb      	bpl.n	8006f74 <_printf_i+0x1c0>
 8006f7c:	8019      	strh	r1, [r3, #0]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	6123      	str	r3, [r4, #16]
 8006f82:	4615      	mov	r5, r2
 8006f84:	e7bc      	b.n	8006f00 <_printf_i+0x14c>
 8006f86:	682b      	ldr	r3, [r5, #0]
 8006f88:	1d1a      	adds	r2, r3, #4
 8006f8a:	602a      	str	r2, [r5, #0]
 8006f8c:	681d      	ldr	r5, [r3, #0]
 8006f8e:	6862      	ldr	r2, [r4, #4]
 8006f90:	2100      	movs	r1, #0
 8006f92:	4628      	mov	r0, r5
 8006f94:	f7f9 f944 	bl	8000220 <memchr>
 8006f98:	b108      	cbz	r0, 8006f9e <_printf_i+0x1ea>
 8006f9a:	1b40      	subs	r0, r0, r5
 8006f9c:	6060      	str	r0, [r4, #4]
 8006f9e:	6863      	ldr	r3, [r4, #4]
 8006fa0:	6123      	str	r3, [r4, #16]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa8:	e7aa      	b.n	8006f00 <_printf_i+0x14c>
 8006faa:	6923      	ldr	r3, [r4, #16]
 8006fac:	462a      	mov	r2, r5
 8006fae:	4649      	mov	r1, r9
 8006fb0:	4640      	mov	r0, r8
 8006fb2:	47d0      	blx	sl
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d0ad      	beq.n	8006f14 <_printf_i+0x160>
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	079b      	lsls	r3, r3, #30
 8006fbc:	d413      	bmi.n	8006fe6 <_printf_i+0x232>
 8006fbe:	68e0      	ldr	r0, [r4, #12]
 8006fc0:	9b03      	ldr	r3, [sp, #12]
 8006fc2:	4298      	cmp	r0, r3
 8006fc4:	bfb8      	it	lt
 8006fc6:	4618      	movlt	r0, r3
 8006fc8:	e7a6      	b.n	8006f18 <_printf_i+0x164>
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4632      	mov	r2, r6
 8006fce:	4649      	mov	r1, r9
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	47d0      	blx	sl
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d09d      	beq.n	8006f14 <_printf_i+0x160>
 8006fd8:	3501      	adds	r5, #1
 8006fda:	68e3      	ldr	r3, [r4, #12]
 8006fdc:	9903      	ldr	r1, [sp, #12]
 8006fde:	1a5b      	subs	r3, r3, r1
 8006fe0:	42ab      	cmp	r3, r5
 8006fe2:	dcf2      	bgt.n	8006fca <_printf_i+0x216>
 8006fe4:	e7eb      	b.n	8006fbe <_printf_i+0x20a>
 8006fe6:	2500      	movs	r5, #0
 8006fe8:	f104 0619 	add.w	r6, r4, #25
 8006fec:	e7f5      	b.n	8006fda <_printf_i+0x226>
 8006fee:	bf00      	nop
 8006ff0:	080073d8 	.word	0x080073d8
 8006ff4:	080073e9 	.word	0x080073e9

08006ff8 <__swbuf_r>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	460e      	mov	r6, r1
 8006ffc:	4614      	mov	r4, r2
 8006ffe:	4605      	mov	r5, r0
 8007000:	b118      	cbz	r0, 800700a <__swbuf_r+0x12>
 8007002:	6a03      	ldr	r3, [r0, #32]
 8007004:	b90b      	cbnz	r3, 800700a <__swbuf_r+0x12>
 8007006:	f7ff fa0d 	bl	8006424 <__sinit>
 800700a:	69a3      	ldr	r3, [r4, #24]
 800700c:	60a3      	str	r3, [r4, #8]
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	071a      	lsls	r2, r3, #28
 8007012:	d525      	bpl.n	8007060 <__swbuf_r+0x68>
 8007014:	6923      	ldr	r3, [r4, #16]
 8007016:	b31b      	cbz	r3, 8007060 <__swbuf_r+0x68>
 8007018:	6823      	ldr	r3, [r4, #0]
 800701a:	6922      	ldr	r2, [r4, #16]
 800701c:	1a98      	subs	r0, r3, r2
 800701e:	6963      	ldr	r3, [r4, #20]
 8007020:	b2f6      	uxtb	r6, r6
 8007022:	4283      	cmp	r3, r0
 8007024:	4637      	mov	r7, r6
 8007026:	dc04      	bgt.n	8007032 <__swbuf_r+0x3a>
 8007028:	4621      	mov	r1, r4
 800702a:	4628      	mov	r0, r5
 800702c:	f7ff fcc0 	bl	80069b0 <_fflush_r>
 8007030:	b9e0      	cbnz	r0, 800706c <__swbuf_r+0x74>
 8007032:	68a3      	ldr	r3, [r4, #8]
 8007034:	3b01      	subs	r3, #1
 8007036:	60a3      	str	r3, [r4, #8]
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	1c5a      	adds	r2, r3, #1
 800703c:	6022      	str	r2, [r4, #0]
 800703e:	701e      	strb	r6, [r3, #0]
 8007040:	6962      	ldr	r2, [r4, #20]
 8007042:	1c43      	adds	r3, r0, #1
 8007044:	429a      	cmp	r2, r3
 8007046:	d004      	beq.n	8007052 <__swbuf_r+0x5a>
 8007048:	89a3      	ldrh	r3, [r4, #12]
 800704a:	07db      	lsls	r3, r3, #31
 800704c:	d506      	bpl.n	800705c <__swbuf_r+0x64>
 800704e:	2e0a      	cmp	r6, #10
 8007050:	d104      	bne.n	800705c <__swbuf_r+0x64>
 8007052:	4621      	mov	r1, r4
 8007054:	4628      	mov	r0, r5
 8007056:	f7ff fcab 	bl	80069b0 <_fflush_r>
 800705a:	b938      	cbnz	r0, 800706c <__swbuf_r+0x74>
 800705c:	4638      	mov	r0, r7
 800705e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007060:	4621      	mov	r1, r4
 8007062:	4628      	mov	r0, r5
 8007064:	f000 f806 	bl	8007074 <__swsetup_r>
 8007068:	2800      	cmp	r0, #0
 800706a:	d0d5      	beq.n	8007018 <__swbuf_r+0x20>
 800706c:	f04f 37ff 	mov.w	r7, #4294967295
 8007070:	e7f4      	b.n	800705c <__swbuf_r+0x64>
	...

08007074 <__swsetup_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	4b2a      	ldr	r3, [pc, #168]	; (8007120 <__swsetup_r+0xac>)
 8007078:	4605      	mov	r5, r0
 800707a:	6818      	ldr	r0, [r3, #0]
 800707c:	460c      	mov	r4, r1
 800707e:	b118      	cbz	r0, 8007088 <__swsetup_r+0x14>
 8007080:	6a03      	ldr	r3, [r0, #32]
 8007082:	b90b      	cbnz	r3, 8007088 <__swsetup_r+0x14>
 8007084:	f7ff f9ce 	bl	8006424 <__sinit>
 8007088:	89a3      	ldrh	r3, [r4, #12]
 800708a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800708e:	0718      	lsls	r0, r3, #28
 8007090:	d422      	bmi.n	80070d8 <__swsetup_r+0x64>
 8007092:	06d9      	lsls	r1, r3, #27
 8007094:	d407      	bmi.n	80070a6 <__swsetup_r+0x32>
 8007096:	2309      	movs	r3, #9
 8007098:	602b      	str	r3, [r5, #0]
 800709a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800709e:	81a3      	strh	r3, [r4, #12]
 80070a0:	f04f 30ff 	mov.w	r0, #4294967295
 80070a4:	e034      	b.n	8007110 <__swsetup_r+0x9c>
 80070a6:	0758      	lsls	r0, r3, #29
 80070a8:	d512      	bpl.n	80070d0 <__swsetup_r+0x5c>
 80070aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070ac:	b141      	cbz	r1, 80070c0 <__swsetup_r+0x4c>
 80070ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070b2:	4299      	cmp	r1, r3
 80070b4:	d002      	beq.n	80070bc <__swsetup_r+0x48>
 80070b6:	4628      	mov	r0, r5
 80070b8:	f7ff faf4 	bl	80066a4 <_free_r>
 80070bc:	2300      	movs	r3, #0
 80070be:	6363      	str	r3, [r4, #52]	; 0x34
 80070c0:	89a3      	ldrh	r3, [r4, #12]
 80070c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80070c6:	81a3      	strh	r3, [r4, #12]
 80070c8:	2300      	movs	r3, #0
 80070ca:	6063      	str	r3, [r4, #4]
 80070cc:	6923      	ldr	r3, [r4, #16]
 80070ce:	6023      	str	r3, [r4, #0]
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	f043 0308 	orr.w	r3, r3, #8
 80070d6:	81a3      	strh	r3, [r4, #12]
 80070d8:	6923      	ldr	r3, [r4, #16]
 80070da:	b94b      	cbnz	r3, 80070f0 <__swsetup_r+0x7c>
 80070dc:	89a3      	ldrh	r3, [r4, #12]
 80070de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070e6:	d003      	beq.n	80070f0 <__swsetup_r+0x7c>
 80070e8:	4621      	mov	r1, r4
 80070ea:	4628      	mov	r0, r5
 80070ec:	f000 f884 	bl	80071f8 <__smakebuf_r>
 80070f0:	89a0      	ldrh	r0, [r4, #12]
 80070f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070f6:	f010 0301 	ands.w	r3, r0, #1
 80070fa:	d00a      	beq.n	8007112 <__swsetup_r+0x9e>
 80070fc:	2300      	movs	r3, #0
 80070fe:	60a3      	str	r3, [r4, #8]
 8007100:	6963      	ldr	r3, [r4, #20]
 8007102:	425b      	negs	r3, r3
 8007104:	61a3      	str	r3, [r4, #24]
 8007106:	6923      	ldr	r3, [r4, #16]
 8007108:	b943      	cbnz	r3, 800711c <__swsetup_r+0xa8>
 800710a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800710e:	d1c4      	bne.n	800709a <__swsetup_r+0x26>
 8007110:	bd38      	pop	{r3, r4, r5, pc}
 8007112:	0781      	lsls	r1, r0, #30
 8007114:	bf58      	it	pl
 8007116:	6963      	ldrpl	r3, [r4, #20]
 8007118:	60a3      	str	r3, [r4, #8]
 800711a:	e7f4      	b.n	8007106 <__swsetup_r+0x92>
 800711c:	2000      	movs	r0, #0
 800711e:	e7f7      	b.n	8007110 <__swsetup_r+0x9c>
 8007120:	2000006c 	.word	0x2000006c

08007124 <_raise_r>:
 8007124:	291f      	cmp	r1, #31
 8007126:	b538      	push	{r3, r4, r5, lr}
 8007128:	4604      	mov	r4, r0
 800712a:	460d      	mov	r5, r1
 800712c:	d904      	bls.n	8007138 <_raise_r+0x14>
 800712e:	2316      	movs	r3, #22
 8007130:	6003      	str	r3, [r0, #0]
 8007132:	f04f 30ff 	mov.w	r0, #4294967295
 8007136:	bd38      	pop	{r3, r4, r5, pc}
 8007138:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800713a:	b112      	cbz	r2, 8007142 <_raise_r+0x1e>
 800713c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007140:	b94b      	cbnz	r3, 8007156 <_raise_r+0x32>
 8007142:	4620      	mov	r0, r4
 8007144:	f000 f830 	bl	80071a8 <_getpid_r>
 8007148:	462a      	mov	r2, r5
 800714a:	4601      	mov	r1, r0
 800714c:	4620      	mov	r0, r4
 800714e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007152:	f000 b817 	b.w	8007184 <_kill_r>
 8007156:	2b01      	cmp	r3, #1
 8007158:	d00a      	beq.n	8007170 <_raise_r+0x4c>
 800715a:	1c59      	adds	r1, r3, #1
 800715c:	d103      	bne.n	8007166 <_raise_r+0x42>
 800715e:	2316      	movs	r3, #22
 8007160:	6003      	str	r3, [r0, #0]
 8007162:	2001      	movs	r0, #1
 8007164:	e7e7      	b.n	8007136 <_raise_r+0x12>
 8007166:	2400      	movs	r4, #0
 8007168:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800716c:	4628      	mov	r0, r5
 800716e:	4798      	blx	r3
 8007170:	2000      	movs	r0, #0
 8007172:	e7e0      	b.n	8007136 <_raise_r+0x12>

08007174 <raise>:
 8007174:	4b02      	ldr	r3, [pc, #8]	; (8007180 <raise+0xc>)
 8007176:	4601      	mov	r1, r0
 8007178:	6818      	ldr	r0, [r3, #0]
 800717a:	f7ff bfd3 	b.w	8007124 <_raise_r>
 800717e:	bf00      	nop
 8007180:	2000006c 	.word	0x2000006c

08007184 <_kill_r>:
 8007184:	b538      	push	{r3, r4, r5, lr}
 8007186:	4d07      	ldr	r5, [pc, #28]	; (80071a4 <_kill_r+0x20>)
 8007188:	2300      	movs	r3, #0
 800718a:	4604      	mov	r4, r0
 800718c:	4608      	mov	r0, r1
 800718e:	4611      	mov	r1, r2
 8007190:	602b      	str	r3, [r5, #0]
 8007192:	f7f9 ffb7 	bl	8001104 <_kill>
 8007196:	1c43      	adds	r3, r0, #1
 8007198:	d102      	bne.n	80071a0 <_kill_r+0x1c>
 800719a:	682b      	ldr	r3, [r5, #0]
 800719c:	b103      	cbz	r3, 80071a0 <_kill_r+0x1c>
 800719e:	6023      	str	r3, [r4, #0]
 80071a0:	bd38      	pop	{r3, r4, r5, pc}
 80071a2:	bf00      	nop
 80071a4:	20000420 	.word	0x20000420

080071a8 <_getpid_r>:
 80071a8:	f7f9 bfa4 	b.w	80010f4 <_getpid>

080071ac <__swhatbuf_r>:
 80071ac:	b570      	push	{r4, r5, r6, lr}
 80071ae:	460c      	mov	r4, r1
 80071b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071b4:	2900      	cmp	r1, #0
 80071b6:	b096      	sub	sp, #88	; 0x58
 80071b8:	4615      	mov	r5, r2
 80071ba:	461e      	mov	r6, r3
 80071bc:	da0d      	bge.n	80071da <__swhatbuf_r+0x2e>
 80071be:	89a3      	ldrh	r3, [r4, #12]
 80071c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80071c4:	f04f 0100 	mov.w	r1, #0
 80071c8:	bf0c      	ite	eq
 80071ca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80071ce:	2340      	movne	r3, #64	; 0x40
 80071d0:	2000      	movs	r0, #0
 80071d2:	6031      	str	r1, [r6, #0]
 80071d4:	602b      	str	r3, [r5, #0]
 80071d6:	b016      	add	sp, #88	; 0x58
 80071d8:	bd70      	pop	{r4, r5, r6, pc}
 80071da:	466a      	mov	r2, sp
 80071dc:	f000 f848 	bl	8007270 <_fstat_r>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	dbec      	blt.n	80071be <__swhatbuf_r+0x12>
 80071e4:	9901      	ldr	r1, [sp, #4]
 80071e6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80071ea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80071ee:	4259      	negs	r1, r3
 80071f0:	4159      	adcs	r1, r3
 80071f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f6:	e7eb      	b.n	80071d0 <__swhatbuf_r+0x24>

080071f8 <__smakebuf_r>:
 80071f8:	898b      	ldrh	r3, [r1, #12]
 80071fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071fc:	079d      	lsls	r5, r3, #30
 80071fe:	4606      	mov	r6, r0
 8007200:	460c      	mov	r4, r1
 8007202:	d507      	bpl.n	8007214 <__smakebuf_r+0x1c>
 8007204:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	6123      	str	r3, [r4, #16]
 800720c:	2301      	movs	r3, #1
 800720e:	6163      	str	r3, [r4, #20]
 8007210:	b002      	add	sp, #8
 8007212:	bd70      	pop	{r4, r5, r6, pc}
 8007214:	ab01      	add	r3, sp, #4
 8007216:	466a      	mov	r2, sp
 8007218:	f7ff ffc8 	bl	80071ac <__swhatbuf_r>
 800721c:	9900      	ldr	r1, [sp, #0]
 800721e:	4605      	mov	r5, r0
 8007220:	4630      	mov	r0, r6
 8007222:	f7ff fab3 	bl	800678c <_malloc_r>
 8007226:	b948      	cbnz	r0, 800723c <__smakebuf_r+0x44>
 8007228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800722c:	059a      	lsls	r2, r3, #22
 800722e:	d4ef      	bmi.n	8007210 <__smakebuf_r+0x18>
 8007230:	f023 0303 	bic.w	r3, r3, #3
 8007234:	f043 0302 	orr.w	r3, r3, #2
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	e7e3      	b.n	8007204 <__smakebuf_r+0xc>
 800723c:	89a3      	ldrh	r3, [r4, #12]
 800723e:	6020      	str	r0, [r4, #0]
 8007240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007244:	81a3      	strh	r3, [r4, #12]
 8007246:	9b00      	ldr	r3, [sp, #0]
 8007248:	6163      	str	r3, [r4, #20]
 800724a:	9b01      	ldr	r3, [sp, #4]
 800724c:	6120      	str	r0, [r4, #16]
 800724e:	b15b      	cbz	r3, 8007268 <__smakebuf_r+0x70>
 8007250:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007254:	4630      	mov	r0, r6
 8007256:	f000 f81d 	bl	8007294 <_isatty_r>
 800725a:	b128      	cbz	r0, 8007268 <__smakebuf_r+0x70>
 800725c:	89a3      	ldrh	r3, [r4, #12]
 800725e:	f023 0303 	bic.w	r3, r3, #3
 8007262:	f043 0301 	orr.w	r3, r3, #1
 8007266:	81a3      	strh	r3, [r4, #12]
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	431d      	orrs	r5, r3
 800726c:	81a5      	strh	r5, [r4, #12]
 800726e:	e7cf      	b.n	8007210 <__smakebuf_r+0x18>

08007270 <_fstat_r>:
 8007270:	b538      	push	{r3, r4, r5, lr}
 8007272:	4d07      	ldr	r5, [pc, #28]	; (8007290 <_fstat_r+0x20>)
 8007274:	2300      	movs	r3, #0
 8007276:	4604      	mov	r4, r0
 8007278:	4608      	mov	r0, r1
 800727a:	4611      	mov	r1, r2
 800727c:	602b      	str	r3, [r5, #0]
 800727e:	f7f9 ffa0 	bl	80011c2 <_fstat>
 8007282:	1c43      	adds	r3, r0, #1
 8007284:	d102      	bne.n	800728c <_fstat_r+0x1c>
 8007286:	682b      	ldr	r3, [r5, #0]
 8007288:	b103      	cbz	r3, 800728c <_fstat_r+0x1c>
 800728a:	6023      	str	r3, [r4, #0]
 800728c:	bd38      	pop	{r3, r4, r5, pc}
 800728e:	bf00      	nop
 8007290:	20000420 	.word	0x20000420

08007294 <_isatty_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4d06      	ldr	r5, [pc, #24]	; (80072b0 <_isatty_r+0x1c>)
 8007298:	2300      	movs	r3, #0
 800729a:	4604      	mov	r4, r0
 800729c:	4608      	mov	r0, r1
 800729e:	602b      	str	r3, [r5, #0]
 80072a0:	f7f9 ff9f 	bl	80011e2 <_isatty>
 80072a4:	1c43      	adds	r3, r0, #1
 80072a6:	d102      	bne.n	80072ae <_isatty_r+0x1a>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	b103      	cbz	r3, 80072ae <_isatty_r+0x1a>
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	20000420 	.word	0x20000420

080072b4 <_gettimeofday>:
 80072b4:	4b02      	ldr	r3, [pc, #8]	; (80072c0 <_gettimeofday+0xc>)
 80072b6:	2258      	movs	r2, #88	; 0x58
 80072b8:	601a      	str	r2, [r3, #0]
 80072ba:	f04f 30ff 	mov.w	r0, #4294967295
 80072be:	4770      	bx	lr
 80072c0:	20000420 	.word	0x20000420

080072c4 <_init>:
 80072c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c6:	bf00      	nop
 80072c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ca:	bc08      	pop	{r3}
 80072cc:	469e      	mov	lr, r3
 80072ce:	4770      	bx	lr

080072d0 <_fini>:
 80072d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d2:	bf00      	nop
 80072d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072d6:	bc08      	pop	{r3}
 80072d8:	469e      	mov	lr, r3
 80072da:	4770      	bx	lr
