
*** Running vivado
    with args -log Top_s.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_s.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_s.tcl -notrace
Command: synth_design -top Top_s -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49216
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/Top_s.vhd:48]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ALU_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/ALU_s.vhd:34' bound to instance 'ALU0' of component 'ALU_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/Top_s.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ALU_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/ALU_s.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU_s' (1#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/ALU_s.vhd:43]
INFO: [Synth 8-3491] module 'ctrlCCT_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/ctrlCCT_s.vhd:36' bound to instance 'ctrl0' of component 'ctrlCCT_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/Top_s.vhd:106]
INFO: [Synth 8-638] synthesizing module 'ctrlCCT_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/ctrlCCT_s.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ctrlCCT_s' (2#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/ctrlCCT_s.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Top_s' (3#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.srcs/sources_1/new/Top_s.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'stt_reg' in module 'ctrlCCT_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00000 |                            00000
                      s1 |                            00001 |                            00001
                    s2_1 |                            00010 |                            00010
                    s2_2 |                            00011 |                            00011
                    s3_1 |                            00100 |                            00100
                    s3_2 |                            00101 |                            00101
                    s4_1 |                            00110 |                            00110
                    s4_2 |                            00111 |                            00111
                    s5_1 |                            01000 |                            01000
                    s5_2 |                            01001 |                            01001
                    s6_1 |                            01010 |                            01010
                    s6_2 |                            01011 |                            01011
                    s7_1 |                            01100 |                            01100
                    s7_2 |                            01101 |                            01101
                    s8_1 |                            01110 |                            01110
                    s8_2 |                            01111 |                            01111
                    s9_1 |                            10000 |                            10000
                    s9_2 |                            10001 |                            10001
                   s10_1 |                            10010 |                            10010
                   s10_2 |                            10011 |                            10011
                     s11 |                            10100 |                            10100
                     s12 |                            10101 |                            10101
                     s13 |                            10110 |                            10110
                  iSTATE |                            10111 |                            10111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stt_reg' using encoding 'sequential' in module 'ctrlCCT_s'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
+---Muxes : 
	  16 Input    5 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 7     
	   8 Input    2 Bit        Muxes := 1     
	  24 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 5     
	  24 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    17|
|3     |LUT3 |     8|
|4     |LUT4 |     9|
|5     |LUT5 |    19|
|6     |LUT6 |    40|
|7     |FDCE |    29|
|8     |FDRE |     6|
|9     |IBUF |    14|
|10    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   148|
|2     |  ctrl0  |ctrlCCT_s |   100|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.934 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1203.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1203.781 ; gain = 77.848
INFO: [Common 17-1381] The checkpoint 'C:/Users/squid/OneDrive/Documents/Vivado/2023/SimpleProcessor/SimpleProcessor.runs/synth_1/Top_s.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_s_utilization_synth.rpt -pb Top_s_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 22:05:40 2023...
