# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Feb 5 2018 19:20:51

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for mypll_inst.mypll_inst_pll/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (mypll_inst.mypll_inst_pll/PLLOUTCORE:R vs. mypll_inst.mypll_inst_pll/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: MOSI
			6.1.2::Path details for port: SCK
			6.1.3::Path details for port: SS
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LEDG
			6.2.2::Path details for port: LEDR
			6.2.3::Path details for port: MISO
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: MOSI
			6.4.2::Path details for port: SCK
			6.4.3::Path details for port: SS
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LEDG
			6.5.2::Path details for port: LEDR
			6.5.3::Path details for port: MISO
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: SPI_TEST_MODULE|clk                     | N/A                    | Target: 12.00 MHz  | 
Clock: mypll_inst.mypll_inst_pll/PLLOUTCORE    | Frequency: 101.76 MHz  | Target: 48.00 MHz  | 
Clock: mypll_inst.mypll_inst_pll/PLLOUTGLOBAL  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                          Capture Clock                         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------------  ------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
mypll_inst.mypll_inst_pll/PLLOUTCORE  mypll_inst.mypll_inst_pll/PLLOUTCORE  20832.5          11005       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase                   
---------  ----------  -----------  --------------------------------------  
MOSI       clk         -5793        mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
SCK        clk         -4096        mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
SS         clk         -4215        mypll_inst.mypll_inst_pll/PLLOUTCORE:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase                   
---------  ----------  ------------  --------------------------------------  
LEDG       clk         20694         mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
LEDR       clk         19687         mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
MISO       clk         19753         mypll_inst.mypll_inst_pll/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase                   
---------  ----------  ----------  --------------------------------------  
MOSI       clk         10026       mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
SCK        clk         5126        mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
SS         clk         4993        mypll_inst.mypll_inst_pll/PLLOUTCORE:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase                   
---------  ----------  --------------------  --------------------------------------  
LEDG       clk         20473                 mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
LEDR       clk         19347                 mypll_inst.mypll_inst_pll/PLLOUTCORE:R  
MISO       clk         19573                 mypll_inst.mypll_inst_pll/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for mypll_inst.mypll_inst_pll/PLLOUTCORE
******************************************************************
Clock: mypll_inst.mypll_inst_pll/PLLOUTCORE
Frequency: 101.76 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_1_LC_14_16_7/in3
Capture Clock    : spi.index_1_LC_14_16_7/clk
Setup Constraint : 20833p
Path slack       : 11005p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19665
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__162/I                               LocalMux                       0             14963  11005  RISE       1
I__162/O                               LocalMux                    1099             16063  11005  RISE       1
I__170/I                               InMux                          0             16063  11005  RISE       1
I__170/O                               InMux                        662             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in1     LogicCell40_SEQ_MODE_0000      0             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/lcout   LogicCell40_SEQ_MODE_0000   1179             17904  11005  RISE       2
I__235/I                               LocalMux                       0             17904  11005  RISE       1
I__235/O                               LocalMux                    1099             19003  11005  RISE       1
I__237/I                               InMux                          0             19003  11005  RISE       1
I__237/O                               InMux                        662             19665  11005  RISE       1
spi.index_1_LC_14_16_7/in3             LogicCell40_SEQ_MODE_1000      0             19665  11005  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (mypll_inst.mypll_inst_pll/PLLOUTCORE:R vs. mypll_inst.mypll_inst_pll/PLLOUTCORE:R)
*****************************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_1_LC_14_16_7/in3
Capture Clock    : spi.index_1_LC_14_16_7/clk
Setup Constraint : 20833p
Path slack       : 11005p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19665
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__162/I                               LocalMux                       0             14963  11005  RISE       1
I__162/O                               LocalMux                    1099             16063  11005  RISE       1
I__170/I                               InMux                          0             16063  11005  RISE       1
I__170/O                               InMux                        662             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in1     LogicCell40_SEQ_MODE_0000      0             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/lcout   LogicCell40_SEQ_MODE_0000   1179             17904  11005  RISE       2
I__235/I                               LocalMux                       0             17904  11005  RISE       1
I__235/O                               LocalMux                    1099             19003  11005  RISE       1
I__237/I                               InMux                          0             19003  11005  RISE       1
I__237/O                               InMux                        662             19665  11005  RISE       1
spi.index_1_LC_14_16_7/in3             LogicCell40_SEQ_MODE_1000      0             19665  11005  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: MOSI      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : MOSI
Clock Port        : clk
Clock Reference   : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Setup Time        : -5793


Data Path Delay                 590
+ Setup Time                   4183
- Capture Clock Path Delay   -10566
---------------------------- ------
Setup to Clock                -5793

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
MOSI                                     SPI_TEST_MODULE         0      0                  RISE  1       
MOSI_ibuf_iopad/PACKAGEPIN:in            IO_PAD                  0      0                  RISE  1       
MOSI_ibuf_iopad/DOUT                     IO_PAD                  590    590                RISE  1       
MOSI_ibuf_preio/PADIN(spi.MOSI_latched)  PRE_IO_PIN_TYPE_000000  0      590                RISE  1       

Capture Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__200/I                                                                      ClkMux                      0      9679               RISE  1       
I__200/O                                                                      ClkMux                      887    10566              RISE  1       
MOSI_ibuf_preio/INPUTCLK                                                      PRE_IO_PIN_TYPE_000000      0      10566              RISE  1       

6.1.2::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SCK
Clock Port        : clk
Clock Reference   : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Setup Time        : -4096


Data Path Delay                5742
+ Setup Time                    728
- Capture Clock Path Delay   -10566
---------------------------- ------
Setup to Clock                -4096

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                              SPI_TEST_MODULE            0      0                  RISE  1       
SCK_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
SCK_ibuf_iopad/DOUT              IO_PAD                     590    590                RISE  1       
SCK_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
SCK_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__224/I                         Odrv4                      0      1080               RISE  1       
I__224/O                         Odrv4                      596    1676               RISE  1       
I__225/I                         Span4Mux_v                 0      1676               RISE  1       
I__225/O                         Span4Mux_v                 596    2272               RISE  1       
I__226/I                         Span4Mux_v                 0      2272               RISE  1       
I__226/O                         Span4Mux_v                 596    2868               RISE  1       
I__227/I                         Span4Mux_v                 0      2868               RISE  1       
I__227/O                         Span4Mux_v                 596    3464               RISE  1       
I__228/I                         Span4Mux_h                 0      3464               RISE  1       
I__228/O                         Span4Mux_h                 517    3981               RISE  1       
I__229/I                         LocalMux                   0      3981               RISE  1       
I__229/O                         LocalMux                   1099   5080               RISE  1       
I__230/I                         InMux                      0      5080               RISE  1       
I__230/O                         InMux                      662    5742               RISE  1       
spi.SCLK_latched_LC_15_16_2/in3  LogicCell40_SEQ_MODE_1000  0      5742               RISE  1       

Capture Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__198/I                                                                      ClkMux                      0      9679               RISE  1       
I__198/O                                                                      ClkMux                      887    10566              RISE  1       
spi.SCLK_latched_LC_15_16_2/clk                                               LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

6.1.3::Path details for port: SS        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SS
Clock Port        : clk
Clock Reference   : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Setup Time        : -4215


Data Path Delay                5623
+ Setup Time                    728
- Capture Clock Path Delay   -10566
---------------------------- ------
Setup to Clock                -4215

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
SS                             SPI_TEST_MODULE            0      0                  RISE  1       
SS_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
SS_ibuf_iopad/DOUT             IO_PAD                     590    590                RISE  1       
SS_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
SS_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__105/I                       Odrv12                     0      1080               RISE  1       
I__105/O                       Odrv12                     1073   2153               RISE  1       
I__106/I                       Sp12to4                    0      2153               RISE  1       
I__106/O                       Sp12to4                    596    2749               RISE  1       
I__107/I                       Span4Mux_h                 0      2749               RISE  1       
I__107/O                       Span4Mux_h                 517    3265               RISE  1       
I__108/I                       Span4Mux_v                 0      3265               RISE  1       
I__108/O                       Span4Mux_v                 596    3861               RISE  1       
I__109/I                       LocalMux                   0      3861               RISE  1       
I__109/O                       LocalMux                   1099   4961               RISE  1       
I__110/I                       InMux                      0      4961               RISE  1       
I__110/O                       InMux                      662    5623               RISE  1       
spi.SS_latched_LC_14_16_4/in3  LogicCell40_SEQ_MODE_1000  0      5623               RISE  1       

Capture Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__196/I                                                                      ClkMux                      0      9679               RISE  1       
I__196/O                                                                      ClkMux                      887    10566              RISE  1       
spi.SS_latched_LC_14_16_4/clk                                                 LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: LEDG      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LEDG
Clock Port         : clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 20694


Launch Clock Path Delay       10566
+ Clock To Q Delay             1391
+ Data Path Delay              8737
---------------------------- ------
Clock To Out Delay            20694

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__193/I                                                                      ClkMux                      0      9679               RISE  1       
I__193/O                                                                      ClkMux                      887    10566              RISE  1       
LEDGZ0_LC_13_16_5/clk                                                         LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDGZ0_LC_13_16_5/lcout         LogicCell40_SEQ_MODE_1000  1391   11957              FALL  2       
I__55/I                         Odrv12                     0      11957              FALL  1       
I__55/O                         Odrv12                     1232   13188              FALL  1       
I__57/I                         Span12Mux_v                0      13188              FALL  1       
I__57/O                         Span12Mux_v                1073   14261              FALL  1       
I__58/I                         Sp12to4                    0      14261              FALL  1       
I__58/O                         Sp12to4                    848    15109              FALL  1       
I__59/I                         Span4Mux_s2_v              0      15109              FALL  1       
I__59/O                         Span4Mux_s2_v              450    15559              FALL  1       
I__60/I                         IoSpan4Mux                 0      15559              FALL  1       
I__60/O                         IoSpan4Mux                 742    16301              FALL  1       
I__61/I                         LocalMux                   0      16301              FALL  1       
I__61/O                         LocalMux                   768    17069              FALL  1       
I__62/I                         IoInMux                    0      17069              FALL  1       
I__62/O                         IoInMux                    503    17572              FALL  1       
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      17572              FALL  1       
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    18341              FALL  1       
LEDG_obuf_iopad/DIN             IO_PAD                     0      18341              FALL  1       
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   20694              FALL  1       
LEDG                            SPI_TEST_MODULE            0      20694              FALL  1       

6.2.2::Path details for port: LEDR      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LEDR
Clock Port         : clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 19687


Launch Clock Path Delay       10566
+ Clock To Q Delay             1391
+ Data Path Delay              7730
---------------------------- ------
Clock To Out Delay            19687

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__190/I                                                                      ClkMux                      0      9679               RISE  1       
I__190/O                                                                      ClkMux                      887    10566              RISE  1       
LEDRZ0_LC_13_14_7/clk                                                         LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDRZ0_LC_13_14_7/lcout         LogicCell40_SEQ_MODE_1000  1391   11957              RISE  3       
I__75/I                         Odrv4                      0      11957              RISE  1       
I__75/O                         Odrv4                      596    12553              RISE  1       
I__78/I                         Span4Mux_h                 0      12553              RISE  1       
I__78/O                         Span4Mux_h                 517    13069              RISE  1       
I__79/I                         Span4Mux_v                 0      13069              RISE  1       
I__79/O                         Span4Mux_v                 596    13665              RISE  1       
I__80/I                         Span4Mux_v                 0      13665              RISE  1       
I__80/O                         Span4Mux_v                 596    14261              RISE  1       
I__81/I                         Span4Mux_s3_v              0      14261              RISE  1       
I__81/O                         Span4Mux_s3_v              543    14804              RISE  1       
I__82/I                         LocalMux                   0      14804              RISE  1       
I__82/O                         LocalMux                   1099   15904              RISE  1       
I__83/I                         IoInMux                    0      15904              RISE  1       
I__83/O                         IoInMux                    662    16566              RISE  1       
LEDR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      16566              RISE  1       
LEDR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    17334              FALL  1       
LEDR_obuf_iopad/DIN             IO_PAD                     0      17334              FALL  1       
LEDR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   19687              FALL  1       
LEDR                            SPI_TEST_MODULE            0      19687              FALL  1       

6.2.3::Path details for port: MISO      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : MISO
Clock Port         : clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 19753


Launch Clock Path Delay       10566
+ Clock To Q Delay             1391
+ Data Path Delay              7796
---------------------------- ------
Clock To Out Delay            19753

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__197/I                                                                      ClkMux                      0      9679               RISE  1       
I__197/O                                                                      ClkMux                      887    10566              RISE  1       
spi.TxData_7_LC_15_15_1/clk                                                   LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
spi.TxData_7_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1000  1391   11957              FALL  1       
I__125/I                        Odrv12                     0      11957              FALL  1       
I__125/O                        Odrv12                     1232   13188              FALL  1       
I__126/I                        Span12Mux_s6_v             0      13188              FALL  1       
I__126/O                        Span12Mux_s6_v             583    13771              FALL  1       
I__127/I                        Sp12to4                    0      13771              FALL  1       
I__127/O                        Sp12to4                    848    14619              FALL  1       
I__128/I                        IoSpan4Mux                 0      14619              FALL  1       
I__128/O                        IoSpan4Mux                 742    15361              FALL  1       
I__129/I                        LocalMux                   0      15361              FALL  1       
I__129/O                        LocalMux                   768    16129              FALL  1       
I__130/I                        IoInMux                    0      16129              FALL  1       
I__130/O                        IoInMux                    503    16632              FALL  1       
MISO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      16632              FALL  1       
MISO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    17400              FALL  1       
MISO_obuf_iopad/DIN             IO_PAD                     0      17400              FALL  1       
MISO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   19753              FALL  1       
MISO                            SPI_TEST_MODULE            0      19753              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: MOSI      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : MOSI
Clock Port        : clk
Clock Reference   : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Hold Time         : 10026


Capture Clock Path Delay      10566
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                     10026

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
MOSI                                     SPI_TEST_MODULE         0      0                  FALL  1       
MOSI_ibuf_iopad/PACKAGEPIN:in            IO_PAD                  0      0                  FALL  1       
MOSI_ibuf_iopad/DOUT                     IO_PAD                  540    540                FALL  1       
MOSI_ibuf_preio/PADIN(spi.MOSI_latched)  PRE_IO_PIN_TYPE_000000  0      540                FALL  1       

Capture Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__200/I                                                                      ClkMux                      0      9679               RISE  1       
I__200/O                                                                      ClkMux                      887    10566              RISE  1       
MOSI_ibuf_preio/INPUTCLK                                                      PRE_IO_PIN_TYPE_000000      0      10566              RISE  1       

6.4.2::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SCK
Clock Port        : clk
Clock Reference   : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Hold Time         : 5126


Capture Clock Path Delay      10566
+ Hold  Time                      0
- Data Path Delay             -5440
---------------------------- ------
Hold Time                      5126

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
SCK                              SPI_TEST_MODULE            0      0                  FALL  1       
SCK_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
SCK_ibuf_iopad/DOUT              IO_PAD                     540    540                FALL  1       
SCK_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
SCK_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     490    1030               FALL  1       
I__224/I                         Odrv4                      0      1030               FALL  1       
I__224/O                         Odrv4                      649    1679               FALL  1       
I__225/I                         Span4Mux_v                 0      1679               FALL  1       
I__225/O                         Span4Mux_v                 649    2328               FALL  1       
I__226/I                         Span4Mux_v                 0      2328               FALL  1       
I__226/O                         Span4Mux_v                 649    2977               FALL  1       
I__227/I                         Span4Mux_v                 0      2977               FALL  1       
I__227/O                         Span4Mux_v                 649    3626               FALL  1       
I__228/I                         Span4Mux_h                 0      3626               FALL  1       
I__228/O                         Span4Mux_h                 543    4169               FALL  1       
I__229/I                         LocalMux                   0      4169               FALL  1       
I__229/O                         LocalMux                   768    4937               FALL  1       
I__230/I                         InMux                      0      4937               FALL  1       
I__230/O                         InMux                      503    5440               FALL  1       
spi.SCLK_latched_LC_15_16_2/in3  LogicCell40_SEQ_MODE_1000  0      5440               FALL  1       

Capture Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__198/I                                                                      ClkMux                      0      9679               RISE  1       
I__198/O                                                                      ClkMux                      887    10566              RISE  1       
spi.SCLK_latched_LC_15_16_2/clk                                               LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

6.4.3::Path details for port: SS        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SS
Clock Port        : clk
Clock Reference   : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Hold Time         : 4993


Capture Clock Path Delay      10566
+ Hold  Time                      0
- Data Path Delay             -5573
---------------------------- ------
Hold Time                      4993

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
SS                             SPI_TEST_MODULE            0      0                  FALL  1       
SS_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
SS_ibuf_iopad/DOUT             IO_PAD                     540    540                FALL  1       
SS_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
SS_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     490    1030               FALL  1       
I__105/I                       Odrv12                     0      1030               FALL  1       
I__105/O                       Odrv12                     1232   2262               FALL  1       
I__106/I                       Sp12to4                    0      2262               FALL  1       
I__106/O                       Sp12to4                    848    3109               FALL  1       
I__107/I                       Span4Mux_h                 0      3109               FALL  1       
I__107/O                       Span4Mux_h                 543    3652               FALL  1       
I__108/I                       Span4Mux_v                 0      3652               FALL  1       
I__108/O                       Span4Mux_v                 649    4301               FALL  1       
I__109/I                       LocalMux                   0      4301               FALL  1       
I__109/O                       LocalMux                   768    5070               FALL  1       
I__110/I                       InMux                      0      5070               FALL  1       
I__110/O                       InMux                      503    5573               FALL  1       
spi.SS_latched_LC_14_16_4/in3  LogicCell40_SEQ_MODE_1000  0      5573               FALL  1       

Capture Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__196/I                                                                      ClkMux                      0      9679               RISE  1       
I__196/O                                                                      ClkMux                      887    10566              RISE  1       
spi.SS_latched_LC_14_16_4/clk                                                 LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LEDG      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LEDG
Clock Port         : clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 20473


Launch Clock Path Delay       10566
+ Clock To Q Delay             1391
+ Data Path Delay              8516
---------------------------- ------
Clock To Out Delay            20473

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__193/I                                                                      ClkMux                      0      9679               RISE  1       
I__193/O                                                                      ClkMux                      887    10566              RISE  1       
LEDGZ0_LC_13_16_5/clk                                                         LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDGZ0_LC_13_16_5/lcout         LogicCell40_SEQ_MODE_1000  1391   11957              RISE  2       
I__55/I                         Odrv12                     0      11957              RISE  1       
I__55/O                         Odrv12                     1073   13030              RISE  1       
I__57/I                         Span12Mux_v                0      13030              RISE  1       
I__57/O                         Span12Mux_v                980    14010              RISE  1       
I__58/I                         Sp12to4                    0      14010              RISE  1       
I__58/O                         Sp12to4                    596    14606              RISE  1       
I__59/I                         Span4Mux_s2_v              0      14606              RISE  1       
I__59/O                         Span4Mux_s2_v              437    15043              RISE  1       
I__60/I                         IoSpan4Mux                 0      15043              RISE  1       
I__60/O                         IoSpan4Mux                 622    15665              RISE  1       
I__61/I                         LocalMux                   0      15665              RISE  1       
I__61/O                         LocalMux                   1099   16764              RISE  1       
I__62/I                         IoInMux                    0      16764              RISE  1       
I__62/O                         IoInMux                    662    17427              RISE  1       
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      17427              RISE  1       
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    18182              RISE  1       
LEDG_obuf_iopad/DIN             IO_PAD                     0      18182              RISE  1       
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   20473              RISE  1       
LEDG                            SPI_TEST_MODULE            0      20473              RISE  1       

6.5.2::Path details for port: LEDR      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LEDR
Clock Port         : clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 19347


Launch Clock Path Delay       10566
+ Clock To Q Delay             1391
+ Data Path Delay              7390
---------------------------- ------
Clock To Out Delay            19347

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__190/I                                                                      ClkMux                      0      9679               RISE  1       
I__190/O                                                                      ClkMux                      887    10566              RISE  1       
LEDRZ0_LC_13_14_7/clk                                                         LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDRZ0_LC_13_14_7/lcout         LogicCell40_SEQ_MODE_1000  1391   11957              FALL  3       
I__75/I                         Odrv4                      0      11957              FALL  1       
I__75/O                         Odrv4                      649    12606              FALL  1       
I__78/I                         Span4Mux_h                 0      12606              FALL  1       
I__78/O                         Span4Mux_h                 543    13149              FALL  1       
I__79/I                         Span4Mux_v                 0      13149              FALL  1       
I__79/O                         Span4Mux_v                 649    13798              FALL  1       
I__80/I                         Span4Mux_v                 0      13798              FALL  1       
I__80/O                         Span4Mux_v                 649    14447              FALL  1       
I__81/I                         Span4Mux_s3_v              0      14447              FALL  1       
I__81/O                         Span4Mux_s3_v              583    15029              FALL  1       
I__82/I                         LocalMux                   0      15029              FALL  1       
I__82/O                         LocalMux                   768    15798              FALL  1       
I__83/I                         IoInMux                    0      15798              FALL  1       
I__83/O                         IoInMux                    503    16301              FALL  1       
LEDR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      16301              FALL  1       
LEDR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    17056              RISE  1       
LEDR_obuf_iopad/DIN             IO_PAD                     0      17056              RISE  1       
LEDR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   19347              RISE  1       
LEDR                            SPI_TEST_MODULE            0      19347              RISE  1       

6.5.3::Path details for port: MISO      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : MISO
Clock Port         : clk
Clock Reference    : mypll_inst.mypll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 19573


Launch Clock Path Delay       10566
+ Clock To Q Delay             1391
+ Data Path Delay              7616
---------------------------- ------
Clock To Out Delay            19573

Launch Clock Path
pin name                                                                      model name                  delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
clk                                                                           SPI_TEST_MODULE             0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
mypll_inst.mypll_inst_iopad/DOUT                                              IO_PAD                      590    590                RISE  1       
mypll_inst.mypll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      590                RISE  1       
mypll_inst.mypll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  2718   3308                             
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      3308               RISE  1       
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__69/I                                                                       Odrv12                      0      3308               RISE  1       
I__69/O                                                                       Odrv12                      1073   4381               RISE  1       
I__70/I                                                                       Span12Mux_v                 0      4381               RISE  1       
I__70/O                                                                       Span12Mux_v                 980    5361               RISE  1       
I__71/I                                                                       Span12Mux_s8_v              0      5361               RISE  1       
I__71/O                                                                       Span12Mux_s8_v              715    6076               RISE  1       
I__72/I                                                                       LocalMux                    0      6076               RISE  1       
I__72/O                                                                       LocalMux                    1099   7175               RISE  1       
I__73/I                                                                       IoInMux                     0      7175               RISE  1       
I__73/O                                                                       IoInMux                     662    7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER          ICE_GB                      0      7838               RISE  1       
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT                ICE_GB                      1589   9427               RISE  34      
I__188/I                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__188/O                                                                      gio2CtrlBuf                 0      9427               RISE  1       
I__189/I                                                                      GlobalMux                   0      9427               RISE  1       
I__189/O                                                                      GlobalMux                   252    9679               RISE  1       
I__197/I                                                                      ClkMux                      0      9679               RISE  1       
I__197/O                                                                      ClkMux                      887    10566              RISE  1       
spi.TxData_7_LC_15_15_1/clk                                                   LogicCell40_SEQ_MODE_1000   0      10566              RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
spi.TxData_7_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1000  1391   11957              RISE  1       
I__125/I                        Odrv12                     0      11957              RISE  1       
I__125/O                        Odrv12                     1073   13030              RISE  1       
I__126/I                        Span12Mux_s6_v             0      13030              RISE  1       
I__126/O                        Span12Mux_s6_v             517    13546              RISE  1       
I__127/I                        Sp12to4                    0      13546              RISE  1       
I__127/O                        Sp12to4                    596    14142              RISE  1       
I__128/I                        IoSpan4Mux                 0      14142              RISE  1       
I__128/O                        IoSpan4Mux                 622    14765              RISE  1       
I__129/I                        LocalMux                   0      14765              RISE  1       
I__129/O                        LocalMux                   1099   15864              RISE  1       
I__130/I                        IoInMux                    0      15864              RISE  1       
I__130/O                        IoInMux                    662    16526              RISE  1       
MISO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      16526              RISE  1       
MISO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    17281              RISE  1       
MISO_obuf_iopad/DIN             IO_PAD                     0      17281              RISE  1       
MISO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   19573              RISE  1       
MISO                            SPI_TEST_MODULE            0      19573              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_1_LC_14_16_7/in3
Capture Clock    : spi.index_1_LC_14_16_7/clk
Setup Constraint : 20833p
Path slack       : 11005p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19665
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__162/I                               LocalMux                       0             14963  11005  RISE       1
I__162/O                               LocalMux                    1099             16063  11005  RISE       1
I__170/I                               InMux                          0             16063  11005  RISE       1
I__170/O                               InMux                        662             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in1     LogicCell40_SEQ_MODE_0000      0             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/lcout   LogicCell40_SEQ_MODE_0000   1179             17904  11005  RISE       2
I__235/I                               LocalMux                       0             17904  11005  RISE       1
I__235/O                               LocalMux                    1099             19003  11005  RISE       1
I__237/I                               InMux                          0             19003  11005  RISE       1
I__237/O                               InMux                        662             19665  11005  RISE       1
spi.index_1_LC_14_16_7/in3             LogicCell40_SEQ_MODE_1000      0             19665  11005  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_2_LC_15_16_1/in3
Capture Clock    : spi.index_2_LC_15_16_1/clk
Setup Constraint : 20833p
Path slack       : 11005p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7708
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19665
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__162/I                               LocalMux                       0             14963  11005  RISE       1
I__162/O                               LocalMux                    1099             16063  11005  RISE       1
I__170/I                               InMux                          0             16063  11005  RISE       1
I__170/O                               InMux                        662             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in1     LogicCell40_SEQ_MODE_0000      0             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/lcout   LogicCell40_SEQ_MODE_0000   1179             17904  11005  RISE       2
I__236/I                               LocalMux                       0             17904  11005  RISE       1
I__236/O                               LocalMux                    1099             19003  11005  RISE       1
I__238/I                               InMux                          0             19003  11005  RISE       1
I__238/O                               InMux                        662             19665  11005  RISE       1
spi.index_2_LC_15_16_1/in3             LogicCell40_SEQ_MODE_1000      0             19665  11005  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_0_LC_14_16_3/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in1
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Setup Constraint : 20833p
Path slack       : 12780p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5602
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17559
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_0_LC_14_16_3/lcout            LogicCell40_SEQ_MODE_1000   1391             11957  12330  RISE       4
I__240/I                                LocalMux                       0             11957  12330  RISE       1
I__240/O                                LocalMux                    1099             13056  12330  RISE       1
I__243/I                                InMux                          0             13056  12330  RISE       1
I__243/O                                InMux                        662             13718  12330  RISE       1
spi.index_RNI57R91_2_LC_14_16_0/in0     LogicCell40_SEQ_MODE_0000      0             13718  12330  RISE       1
spi.index_RNI57R91_2_LC_14_16_0/ltout   LogicCell40_SEQ_MODE_0000    901             14619  12330  FALL       1
I__115/I                                CascadeMux                     0             14619  12330  FALL       1
I__115/O                                CascadeMux                     0             14619  12330  FALL       1
spi.SCLK_old_RNI5H8V1_LC_14_16_1/in2    LogicCell40_SEQ_MODE_0000      0             14619  12330  FALL       1
spi.SCLK_old_RNI5H8V1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  12780  RISE       1
I__113/I                                LocalMux                       0             15798  12780  RISE       1
I__113/O                                LocalMux                    1099             16897  12780  RISE       1
I__114/I                                InMux                          0             16897  12780  RISE       1
I__114/O                                InMux                        662             17559  12780  RISE       1
spi.SPI_DONE_LC_14_15_2/in1             LogicCell40_SEQ_MODE_1000      0             17559  12780  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_2_LC_15_16_1/in2
Capture Clock    : spi.index_2_LC_15_16_1/clk
Setup Constraint : 20833p
Path slack       : 12846p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30418

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5615
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17572
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__161/I                               LocalMux                       0             14963  12846  RISE       1
I__161/O                               LocalMux                    1099             16063  12846  RISE       1
I__169/I                               InMux                          0             16063  12846  RISE       1
I__169/O                               InMux                        662             16725  12846  RISE       1
spi.index_RNO_0_2_LC_15_16_0/in0       LogicCell40_SEQ_MODE_0000      0             16725  12846  RISE       1
spi.index_RNO_0_2_LC_15_16_0/ltout     LogicCell40_SEQ_MODE_0000    848             17572  12846  RISE       1
I__239/I                               CascadeMux                     0             17572  12846  RISE       1
I__239/O                               CascadeMux                     0             17572  12846  RISE       1
spi.index_2_LC_15_16_1/in2             LogicCell40_SEQ_MODE_1000      0             17572  12846  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_0_LC_14_16_3/in2
Capture Clock    : spi.index_0_LC_14_16_3/clk
Setup Constraint : 20833p
Path slack       : 12926p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -861
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30538

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5655
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17612
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__162/I                               LocalMux                       0             14963  11005  RISE       1
I__162/O                               LocalMux                    1099             16063  11005  RISE       1
I__170/I                               InMux                          0             16063  11005  RISE       1
I__170/O                               InMux                        662             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in1     LogicCell40_SEQ_MODE_0000      0             16725  11005  RISE       1
spi.SS_old_RNIBOQN3_LC_14_16_2/ltout   LogicCell40_SEQ_MODE_0000    887             17612  12926  FALL       1
I__111/I                               CascadeMux                     0             17612  12926  FALL       1
I__111/O                               CascadeMux                     0             17612  12926  FALL       1
spi.index_0_LC_14_16_3/in2             LogicCell40_SEQ_MODE_1000      0             17612  12926  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_0_LC_13_15_5/ce
Capture Clock    : spi.TxData_0_LC_13_15_5/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__256/I                                LocalMux                       0             16394  13204  RISE       1
I__256/O                                LocalMux                    1099             17493  13204  RISE       1
I__258/I                                CEMux                          0             17493  13204  RISE       1
I__258/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_0_LC_13_15_5/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_1_LC_13_15_0/ce
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__256/I                                LocalMux                       0             16394  13204  RISE       1
I__256/O                                LocalMux                    1099             17493  13204  RISE       1
I__258/I                                CEMux                          0             17493  13204  RISE       1
I__258/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_1_LC_13_15_0/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_2_LC_15_15_7/ce
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__257/I                                LocalMux                       0             16394  13204  RISE       1
I__257/O                                LocalMux                    1099             17493  13204  RISE       1
I__259/I                                CEMux                          0             17493  13204  RISE       1
I__259/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_2_LC_15_15_7/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_6_LC_15_15_6/ce
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__257/I                                LocalMux                       0             16394  13204  RISE       1
I__257/O                                LocalMux                    1099             17493  13204  RISE       1
I__259/I                                CEMux                          0             17493  13204  RISE       1
I__259/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_6_LC_15_15_6/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_3_LC_15_15_5/ce
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__257/I                                LocalMux                       0             16394  13204  RISE       1
I__257/O                                LocalMux                    1099             17493  13204  RISE       1
I__259/I                                CEMux                          0             17493  13204  RISE       1
I__259/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_3_LC_15_15_5/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_4_LC_15_15_4/ce
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__257/I                                LocalMux                       0             16394  13204  RISE       1
I__257/O                                LocalMux                    1099             17493  13204  RISE       1
I__259/I                                CEMux                          0             17493  13204  RISE       1
I__259/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_4_LC_15_15_4/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_7_LC_15_15_1/ce
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__257/I                                LocalMux                       0             16394  13204  RISE       1
I__257/O                                LocalMux                    1099             17493  13204  RISE       1
I__259/I                                CEMux                          0             17493  13204  RISE       1
I__259/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_7_LC_15_15_1/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_5_LC_15_15_0/ce
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Setup Constraint : 20833p
Path slack       : 13204p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       6238
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          18195
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                 LocalMux                       0             11957  11005  RISE       1
I__90/O                                 LocalMux                    1099             13056  11005  RISE       1
I__92/I                                 InMux                          0             13056  11005  RISE       1
I__92/O                                 InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0     LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/ltout   LogicCell40_SEQ_MODE_0000    901             14619  13204  FALL       1
I__84/I                                 CascadeMux                     0             14619  13204  FALL       1
I__84/O                                 CascadeMux                     0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in2    LogicCell40_SEQ_MODE_0000      0             14619  13204  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000   1179             15798  13204  RISE       8
I__255/I                                Odrv4                          0             15798  13204  RISE       1
I__255/O                                Odrv4                        596             16394  13204  RISE       1
I__257/I                                LocalMux                       0             16394  13204  RISE       1
I__257/O                                LocalMux                    1099             17493  13204  RISE       1
I__259/I                                CEMux                          0             17493  13204  RISE       1
I__259/O                                CEMux                        702             18195  13204  RISE       1
spi.TxData_5_LC_15_15_0/ce              LogicCell40_SEQ_MODE_1000      0             18195  13204  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_0_LC_13_15_5/in0
Capture Clock    : spi.TxData_0_LC_13_15_5/clk
Setup Constraint : 20833p
Path slack       : 13442p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__163/I                               LocalMux                       0             14963  13442  RISE       1
I__163/O                               LocalMux                    1099             16063  13442  RISE       1
I__172/I                               InMux                          0             16063  13442  RISE       1
I__172/O                               InMux                        662             16725  13442  RISE       1
spi.TxData_0_LC_13_15_5/in0            LogicCell40_SEQ_MODE_1000      0             16725  13442  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_4_LC_15_15_4/in0
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Setup Constraint : 20833p
Path slack       : 13442p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__164/I                               LocalMux                       0             14963  13442  RISE       1
I__164/O                               LocalMux                    1099             16063  13442  RISE       1
I__175/I                               InMux                          0             16063  13442  RISE       1
I__175/O                               InMux                        662             16725  13442  RISE       1
spi.TxData_4_LC_15_15_4/in0            LogicCell40_SEQ_MODE_1000      0             16725  13442  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_5_LC_15_15_0/in0
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Setup Constraint : 20833p
Path slack       : 13442p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__164/I                               LocalMux                       0             14963  13442  RISE       1
I__164/O                               LocalMux                    1099             16063  13442  RISE       1
I__176/I                               InMux                          0             16063  13442  RISE       1
I__176/O                               InMux                        662             16725  13442  RISE       1
spi.TxData_5_LC_15_15_0/in0            LogicCell40_SEQ_MODE_1000      0             16725  13442  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_6_LC_15_15_6/in0
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Setup Constraint : 20833p
Path slack       : 13442p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__164/I                               LocalMux                       0             14963  13442  RISE       1
I__164/O                               LocalMux                    1099             16063  13442  RISE       1
I__177/I                               InMux                          0             16063  13442  RISE       1
I__177/O                               InMux                        662             16725  13442  RISE       1
spi.TxData_6_LC_15_15_6/in0            LogicCell40_SEQ_MODE_1000      0             16725  13442  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_2_LC_15_16_1/in0
Capture Clock    : spi.index_2_LC_15_16_1/clk
Setup Constraint : 20833p
Path slack       : 13442p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__166/I                               LocalMux                       0             14963  13442  RISE       1
I__166/O                               LocalMux                    1099             16063  13442  RISE       1
I__181/I                               InMux                          0             16063  13442  RISE       1
I__181/O                               InMux                        662             16725  13442  RISE       1
spi.index_2_LC_15_16_1/in0             LogicCell40_SEQ_MODE_1000      0             16725  13442  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_6_LC_14_14_7/ce
Capture Clock    : spi.RxdData_6_LC_14_14_7/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__167/I                               Odrv4                          0             14963  13522  RISE       1
I__167/O                               Odrv4                        596             15559  13522  RISE       1
I__182/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__182/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__184/I                               LocalMux                       0             16076  13522  RISE       1
I__184/O                               LocalMux                    1099             17175  13522  RISE       1
I__186/I                               CEMux                          0             17175  13522  RISE       1
I__186/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_6_LC_14_14_7/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_7_LC_14_14_6/ce
Capture Clock    : spi.RxdData_7_LC_14_14_6/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__167/I                               Odrv4                          0             14963  13522  RISE       1
I__167/O                               Odrv4                        596             15559  13522  RISE       1
I__182/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__182/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__184/I                               LocalMux                       0             16076  13522  RISE       1
I__184/O                               LocalMux                    1099             17175  13522  RISE       1
I__186/I                               CEMux                          0             17175  13522  RISE       1
I__186/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_7_LC_14_14_6/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_7_LC_14_14_6/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_3_LC_14_14_5/ce
Capture Clock    : spi.RxdData_3_LC_14_14_5/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__167/I                               Odrv4                          0             14963  13522  RISE       1
I__167/O                               Odrv4                        596             15559  13522  RISE       1
I__182/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__182/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__184/I                               LocalMux                       0             16076  13522  RISE       1
I__184/O                               LocalMux                    1099             17175  13522  RISE       1
I__186/I                               CEMux                          0             17175  13522  RISE       1
I__186/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_3_LC_14_14_5/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_2_LC_14_14_4/ce
Capture Clock    : spi.RxdData_2_LC_14_14_4/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__167/I                               Odrv4                          0             14963  13522  RISE       1
I__167/O                               Odrv4                        596             15559  13522  RISE       1
I__182/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__182/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__184/I                               LocalMux                       0             16076  13522  RISE       1
I__184/O                               LocalMux                    1099             17175  13522  RISE       1
I__186/I                               CEMux                          0             17175  13522  RISE       1
I__186/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_2_LC_14_14_4/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_5_LC_14_14_3/ce
Capture Clock    : spi.RxdData_5_LC_14_14_3/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__167/I                               Odrv4                          0             14963  13522  RISE       1
I__167/O                               Odrv4                        596             15559  13522  RISE       1
I__182/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__182/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__184/I                               LocalMux                       0             16076  13522  RISE       1
I__184/O                               LocalMux                    1099             17175  13522  RISE       1
I__186/I                               CEMux                          0             17175  13522  RISE       1
I__186/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_5_LC_14_14_3/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_4_LC_14_14_1/ce
Capture Clock    : spi.RxdData_4_LC_14_14_1/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__167/I                               Odrv4                          0             14963  13522  RISE       1
I__167/O                               Odrv4                        596             15559  13522  RISE       1
I__182/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__182/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__184/I                               LocalMux                       0             16076  13522  RISE       1
I__184/O                               LocalMux                    1099             17175  13522  RISE       1
I__186/I                               CEMux                          0             17175  13522  RISE       1
I__186/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_4_LC_14_14_1/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_0_LC_15_17_7/ce
Capture Clock    : spi.RxdData_0_LC_15_17_7/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__168/I                               Odrv4                          0             14963  13522  RISE       1
I__168/O                               Odrv4                        596             15559  13522  RISE       1
I__183/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__183/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__185/I                               LocalMux                       0             16076  13522  RISE       1
I__185/O                               LocalMux                    1099             17175  13522  RISE       1
I__187/I                               CEMux                          0             17175  13522  RISE       1
I__187/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_0_LC_15_17_7/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.RxdData_1_LC_15_17_2/ce
Capture Clock    : spi.RxdData_1_LC_15_17_2/clk
Setup Constraint : 20833p
Path slack       : 13522p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       5920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          17877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__168/I                               Odrv4                          0             14963  13522  RISE       1
I__168/O                               Odrv4                        596             15559  13522  RISE       1
I__183/I                               Span4Mux_h                     0             15559  13522  RISE       1
I__183/O                               Span4Mux_h                   517             16076  13522  RISE       1
I__185/I                               LocalMux                       0             16076  13522  RISE       1
I__185/O                               LocalMux                    1099             17175  13522  RISE       1
I__187/I                               CEMux                          0             17175  13522  RISE       1
I__187/O                               CEMux                        702             17877  13522  RISE       1
spi.RxdData_1_LC_15_17_2/ce            LogicCell40_SEQ_MODE_1000      0             17877  13522  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_1_LC_14_16_7/in1
Capture Clock    : spi.index_1_LC_14_16_7/clk
Setup Constraint : 20833p
Path slack       : 13614p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__165/I                               LocalMux                       0             14963  13614  RISE       1
I__165/O                               LocalMux                    1099             16063  13614  RISE       1
I__180/I                               InMux                          0             16063  13614  RISE       1
I__180/O                               InMux                        662             16725  13614  RISE       1
spi.index_1_LC_14_16_7/in1             LogicCell40_SEQ_MODE_1000      0             16725  13614  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_1_LC_13_15_0/in3
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Setup Constraint : 20833p
Path slack       : 13945p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__163/I                               LocalMux                       0             14963  13442  RISE       1
I__163/O                               LocalMux                    1099             16063  13442  RISE       1
I__171/I                               InMux                          0             16063  13945  RISE       1
I__171/O                               InMux                        662             16725  13945  RISE       1
spi.TxData_1_LC_13_15_0/in3            LogicCell40_SEQ_MODE_1000      0             16725  13945  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_2_LC_15_15_7/in3
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Setup Constraint : 20833p
Path slack       : 13945p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__164/I                               LocalMux                       0             14963  13442  RISE       1
I__164/O                               LocalMux                    1099             16063  13442  RISE       1
I__173/I                               InMux                          0             16063  13945  RISE       1
I__173/O                               InMux                        662             16725  13945  RISE       1
spi.TxData_2_LC_15_15_7/in3            LogicCell40_SEQ_MODE_1000      0             16725  13945  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_3_LC_15_15_5/in3
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Setup Constraint : 20833p
Path slack       : 13945p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__164/I                               LocalMux                       0             14963  13442  RISE       1
I__164/O                               LocalMux                    1099             16063  13442  RISE       1
I__174/I                               InMux                          0             16063  13945  RISE       1
I__174/O                               InMux                        662             16725  13945  RISE       1
spi.TxData_3_LC_15_15_5/in3            LogicCell40_SEQ_MODE_1000      0             16725  13945  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.TxData_7_LC_15_15_1/in3
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Setup Constraint : 20833p
Path slack       : 13945p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__164/I                               LocalMux                       0             14963  13442  RISE       1
I__164/O                               LocalMux                    1099             16063  13442  RISE       1
I__178/I                               InMux                          0             16063  13945  RISE       1
I__178/O                               InMux                        662             16725  13945  RISE       1
spi.TxData_7_LC_15_15_1/in3            LogicCell40_SEQ_MODE_1000      0             16725  13945  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.index_0_LC_14_16_3/in3
Capture Clock    : spi.index_0_LC_14_16_3/clk
Setup Constraint : 20833p
Path slack       : 13945p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4768
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16725
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout          LogicCell40_SEQ_MODE_1000   1391             11957  11005  RISE       2
I__90/I                                LocalMux                       0             11957  11005  RISE       1
I__90/O                                LocalMux                    1099             13056  11005  RISE       1
I__92/I                                InMux                          0             13056  11005  RISE       1
I__92/O                                InMux                        662             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in0    LogicCell40_SEQ_MODE_0000      0             13718  11005  RISE       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000   1245             14963  11005  RISE      21
I__165/I                               LocalMux                       0             14963  13614  RISE       1
I__165/O                               LocalMux                    1099             16063  13614  RISE       1
I__179/I                               InMux                          0             16063  13945  RISE       1
I__179/O                               InMux                        662             16725  13945  RISE       1
spi.index_0_LC_14_16_3/in3             LogicCell40_SEQ_MODE_1000      0             16725  13945  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI_ibuf_preio/DIN0(spi.MOSI_latched)
Path End         : spi.RxdData_0_LC_15_17_7/in3
Capture Clock    : spi.RxdData_0_LC_15_17_7/clk
Setup Constraint : 20833p
Path slack       : 15152p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1005
+ Data Path Delay                                                       3947
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15518
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__200/I                                                                  ClkMux                          0              9679  RISE       1
I__200/O                                                                  ClkMux                        887             10566  RISE       1
MOSI_ibuf_preio/INPUTCLK                                                  PRE_IO_PIN_TYPE_000000          0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI_ibuf_preio/DIN0(spi.MOSI_latched)  PRE_IO_PIN_TYPE_000000      1005             11571  15152  RISE       1
I__207/I                                Odrv12                         0             11571  15152  RISE       1
I__207/O                                Odrv12                      1073             12644  15152  RISE       1
I__208/I                                Sp12to4                        0             12644  15152  RISE       1
I__208/O                                Sp12to4                      596             13240  15152  RISE       1
I__209/I                                Span4Mux_h                     0             13240  15152  RISE       1
I__209/O                                Span4Mux_h                   517             13757  15152  RISE       1
I__210/I                                LocalMux                       0             13757  15152  RISE       1
I__210/O                                LocalMux                    1099             14856  15152  RISE       1
I__211/I                                InMux                          0             14856  15152  RISE       1
I__211/O                                InMux                        662             15518  15152  RISE       1
spi.RxdData_0_LC_15_17_7/in3            LogicCell40_SEQ_MODE_1000      0             15518  15152  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_1_LC_15_17_2/lcout
Path End         : spi.RxdData_2_LC_14_14_4/in3
Capture Clock    : spi.RxdData_2_LC_14_14_4/clk
Setup Constraint : 20833p
Path slack       : 15760p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2953
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14910
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_1_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  15760  RISE       2
I__212/I                        Odrv4                          0             11957  15760  RISE       1
I__212/O                        Odrv4                        596             12553  15760  RISE       1
I__214/I                        Span4Mux_v                     0             12553  15760  RISE       1
I__214/O                        Span4Mux_v                   596             13149  15760  RISE       1
I__216/I                        LocalMux                       0             13149  15760  RISE       1
I__216/O                        LocalMux                    1099             14248  15760  RISE       1
I__218/I                        InMux                          0             14248  15760  RISE       1
I__218/O                        InMux                        662             14910  15760  RISE       1
spi.RxdData_2_LC_14_14_4/in3    LogicCell40_SEQ_MODE_1000      0             14910  15760  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_1_LC_15_17_2/lcout
Path End         : tx_1_LC_13_16_6/in3
Capture Clock    : tx_1_LC_13_16_6/clk
Setup Constraint : 20833p
Path slack       : 15839p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2874
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14831
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_1_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  15760  RISE       2
I__212/I                        Odrv4                          0             11957  15760  RISE       1
I__212/O                        Odrv4                        596             12553  15760  RISE       1
I__213/I                        Span4Mux_h                     0             12553  15839  RISE       1
I__213/O                        Span4Mux_h                   517             13069  15839  RISE       1
I__215/I                        LocalMux                       0             13069  15839  RISE       1
I__215/O                        LocalMux                    1099             14169  15839  RISE       1
I__217/I                        InMux                          0             14169  15839  RISE       1
I__217/O                        InMux                        662             14831  15839  RISE       1
tx_1_LC_13_16_6/in3             LogicCell40_SEQ_MODE_1000      0             14831  15839  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
tx_1_LC_13_16_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_0_LC_15_17_7/lcout
Path End         : LEDGZ0_LC_13_16_5/in3
Capture Clock    : LEDGZ0_LC_13_16_5/clk
Setup Constraint : 20833p
Path slack       : 15839p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2874
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14831
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  15839  RISE       2
I__202/I                        Odrv4                          0             11957  15839  RISE       1
I__202/O                        Odrv4                        596             12553  15839  RISE       1
I__204/I                        Span4Mux_h                     0             12553  15839  RISE       1
I__204/O                        Span4Mux_h                   517             13069  15839  RISE       1
I__205/I                        LocalMux                       0             13069  15839  RISE       1
I__205/O                        LocalMux                    1099             14169  15839  RISE       1
I__206/I                        InMux                          0             14169  15839  RISE       1
I__206/O                        InMux                        662             14831  15839  RISE       1
LEDGZ0_LC_13_16_5/in3           LogicCell40_SEQ_MODE_1000      0             14831  15839  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in2
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Setup Constraint : 20833p
Path slack       : 15852p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30418

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2609
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14566
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout      LogicCell40_SEQ_MODE_1000   1391             11957  11389  RISE       5
I__98/I                              LocalMux                       0             11957  11389  RISE       1
I__98/O                              LocalMux                    1099             13056  11389  RISE       1
I__101/I                             InMux                          0             13056  15853  RISE       1
I__101/O                             InMux                        662             13718  15853  RISE       1
spi.SPI_DONE_RNO_0_LC_14_15_1/in0    LogicCell40_SEQ_MODE_0000      0             13718  15853  RISE       1
spi.SPI_DONE_RNO_0_LC_14_15_1/ltout  LogicCell40_SEQ_MODE_0000    848             14566  15853  RISE       1
I__85/I                              CascadeMux                     0             14566  15853  RISE       1
I__85/O                              CascadeMux                     0             14566  15853  RISE       1
spi.SPI_DONE_LC_14_15_2/in2          LogicCell40_SEQ_MODE_1000      0             14566  15853  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_1_LC_13_15_0/lcout
Path End         : spi.TxData_2_LC_15_15_7/in1
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Setup Constraint : 20833p
Path slack       : 16025p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2357
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14314
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_1_LC_13_15_0/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16025  RISE       1
I__262/I                       Odrv4                          0             11957  16025  RISE       1
I__262/O                       Odrv4                        596             12553  16025  RISE       1
I__263/I                       LocalMux                       0             12553  16025  RISE       1
I__263/O                       LocalMux                    1099             13652  16025  RISE       1
I__264/I                       InMux                          0             13652  16025  RISE       1
I__264/O                       InMux                        662             14314  16025  RISE       1
spi.TxData_2_LC_15_15_7/in1    LogicCell40_SEQ_MODE_1000      0             14314  16025  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_7_LC_15_14_7/lcout
Path End         : spi.TxData_7_LC_15_15_1/in0
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_7_LC_15_14_7/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_7_LC_15_14_7/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16449  RISE       1
I__131/I                     LocalMux                       0             11957  16449  RISE       1
I__131/O                     LocalMux                    1099             13056  16449  RISE       1
I__132/I                     InMux                          0             13056  16449  RISE       1
I__132/O                     InMux                        662             13718  16449  RISE       1
spi.TxData_7_LC_15_15_1/in0  LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_2_LC_15_14_6/lcout
Path End         : spi.TxData_2_LC_15_15_7/in0
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_2_LC_15_14_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_2_LC_15_14_6/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16449  RISE       1
I__265/I                     LocalMux                       0             11957  16449  RISE       1
I__265/O                     LocalMux                    1099             13056  16449  RISE       1
I__266/I                     InMux                          0             13056  16449  RISE       1
I__266/O                     InMux                        662             13718  16449  RISE       1
spi.TxData_2_LC_15_15_7/in0  LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_3_LC_15_14_3/lcout
Path End         : spi.TxData_3_LC_15_15_5/in0
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_3_LC_15_14_3/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_3_LC_15_14_3/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16449  RISE       1
I__118/I                     LocalMux                       0             11957  16449  RISE       1
I__118/O                     LocalMux                    1099             13056  16449  RISE       1
I__119/I                     InMux                          0             13056  16449  RISE       1
I__119/O                     InMux                        662             13718  16449  RISE       1
spi.TxData_3_LC_15_15_5/in0  LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_1_LC_13_16_6/lcout
Path End         : spi.TxData_1_LC_13_15_0/in0
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
tx_1_LC_13_16_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_1_LC_13_16_6/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16449  RISE       1
I__52/I                      LocalMux                       0             11957  16449  RISE       1
I__52/O                      LocalMux                    1099             13056  16449  RISE       1
I__53/I                      InMux                          0             13056  16449  RISE       1
I__53/O                      InMux                        662             13718  16449  RISE       1
spi.TxData_1_LC_13_15_0/in0  LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in0
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout      LogicCell40_SEQ_MODE_1000   1391             11957  14422  RISE       3
I__74/I                      LocalMux                       0             11957  14422  RISE       1
I__74/O                      LocalMux                    1099             13056  14422  RISE       1
I__77/I                      InMux                          0             13056  16449  RISE       1
I__77/O                      InMux                        662             13718  16449  RISE       1
spi.SPI_DONE_LC_14_15_2/in0  LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.SS_old_LC_14_16_5/in0
Capture Clock    : spi.SS_old_LC_14_16_5/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  11389  RISE       5
I__99/I                          LocalMux                       0             11957  12343  RISE       1
I__99/O                          LocalMux                    1099             13056  12343  RISE       1
I__104/I                         InMux                          0             13056  16449  RISE       1
I__104/O                         InMux                        662             13718  16449  RISE       1
spi.SS_old_LC_14_16_5/in0        LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_old_LC_14_16_5/clk                                                 LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_0_LC_14_16_3/lcout
Path End         : spi.index_1_LC_14_16_7/in0
Capture Clock    : spi.index_1_LC_14_16_7/clk
Setup Constraint : 20833p
Path slack       : 16449p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1232
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30167

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_0_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  12330  RISE       4
I__242/I                      LocalMux                       0             11957  16449  RISE       1
I__242/O                      LocalMux                    1099             13056  16449  RISE       1
I__246/I                      InMux                          0             13056  16449  RISE       1
I__246/O                      InMux                        662             13718  16449  RISE       1
spi.index_1_LC_14_16_7/in0    LogicCell40_SEQ_MODE_1000      0             13718  16449  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_2_LC_15_16_1/lcout
Path End         : spi.index_2_LC_15_16_1/in1
Capture Clock    : spi.index_2_LC_15_16_1/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_2_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  12621  RISE       2
I__232/I                      LocalMux                       0             11957  16621  RISE       1
I__232/O                      LocalMux                    1099             13056  16621  RISE       1
I__234/I                      InMux                          0             13056  16621  RISE       1
I__234/O                      InMux                        662             13718  16621  RISE       1
spi.index_2_LC_15_16_1/in1    LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_2_LC_15_15_7/lcout
Path End         : spi.TxData_3_LC_15_15_5/in1
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_2_LC_15_15_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16621  RISE       1
I__260/I                       LocalMux                       0             11957  16621  RISE       1
I__260/O                       LocalMux                    1099             13056  16621  RISE       1
I__261/I                       InMux                          0             13056  16621  RISE       1
I__261/O                       InMux                        662             13718  16621  RISE       1
spi.TxData_3_LC_15_15_5/in1    LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_6_LC_15_15_6/lcout
Path End         : spi.TxData_7_LC_15_15_1/in1
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_6_LC_15_15_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16621  RISE       1
I__267/I                       LocalMux                       0             11957  16621  RISE       1
I__267/O                       LocalMux                    1099             13056  16621  RISE       1
I__268/I                       InMux                          0             13056  16621  RISE       1
I__268/O                       InMux                        662             13718  16621  RISE       1
spi.TxData_7_LC_15_15_1/in1    LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_5_LC_15_14_5/lcout
Path End         : spi.TxData_5_LC_15_15_0/in1
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_5_LC_15_14_5/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_5_LC_15_14_5/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16621  RISE       1
I__133/I                     LocalMux                       0             11957  16621  RISE       1
I__133/O                     LocalMux                    1099             13056  16621  RISE       1
I__134/I                     InMux                          0             13056  16621  RISE       1
I__134/O                     InMux                        662             13718  16621  RISE       1
spi.TxData_5_LC_15_15_0/in1  LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_4_LC_14_14_1/lcout
Path End         : tx_4_LC_15_14_0/in1
Capture Clock    : tx_4_LC_15_14_0/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_4_LC_14_14_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16621  RISE       2
I__87/I                         LocalMux                       0             11957  16621  RISE       1
I__87/O                         LocalMux                    1099             13056  16621  RISE       1
I__89/I                         InMux                          0             13056  16621  RISE       1
I__89/O                         InMux                        662             13718  16621  RISE       1
tx_4_LC_15_14_0/in1             LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_4_LC_15_14_0/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_0_LC_13_15_5/lcout
Path End         : spi.TxData_1_LC_13_15_0/in1
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_0_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16621  RISE       1
I__63/I                        LocalMux                       0             11957  16621  RISE       1
I__63/O                        LocalMux                    1099             13056  16621  RISE       1
I__64/I                        InMux                          0             13056  16621  RISE       1
I__64/O                        InMux                        662             13718  16621  RISE       1
spi.TxData_1_LC_13_15_0/in1    LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_0_LC_14_16_3/lcout
Path End         : spi.index_0_LC_14_16_3/in1
Capture Clock    : spi.index_0_LC_14_16_3/clk
Setup Constraint : 20833p
Path slack       : 16621p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -1060
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30339

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_0_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  12330  RISE       4
I__240/I                      LocalMux                       0             11957  12330  RISE       1
I__240/O                      LocalMux                    1099             13056  12330  RISE       1
I__244/I                      InMux                          0             13056  16621  RISE       1
I__244/O                      InMux                        662             13718  16621  RISE       1
spi.index_0_LC_14_16_3/in1    LogicCell40_SEQ_MODE_1000      0             13718  16621  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_6_LC_15_14_4/lcout
Path End         : spi.TxData_6_LC_15_15_6/in2
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Setup Constraint : 20833p
Path slack       : 16700p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30418

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_6_LC_15_14_4/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_6_LC_15_14_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16700  RISE       1
I__271/I                     LocalMux                       0             11957  16700  RISE       1
I__271/O                     LocalMux                    1099             13056  16700  RISE       1
I__272/I                     InMux                          0             13056  16700  RISE       1
I__272/O                     InMux                        662             13718  16700  RISE       1
I__273/I                     CascadeMux                     0             13718  16700  RISE       1
I__273/O                     CascadeMux                     0             13718  16700  RISE       1
spi.TxData_6_LC_15_15_6/in2  LogicCell40_SEQ_MODE_1000      0             13718  16700  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_4_LC_15_14_0/lcout
Path End         : spi.TxData_4_LC_15_15_4/in2
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Setup Constraint : 20833p
Path slack       : 16700p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30418

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_4_LC_15_14_0/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_4_LC_15_14_0/lcout        LogicCell40_SEQ_MODE_1000   1391             11957  16700  RISE       1
I__122/I                     LocalMux                       0             11957  16700  RISE       1
I__122/O                     LocalMux                    1099             13056  16700  RISE       1
I__123/I                     InMux                          0             13056  16700  RISE       1
I__123/O                     InMux                        662             13718  16700  RISE       1
I__124/I                     CascadeMux                     0             13718  16700  RISE       1
I__124/O                     CascadeMux                     0             13718  16700  RISE       1
spi.TxData_4_LC_15_15_4/in2  LogicCell40_SEQ_MODE_1000      0             13718  16700  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_1_LC_14_16_7/lcout
Path End         : spi.index_1_LC_14_16_7/in2
Capture Clock    : spi.index_1_LC_14_16_7/clk
Setup Constraint : 20833p
Path slack       : 16700p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -980
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30418

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_1_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  12449  RISE       3
I__249/I                      LocalMux                       0             11957  16700  RISE       1
I__249/O                      LocalMux                    1099             13056  16700  RISE       1
I__252/I                      InMux                          0             13056  16700  RISE       1
I__252/O                      InMux                        662             13718  16700  RISE       1
I__254/I                      CascadeMux                     0             13718  16700  RISE       1
I__254/O                      CascadeMux                     0             13718  16700  RISE       1
spi.index_1_LC_14_16_7/in2    LogicCell40_SEQ_MODE_1000      0             13718  16700  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_latched_LC_15_16_2/lcout
Path End         : spi.SCLK_old_LC_14_16_6/in3
Capture Clock    : spi.SCLK_old_LC_14_16_6/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_latched_LC_15_16_2/clk                                           LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_latched_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  11071  RISE       3
I__220/I                           LocalMux                       0             11957  13111  RISE       1
I__220/O                           LocalMux                    1099             13056  13111  RISE       1
I__223/I                           InMux                          0             13056  16952  RISE       1
I__223/O                           InMux                        662             13718  16952  RISE       1
spi.SCLK_old_LC_14_16_6/in3        LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_3_LC_15_15_5/lcout
Path End         : spi.TxData_4_LC_15_15_4/in3
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_3_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       1
I__116/I                       LocalMux                       0             11957  16952  RISE       1
I__116/O                       LocalMux                    1099             13056  16952  RISE       1
I__117/I                       InMux                          0             13056  16952  RISE       1
I__117/O                       InMux                        662             13718  16952  RISE       1
spi.TxData_4_LC_15_15_4/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_4_LC_15_15_4/lcout
Path End         : spi.TxData_5_LC_15_15_0/in3
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_4_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       1
I__120/I                       LocalMux                       0             11957  16952  RISE       1
I__120/O                       LocalMux                    1099             13056  16952  RISE       1
I__121/I                       InMux                          0             13056  16952  RISE       1
I__121/O                       InMux                        662             13718  16952  RISE       1
spi.TxData_5_LC_15_15_0/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_5_LC_15_15_0/lcout
Path End         : spi.TxData_6_LC_15_15_6/in3
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_5_LC_15_15_0/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       1
I__269/I                       LocalMux                       0             11957  16952  RISE       1
I__269/O                       LocalMux                    1099             13056  16952  RISE       1
I__270/I                       InMux                          0             13056  16952  RISE       1
I__270/O                       InMux                        662             13718  16952  RISE       1
spi.TxData_6_LC_15_15_6/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in3
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__135/I                       LocalMux                       0             11957  16952  RISE       1
I__135/O                       LocalMux                    1099             13056  16952  RISE       1
I__139/I                       InMux                          0             13056  16952  RISE       1
I__139/O                       InMux                        662             13718  16952  RISE       1
spi.SPI_DONE_LC_14_15_2/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_6_LC_14_14_7/lcout
Path End         : spi.RxdData_7_LC_14_14_6/in3
Capture Clock    : spi.RxdData_7_LC_14_14_6/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_6_LC_14_14_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__153/I                        LocalMux                       0             11957  16952  RISE       1
I__153/O                        LocalMux                    1099             13056  16952  RISE       1
I__155/I                        InMux                          0             13056  16952  RISE       1
I__155/O                        InMux                        662             13718  16952  RISE       1
spi.RxdData_7_LC_14_14_6/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_7_LC_14_14_6/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_7_LC_14_14_6/lcout
Path End         : tx_7_LC_15_14_7/in3
Capture Clock    : tx_7_LC_15_14_7/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_7_LC_14_14_6/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_7_LC_14_14_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       1
I__143/I                        LocalMux                       0             11957  16952  RISE       1
I__143/O                        LocalMux                    1099             13056  16952  RISE       1
I__144/I                        InMux                          0             13056  16952  RISE       1
I__144/O                        InMux                        662             13718  16952  RISE       1
tx_7_LC_15_14_7/in3             LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_7_LC_15_14_7/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_3_LC_14_14_5/lcout
Path End         : spi.RxdData_4_LC_14_14_1/in3
Capture Clock    : spi.RxdData_4_LC_14_14_1/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_3_LC_14_14_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__157/I                        LocalMux                       0             11957  16952  RISE       1
I__157/O                        LocalMux                    1099             13056  16952  RISE       1
I__159/I                        InMux                          0             13056  16952  RISE       1
I__159/O                        InMux                        662             13718  16952  RISE       1
spi.RxdData_4_LC_14_14_1/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_2_LC_14_14_4/lcout
Path End         : spi.RxdData_3_LC_14_14_5/in3
Capture Clock    : spi.RxdData_3_LC_14_14_5/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_2_LC_14_14_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__145/I                        LocalMux                       0             11957  16952  RISE       1
I__145/O                        LocalMux                    1099             13056  16952  RISE       1
I__147/I                        InMux                          0             13056  16952  RISE       1
I__147/O                        InMux                        662             13718  16952  RISE       1
spi.RxdData_3_LC_14_14_5/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_5_LC_14_14_3/lcout
Path End         : spi.RxdData_6_LC_14_14_7/in3
Capture Clock    : spi.RxdData_6_LC_14_14_7/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_5_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__149/I                        LocalMux                       0             11957  16952  RISE       1
I__149/O                        LocalMux                    1099             13056  16952  RISE       1
I__151/I                        InMux                          0             13056  16952  RISE       1
I__151/O                        InMux                        662             13718  16952  RISE       1
spi.RxdData_6_LC_14_14_7/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_13_16_5/lcout
Path End         : spi.TxData_0_LC_13_15_5/in3
Capture Clock    : spi.TxData_0_LC_13_15_5/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_13_16_5/lcout      LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__54/I                      LocalMux                       0             11957  16952  RISE       1
I__54/O                      LocalMux                    1099             13056  16952  RISE       1
I__56/I                      InMux                          0             13056  16952  RISE       1
I__56/O                      InMux                        662             13718  16952  RISE       1
spi.TxData_0_LC_13_15_5/in3  LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_4_LC_14_14_1/lcout
Path End         : spi.RxdData_5_LC_14_14_3/in3
Capture Clock    : spi.RxdData_5_LC_14_14_3/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_4_LC_14_14_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16621  RISE       2
I__86/I                         LocalMux                       0             11957  16952  RISE       1
I__86/O                         LocalMux                    1099             13056  16952  RISE       1
I__88/I                         InMux                          0             13056  16952  RISE       1
I__88/O                         InMux                        662             13718  16952  RISE       1
spi.RxdData_5_LC_14_14_3/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : LEDRZ0_LC_13_14_7/in3
Capture Clock    : LEDRZ0_LC_13_14_7/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__136/I                       LocalMux                       0             11957  16952  RISE       1
I__136/O                       LocalMux                    1099             13056  16952  RISE       1
I__140/I                       InMux                          0             13056  16952  RISE       1
I__140/O                       InMux                        662             13718  16952  RISE       1
LEDRZ0_LC_13_14_7/in3          LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_2_LC_14_14_4/lcout
Path End         : tx_2_LC_15_14_6/in3
Capture Clock    : tx_2_LC_15_14_6/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_2_LC_14_14_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__146/I                        LocalMux                       0             11957  16952  RISE       1
I__146/O                        LocalMux                    1099             13056  16952  RISE       1
I__148/I                        InMux                          0             13056  16952  RISE       1
I__148/O                        InMux                        662             13718  16952  RISE       1
tx_2_LC_15_14_6/in3             LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_2_LC_15_14_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_5_LC_14_14_3/lcout
Path End         : tx_5_LC_15_14_5/in3
Capture Clock    : tx_5_LC_15_14_5/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_5_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__150/I                        LocalMux                       0             11957  16952  RISE       1
I__150/O                        LocalMux                    1099             13056  16952  RISE       1
I__152/I                        InMux                          0             13056  16952  RISE       1
I__152/O                        InMux                        662             13718  16952  RISE       1
tx_5_LC_15_14_5/in3             LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_5_LC_15_14_5/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_6_LC_14_14_7/lcout
Path End         : tx_6_LC_15_14_4/in3
Capture Clock    : tx_6_LC_15_14_4/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_6_LC_14_14_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__154/I                        LocalMux                       0             11957  16952  RISE       1
I__154/O                        LocalMux                    1099             13056  16952  RISE       1
I__156/I                        InMux                          0             13056  16952  RISE       1
I__156/O                        InMux                        662             13718  16952  RISE       1
tx_6_LC_15_14_4/in3             LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_6_LC_15_14_4/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_3_LC_14_14_5/lcout
Path End         : tx_3_LC_15_14_3/in3
Capture Clock    : tx_3_LC_15_14_3/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_3_LC_14_14_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE       2
I__158/I                        LocalMux                       0             11957  16952  RISE       1
I__158/O                        LocalMux                    1099             13056  16952  RISE       1
I__160/I                        InMux                          0             13056  16952  RISE       1
I__160/O                        InMux                        662             13718  16952  RISE       1
tx_3_LC_15_14_3/in3             LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_3_LC_15_14_3/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_0_LC_15_17_7/lcout
Path End         : spi.RxdData_1_LC_15_17_2/in3
Capture Clock    : spi.RxdData_1_LC_15_17_2/clk
Setup Constraint : 20833p
Path slack       : 16952p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -728
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          30670

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1761
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13718
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  15839  RISE       2
I__201/I                        LocalMux                       0             11957  16952  RISE       1
I__201/O                        LocalMux                    1099             13056  16952  RISE       1
I__203/I                        InMux                          0             13056  16952  RISE       1
I__203/O                        InMux                        662             13718  16952  RISE       1
spi.RxdData_1_LC_15_17_2/in3    LogicCell40_SEQ_MODE_1000      0             13718  16952  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_1_LC_13_16_6/ce
Capture Clock    : tx_1_LC_13_16_6/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__137/I                       LocalMux                       0             11957  17641  RISE       1
I__137/O                       LocalMux                    1099             13056  17641  RISE       1
I__141/I                       CEMux                          0             13056  17641  RISE       1
I__141/O                       CEMux                        702             13758  17641  RISE       1
tx_1_LC_13_16_6/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
tx_1_LC_13_16_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : LEDGZ0_LC_13_16_5/ce
Capture Clock    : LEDGZ0_LC_13_16_5/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__137/I                       LocalMux                       0             11957  17641  RISE       1
I__137/O                       LocalMux                    1099             13056  17641  RISE       1
I__141/I                       CEMux                          0             13056  17641  RISE       1
I__141/O                       CEMux                        702             13758  17641  RISE       1
LEDGZ0_LC_13_16_5/ce           LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_7_LC_15_14_7/ce
Capture Clock    : tx_7_LC_15_14_7/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__138/I                       LocalMux                       0             11957  17641  RISE       1
I__138/O                       LocalMux                    1099             13056  17641  RISE       1
I__142/I                       CEMux                          0             13056  17641  RISE       1
I__142/O                       CEMux                        702             13758  17641  RISE       1
tx_7_LC_15_14_7/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_7_LC_15_14_7/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_2_LC_15_14_6/ce
Capture Clock    : tx_2_LC_15_14_6/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__138/I                       LocalMux                       0             11957  17641  RISE       1
I__138/O                       LocalMux                    1099             13056  17641  RISE       1
I__142/I                       CEMux                          0             13056  17641  RISE       1
I__142/O                       CEMux                        702             13758  17641  RISE       1
tx_2_LC_15_14_6/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_2_LC_15_14_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_5_LC_15_14_5/ce
Capture Clock    : tx_5_LC_15_14_5/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__138/I                       LocalMux                       0             11957  17641  RISE       1
I__138/O                       LocalMux                    1099             13056  17641  RISE       1
I__142/I                       CEMux                          0             13056  17641  RISE       1
I__142/O                       CEMux                        702             13758  17641  RISE       1
tx_5_LC_15_14_5/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_5_LC_15_14_5/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_6_LC_15_14_4/ce
Capture Clock    : tx_6_LC_15_14_4/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__138/I                       LocalMux                       0             11957  17641  RISE       1
I__138/O                       LocalMux                    1099             13056  17641  RISE       1
I__142/I                       CEMux                          0             13056  17641  RISE       1
I__142/O                       CEMux                        702             13758  17641  RISE       1
tx_6_LC_15_14_4/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_6_LC_15_14_4/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_3_LC_15_14_3/ce
Capture Clock    : tx_3_LC_15_14_3/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__138/I                       LocalMux                       0             11957  17641  RISE       1
I__138/O                       LocalMux                    1099             13056  17641  RISE       1
I__142/I                       CEMux                          0             13056  17641  RISE       1
I__142/O                       CEMux                        702             13758  17641  RISE       1
tx_3_LC_15_14_3/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_3_LC_15_14_3/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_4_LC_15_14_0/ce
Capture Clock    : tx_4_LC_15_14_0/clk
Setup Constraint : 20833p
Path slack       : 17641p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#2)   20833
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          31399

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1801
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13758
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957  16952  RISE      10
I__138/I                       LocalMux                       0             11957  17641  RISE       1
I__138/O                       LocalMux                    1099             13056  17641  RISE       1
I__142/I                       CEMux                          0             13056  17641  RISE       1
I__142/O                       CEMux                        702             13758  17641  RISE       1
tx_4_LC_15_14_0/ce             LogicCell40_SEQ_MODE_1000      0             13758  17641  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_4_LC_15_14_0/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : spi.SS_latched_LC_14_16_4/in3
Capture Clock    : spi.SS_latched_LC_14_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)    +INF
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -583
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5623
---------------------------------------   ---- 
End-of-path arrival time (ps)             5623
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                             SPI_TEST_MODULE                0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT             IO_PAD                       590               590   +INF  RISE       1
SS_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
SS_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__105/I                       Odrv12                         0              1080   +INF  FALL       1
I__105/O                       Odrv12                      1232              2312   +INF  FALL       1
I__106/I                       Sp12to4                        0              2312   +INF  FALL       1
I__106/O                       Sp12to4                      848              3159   +INF  FALL       1
I__107/I                       Span4Mux_h                     0              3159   +INF  FALL       1
I__107/O                       Span4Mux_h                   543              3702   +INF  FALL       1
I__108/I                       Span4Mux_v                     0              3702   +INF  FALL       1
I__108/O                       Span4Mux_v                   649              4351   +INF  FALL       1
I__109/I                       LocalMux                       0              4351   +INF  FALL       1
I__109/O                       LocalMux                     768              5120   +INF  FALL       1
I__110/I                       InMux                          0              5120   +INF  FALL       1
I__110/O                       InMux                        503              5623   +INF  FALL       1
spi.SS_latched_LC_14_16_4/in3  LogicCell40_SEQ_MODE_1000      0              5623   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI
Path End         : MOSI_ibuf_preio/PADIN(spi.MOSI_latched)
Capture Clock    : MOSI_ibuf_preio/INPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)    +INF
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                            -4183
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)     0
+ Launch Clock Source Latency               0
+ Input Delay                               0
+ Data Path Delay                         590
---------------------------------------   --- 
End-of-path arrival time (ps)             590
 
Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
MOSI                                     SPI_TEST_MODULE             0                 0   +INF  RISE       1
MOSI_ibuf_iopad/PACKAGEPIN:in            IO_PAD                      0                 0   +INF  RISE       1
MOSI_ibuf_iopad/DOUT                     IO_PAD                    590               590   +INF  RISE       1
MOSI_ibuf_preio/PADIN(spi.MOSI_latched)  PRE_IO_PIN_TYPE_000000      0               590   +INF  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__200/I                                                                  ClkMux                          0              9679  RISE       1
I__200/O                                                                  ClkMux                        887             10566  RISE       1
MOSI_ibuf_preio/INPUTCLK                                                  PRE_IO_PIN_TYPE_000000          0             10566  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCK
Path End         : spi.SCLK_latched_LC_15_16_2/in3
Capture Clock    : spi.SCLK_latched_LC_15_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)    +INF
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                             -583
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5490
---------------------------------------   ---- 
End-of-path arrival time (ps)             5490
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCK                              SPI_TEST_MODULE                0                 0   +INF  RISE       1
SCK_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
SCK_ibuf_iopad/DOUT              IO_PAD                       590               590   +INF  RISE       1
SCK_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
SCK_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__224/I                         Odrv4                          0              1080   +INF  FALL       1
I__224/O                         Odrv4                        649              1729   +INF  FALL       1
I__225/I                         Span4Mux_v                     0              1729   +INF  FALL       1
I__225/O                         Span4Mux_v                   649              2378   +INF  FALL       1
I__226/I                         Span4Mux_v                     0              2378   +INF  FALL       1
I__226/O                         Span4Mux_v                   649              3027   +INF  FALL       1
I__227/I                         Span4Mux_v                     0              3027   +INF  FALL       1
I__227/O                         Span4Mux_v                   649              3676   +INF  FALL       1
I__228/I                         Span4Mux_h                     0              3676   +INF  FALL       1
I__228/O                         Span4Mux_h                   543              4219   +INF  FALL       1
I__229/I                         LocalMux                       0              4219   +INF  FALL       1
I__229/O                         LocalMux                     768              4987   +INF  FALL       1
I__230/I                         InMux                          0              4987   +INF  FALL       1
I__230/O                         InMux                        503              5490   +INF  FALL       1
spi.SCLK_latched_LC_15_16_2/in3  LogicCell40_SEQ_MODE_1000      0              5490   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_latched_LC_15_16_2/clk                                           LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_7_LC_15_15_1/lcout
Path End         : MISO
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7690
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19647
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_7_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1000   1391             11957   +INF  RISE       1
I__125/I                        Odrv12                         0             11957   +INF  RISE       1
I__125/O                        Odrv12                      1073             13030   +INF  RISE       1
I__126/I                        Span12Mux_s6_v                 0             13030   +INF  RISE       1
I__126/O                        Span12Mux_s6_v               517             13546   +INF  RISE       1
I__127/I                        Sp12to4                        0             13546   +INF  RISE       1
I__127/O                        Sp12to4                      596             14142   +INF  RISE       1
I__128/I                        IoSpan4Mux                     0             14142   +INF  RISE       1
I__128/O                        IoSpan4Mux                   622             14765   +INF  RISE       1
I__129/I                        LocalMux                       0             14765   +INF  RISE       1
I__129/O                        LocalMux                    1099             15864   +INF  RISE       1
I__130/I                        IoInMux                        0             15864   +INF  RISE       1
I__130/O                        IoInMux                      662             16526   +INF  RISE       1
MISO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             16526   +INF  RISE       1
MISO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             17294   +INF  FALL       1
MISO_obuf_iopad/DIN             IO_PAD                         0             17294   +INF  FALL       1
MISO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             19647   +INF  FALL       1
MISO                            SPI_TEST_MODULE                0             19647   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_13_16_5/lcout
Path End         : LEDG
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8591
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20548
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_13_16_5/lcout         LogicCell40_SEQ_MODE_1000   1391             11957   +INF  RISE       2
I__55/I                         Odrv12                         0             11957   +INF  RISE       1
I__55/O                         Odrv12                      1073             13030   +INF  RISE       1
I__57/I                         Span12Mux_v                    0             13030   +INF  RISE       1
I__57/O                         Span12Mux_v                  980             14010   +INF  RISE       1
I__58/I                         Sp12to4                        0             14010   +INF  RISE       1
I__58/O                         Sp12to4                      596             14606   +INF  RISE       1
I__59/I                         Span4Mux_s2_v                  0             14606   +INF  RISE       1
I__59/O                         Span4Mux_s2_v                437             15043   +INF  RISE       1
I__60/I                         IoSpan4Mux                     0             15043   +INF  RISE       1
I__60/O                         IoSpan4Mux                   622             15665   +INF  RISE       1
I__61/I                         LocalMux                       0             15665   +INF  RISE       1
I__61/O                         LocalMux                    1099             16764   +INF  RISE       1
I__62/I                         IoInMux                        0             16764   +INF  RISE       1
I__62/O                         IoInMux                      662             17427   +INF  RISE       1
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             17427   +INF  RISE       1
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             18195   +INF  FALL       1
LEDG_obuf_iopad/DIN             IO_PAD                         0             18195   +INF  FALL       1
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             20548   +INF  FALL       1
LEDG                            SPI_TEST_MODULE                0             20548   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : LEDR
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7730
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19687
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout         LogicCell40_SEQ_MODE_1000   1391             11957   +INF  RISE       3
I__75/I                         Odrv4                          0             11957   +INF  RISE       1
I__75/O                         Odrv4                        596             12553   +INF  RISE       1
I__78/I                         Span4Mux_h                     0             12553   +INF  RISE       1
I__78/O                         Span4Mux_h                   517             13069   +INF  RISE       1
I__79/I                         Span4Mux_v                     0             13069   +INF  RISE       1
I__79/O                         Span4Mux_v                   596             13665   +INF  RISE       1
I__80/I                         Span4Mux_v                     0             13665   +INF  RISE       1
I__80/O                         Span4Mux_v                   596             14261   +INF  RISE       1
I__81/I                         Span4Mux_s3_v                  0             14261   +INF  RISE       1
I__81/O                         Span4Mux_s3_v                543             14804   +INF  RISE       1
I__82/I                         LocalMux                       0             14804   +INF  RISE       1
I__82/O                         LocalMux                    1099             15904   +INF  RISE       1
I__83/I                         IoInMux                        0             15904   +INF  RISE       1
I__83/O                         IoInMux                      662             16566   +INF  RISE       1
LEDR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             16566   +INF  RISE       1
LEDR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             17334   +INF  FALL       1
LEDR_obuf_iopad/DIN             IO_PAD                         0             17334   +INF  FALL       1
LEDR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             19687   +INF  FALL       1
LEDR                            SPI_TEST_MODULE                0             19687   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_1_LC_13_16_6/ce
Capture Clock    : tx_1_LC_13_16_6/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__137/I                       LocalMux                       0             11957   2649  FALL       1
I__137/O                       LocalMux                     768             12725   2649  FALL       1
I__141/I                       CEMux                          0             12725   2649  FALL       1
I__141/O                       CEMux                        490             13215   2649  FALL       1
tx_1_LC_13_16_6/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
tx_1_LC_13_16_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : LEDGZ0_LC_13_16_5/ce
Capture Clock    : LEDGZ0_LC_13_16_5/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__137/I                       LocalMux                       0             11957   2649  FALL       1
I__137/O                       LocalMux                     768             12725   2649  FALL       1
I__141/I                       CEMux                          0             12725   2649  FALL       1
I__141/O                       CEMux                        490             13215   2649  FALL       1
LEDGZ0_LC_13_16_5/ce           LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_7_LC_15_14_7/ce
Capture Clock    : tx_7_LC_15_14_7/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__138/I                       LocalMux                       0             11957   2649  FALL       1
I__138/O                       LocalMux                     768             12725   2649  FALL       1
I__142/I                       CEMux                          0             12725   2649  FALL       1
I__142/O                       CEMux                        490             13215   2649  FALL       1
tx_7_LC_15_14_7/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_7_LC_15_14_7/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_2_LC_15_14_6/ce
Capture Clock    : tx_2_LC_15_14_6/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__138/I                       LocalMux                       0             11957   2649  FALL       1
I__138/O                       LocalMux                     768             12725   2649  FALL       1
I__142/I                       CEMux                          0             12725   2649  FALL       1
I__142/O                       CEMux                        490             13215   2649  FALL       1
tx_2_LC_15_14_6/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_2_LC_15_14_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_5_LC_15_14_5/ce
Capture Clock    : tx_5_LC_15_14_5/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__138/I                       LocalMux                       0             11957   2649  FALL       1
I__138/O                       LocalMux                     768             12725   2649  FALL       1
I__142/I                       CEMux                          0             12725   2649  FALL       1
I__142/O                       CEMux                        490             13215   2649  FALL       1
tx_5_LC_15_14_5/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_5_LC_15_14_5/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_6_LC_15_14_4/ce
Capture Clock    : tx_6_LC_15_14_4/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__138/I                       LocalMux                       0             11957   2649  FALL       1
I__138/O                       LocalMux                     768             12725   2649  FALL       1
I__142/I                       CEMux                          0             12725   2649  FALL       1
I__142/O                       CEMux                        490             13215   2649  FALL       1
tx_6_LC_15_14_4/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_6_LC_15_14_4/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_3_LC_15_14_3/ce
Capture Clock    : tx_3_LC_15_14_3/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__138/I                       LocalMux                       0             11957   2649  FALL       1
I__138/O                       LocalMux                     768             12725   2649  FALL       1
I__142/I                       CEMux                          0             12725   2649  FALL       1
I__142/O                       CEMux                        490             13215   2649  FALL       1
tx_3_LC_15_14_3/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_3_LC_15_14_3/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : tx_4_LC_15_14_0/ce
Capture Clock    : tx_4_LC_15_14_0/clk
Hold Constraint  : 0p
Path slack       : 2649p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1258
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13215
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__138/I                       LocalMux                       0             11957   2649  FALL       1
I__138/O                       LocalMux                     768             12725   2649  FALL       1
I__142/I                       CEMux                          0             12725   2649  FALL       1
I__142/O                       CEMux                        490             13215   2649  FALL       1
tx_4_LC_15_14_0/ce             LogicCell40_SEQ_MODE_1000      0             13215   2649  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_4_LC_15_14_0/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_0_LC_15_17_7/lcout
Path End         : spi.RxdData_1_LC_15_17_2/in3
Capture Clock    : spi.RxdData_1_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__201/I                        LocalMux                       0             11957   2662  FALL       1
I__201/O                        LocalMux                     768             12725   2662  FALL       1
I__203/I                        InMux                          0             12725   2662  FALL       1
I__203/O                        InMux                        503             13228   2662  FALL       1
spi.RxdData_1_LC_15_17_2/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_latched_LC_15_16_2/lcout
Path End         : spi.SCLK_old_LC_14_16_6/in3
Capture Clock    : spi.SCLK_old_LC_14_16_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_latched_LC_15_16_2/clk                                           LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_latched_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__220/I                           LocalMux                       0             11957   2662  FALL       1
I__220/O                           LocalMux                     768             12725   2662  FALL       1
I__223/I                           InMux                          0             12725   2662  FALL       1
I__223/O                           InMux                        503             13228   2662  FALL       1
spi.SCLK_old_LC_14_16_6/in3        LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_2_LC_15_16_1/lcout
Path End         : spi.index_2_LC_15_16_1/in1
Capture Clock    : spi.index_2_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_2_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__232/I                      LocalMux                       0             11957   2662  FALL       1
I__232/O                      LocalMux                     768             12725   2662  FALL       1
I__234/I                      InMux                          0             12725   2662  FALL       1
I__234/O                      InMux                        503             13228   2662  FALL       1
spi.index_2_LC_15_16_1/in1    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_2_LC_15_15_7/lcout
Path End         : spi.TxData_3_LC_15_15_5/in1
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_2_LC_15_15_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__260/I                       LocalMux                       0             11957   2662  FALL       1
I__260/O                       LocalMux                     768             12725   2662  FALL       1
I__261/I                       InMux                          0             12725   2662  FALL       1
I__261/O                       InMux                        503             13228   2662  FALL       1
spi.TxData_3_LC_15_15_5/in1    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_6_LC_15_15_6/lcout
Path End         : spi.TxData_7_LC_15_15_1/in1
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_6_LC_15_15_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__267/I                       LocalMux                       0             11957   2662  FALL       1
I__267/O                       LocalMux                     768             12725   2662  FALL       1
I__268/I                       InMux                          0             12725   2662  FALL       1
I__268/O                       InMux                        503             13228   2662  FALL       1
spi.TxData_7_LC_15_15_1/in1    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_3_LC_15_15_5/lcout
Path End         : spi.TxData_4_LC_15_15_4/in3
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_3_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__116/I                       LocalMux                       0             11957   2662  FALL       1
I__116/O                       LocalMux                     768             12725   2662  FALL       1
I__117/I                       InMux                          0             12725   2662  FALL       1
I__117/O                       InMux                        503             13228   2662  FALL       1
spi.TxData_4_LC_15_15_4/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_4_LC_15_15_4/lcout
Path End         : spi.TxData_5_LC_15_15_0/in3
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_4_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__120/I                       LocalMux                       0             11957   2662  FALL       1
I__120/O                       LocalMux                     768             12725   2662  FALL       1
I__121/I                       InMux                          0             12725   2662  FALL       1
I__121/O                       InMux                        503             13228   2662  FALL       1
spi.TxData_5_LC_15_15_0/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_5_LC_15_15_0/lcout
Path End         : spi.TxData_6_LC_15_15_6/in3
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_5_LC_15_15_0/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__269/I                       LocalMux                       0             11957   2662  FALL       1
I__269/O                       LocalMux                     768             12725   2662  FALL       1
I__270/I                       InMux                          0             12725   2662  FALL       1
I__270/O                       InMux                        503             13228   2662  FALL       1
spi.TxData_6_LC_15_15_6/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_7_LC_15_14_7/lcout
Path End         : spi.TxData_7_LC_15_15_1/in0
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_7_LC_15_14_7/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_7_LC_15_14_7/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__131/I                     LocalMux                       0             11957   2662  FALL       1
I__131/O                     LocalMux                     768             12725   2662  FALL       1
I__132/I                     InMux                          0             12725   2662  FALL       1
I__132/O                     InMux                        503             13228   2662  FALL       1
spi.TxData_7_LC_15_15_1/in0  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_2_LC_15_14_6/lcout
Path End         : spi.TxData_2_LC_15_15_7/in0
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_2_LC_15_14_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_2_LC_15_14_6/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__265/I                     LocalMux                       0             11957   2662  FALL       1
I__265/O                     LocalMux                     768             12725   2662  FALL       1
I__266/I                     InMux                          0             12725   2662  FALL       1
I__266/O                     InMux                        503             13228   2662  FALL       1
spi.TxData_2_LC_15_15_7/in0  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_5_LC_15_14_5/lcout
Path End         : spi.TxData_5_LC_15_15_0/in1
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_5_LC_15_14_5/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_5_LC_15_14_5/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__133/I                     LocalMux                       0             11957   2662  FALL       1
I__133/O                     LocalMux                     768             12725   2662  FALL       1
I__134/I                     InMux                          0             12725   2662  FALL       1
I__134/O                     InMux                        503             13228   2662  FALL       1
spi.TxData_5_LC_15_15_0/in1  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_6_LC_15_14_4/lcout
Path End         : spi.TxData_6_LC_15_15_6/in2
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_6_LC_15_14_4/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_6_LC_15_14_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__271/I                     LocalMux                       0             11957   2662  FALL       1
I__271/O                     LocalMux                     768             12725   2662  FALL       1
I__272/I                     InMux                          0             12725   2662  FALL       1
I__272/O                     InMux                        503             13228   2662  FALL       1
I__273/I                     CascadeMux                     0             13228   2662  FALL       1
I__273/O                     CascadeMux                     0             13228   2662  FALL       1
spi.TxData_6_LC_15_15_6/in2  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_3_LC_15_14_3/lcout
Path End         : spi.TxData_3_LC_15_15_5/in0
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_3_LC_15_14_3/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_3_LC_15_14_3/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__118/I                     LocalMux                       0             11957   2662  FALL       1
I__118/O                     LocalMux                     768             12725   2662  FALL       1
I__119/I                     InMux                          0             12725   2662  FALL       1
I__119/O                     InMux                        503             13228   2662  FALL       1
spi.TxData_3_LC_15_15_5/in0  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_4_LC_15_14_0/lcout
Path End         : spi.TxData_4_LC_15_15_4/in2
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_4_LC_15_14_0/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_4_LC_15_14_0/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__122/I                     LocalMux                       0             11957   2662  FALL       1
I__122/O                     LocalMux                     768             12725   2662  FALL       1
I__123/I                     InMux                          0             12725   2662  FALL       1
I__123/O                     InMux                        503             13228   2662  FALL       1
I__124/I                     CascadeMux                     0             13228   2662  FALL       1
I__124/O                     CascadeMux                     0             13228   2662  FALL       1
spi.TxData_4_LC_15_15_4/in2  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_1_LC_14_16_7/lcout
Path End         : spi.index_1_LC_14_16_7/in2
Capture Clock    : spi.index_1_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_1_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__249/I                      LocalMux                       0             11957   2662  FALL       1
I__249/O                      LocalMux                     768             12725   2662  FALL       1
I__252/I                      InMux                          0             12725   2662  FALL       1
I__252/O                      InMux                        503             13228   2662  FALL       1
I__254/I                      CascadeMux                     0             13228   2662  FALL       1
I__254/O                      CascadeMux                     0             13228   2662  FALL       1
spi.index_1_LC_14_16_7/in2    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.SS_old_LC_14_16_5/in0
Capture Clock    : spi.SS_old_LC_14_16_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__99/I                          LocalMux                       0             11957   2662  FALL       1
I__99/O                          LocalMux                     768             12725   2662  FALL       1
I__104/I                         InMux                          0             12725   2662  FALL       1
I__104/O                         InMux                        503             13228   2662  FALL       1
spi.SS_old_LC_14_16_5/in0        LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_old_LC_14_16_5/clk                                                 LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_0_LC_14_16_3/lcout
Path End         : spi.index_0_LC_14_16_3/in1
Capture Clock    : spi.index_0_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_0_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       4
I__240/I                      LocalMux                       0             11957   2662  FALL       1
I__240/O                      LocalMux                     768             12725   2662  FALL       1
I__244/I                      InMux                          0             12725   2662  FALL       1
I__244/O                      InMux                        503             13228   2662  FALL       1
spi.index_0_LC_14_16_3/in1    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_6_LC_14_14_7/lcout
Path End         : spi.RxdData_7_LC_14_14_6/in3
Capture Clock    : spi.RxdData_7_LC_14_14_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_6_LC_14_14_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__153/I                        LocalMux                       0             11957   2662  FALL       1
I__153/O                        LocalMux                     768             12725   2662  FALL       1
I__155/I                        InMux                          0             12725   2662  FALL       1
I__155/O                        InMux                        503             13228   2662  FALL       1
spi.RxdData_7_LC_14_14_6/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_7_LC_14_14_6/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_7_LC_14_14_6/lcout
Path End         : tx_7_LC_15_14_7/in3
Capture Clock    : tx_7_LC_15_14_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_7_LC_14_14_6/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_7_LC_14_14_6/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__143/I                        LocalMux                       0             11957   2662  FALL       1
I__143/O                        LocalMux                     768             12725   2662  FALL       1
I__144/I                        InMux                          0             12725   2662  FALL       1
I__144/O                        InMux                        503             13228   2662  FALL       1
tx_7_LC_15_14_7/in3             LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_7_LC_15_14_7/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_3_LC_14_14_5/lcout
Path End         : spi.RxdData_4_LC_14_14_1/in3
Capture Clock    : spi.RxdData_4_LC_14_14_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_3_LC_14_14_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__157/I                        LocalMux                       0             11957   2662  FALL       1
I__157/O                        LocalMux                     768             12725   2662  FALL       1
I__159/I                        InMux                          0             12725   2662  FALL       1
I__159/O                        InMux                        503             13228   2662  FALL       1
spi.RxdData_4_LC_14_14_1/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_2_LC_14_14_4/lcout
Path End         : spi.RxdData_3_LC_14_14_5/in3
Capture Clock    : spi.RxdData_3_LC_14_14_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_2_LC_14_14_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__145/I                        LocalMux                       0             11957   2662  FALL       1
I__145/O                        LocalMux                     768             12725   2662  FALL       1
I__147/I                        InMux                          0             12725   2662  FALL       1
I__147/O                        InMux                        503             13228   2662  FALL       1
spi.RxdData_3_LC_14_14_5/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_5_LC_14_14_3/lcout
Path End         : spi.RxdData_6_LC_14_14_7/in3
Capture Clock    : spi.RxdData_6_LC_14_14_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_5_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__149/I                        LocalMux                       0             11957   2662  FALL       1
I__149/O                        LocalMux                     768             12725   2662  FALL       1
I__151/I                        InMux                          0             12725   2662  FALL       1
I__151/O                        InMux                        503             13228   2662  FALL       1
spi.RxdData_6_LC_14_14_7/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_4_LC_14_14_1/lcout
Path End         : spi.RxdData_5_LC_14_14_3/in3
Capture Clock    : spi.RxdData_5_LC_14_14_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_4_LC_14_14_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__86/I                         LocalMux                       0             11957   2662  FALL       1
I__86/O                         LocalMux                     768             12725   2662  FALL       1
I__88/I                         InMux                          0             12725   2662  FALL       1
I__88/O                         InMux                        503             13228   2662  FALL       1
spi.RxdData_5_LC_14_14_3/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tx_1_LC_13_16_6/lcout
Path End         : spi.TxData_1_LC_13_15_0/in0
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
tx_1_LC_13_16_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
tx_1_LC_13_16_6/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__52/I                      LocalMux                       0             11957   2662  FALL       1
I__52/O                      LocalMux                     768             12725   2662  FALL       1
I__53/I                      InMux                          0             12725   2662  FALL       1
I__53/O                      InMux                        503             13228   2662  FALL       1
spi.TxData_1_LC_13_15_0/in0  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_13_16_5/lcout
Path End         : spi.TxData_0_LC_13_15_5/in3
Capture Clock    : spi.TxData_0_LC_13_15_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_13_16_5/lcout      LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__54/I                      LocalMux                       0             11957   2662  FALL       1
I__54/O                      LocalMux                     768             12725   2662  FALL       1
I__56/I                      InMux                          0             12725   2662  FALL       1
I__56/O                      InMux                        503             13228   2662  FALL       1
spi.TxData_0_LC_13_15_5/in3  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_0_LC_13_15_5/lcout
Path End         : spi.TxData_1_LC_13_15_0/in1
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_0_LC_13_15_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       1
I__63/I                        LocalMux                       0             11957   2662  FALL       1
I__63/O                        LocalMux                     768             12725   2662  FALL       1
I__64/I                        InMux                          0             12725   2662  FALL       1
I__64/O                        InMux                        503             13228   2662  FALL       1
spi.TxData_1_LC_13_15_0/in1    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in0
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout      LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                      LocalMux                       0             11957   2662  FALL       1
I__74/O                      LocalMux                     768             12725   2662  FALL       1
I__77/I                      InMux                          0             12725   2662  FALL       1
I__77/O                      InMux                        503             13228   2662  FALL       1
spi.SPI_DONE_LC_14_15_2/in0  LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_4_LC_14_14_1/lcout
Path End         : tx_4_LC_15_14_0/in1
Capture Clock    : tx_4_LC_15_14_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_4_LC_14_14_1/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__87/I                         LocalMux                       0             11957   2662  FALL       1
I__87/O                         LocalMux                     768             12725   2662  FALL       1
I__89/I                         InMux                          0             12725   2662  FALL       1
I__89/O                         InMux                        503             13228   2662  FALL       1
tx_4_LC_15_14_0/in1             LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_4_LC_15_14_0/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in3
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__135/I                       LocalMux                       0             11957   2662  FALL       1
I__135/O                       LocalMux                     768             12725   2662  FALL       1
I__139/I                       InMux                          0             12725   2662  FALL       1
I__139/O                       InMux                        503             13228   2662  FALL       1
spi.SPI_DONE_LC_14_15_2/in3    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SPI_DONE_LC_14_15_2/lcout
Path End         : LEDRZ0_LC_13_14_7/in3
Capture Clock    : LEDRZ0_LC_13_14_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SPI_DONE_LC_14_15_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2649  FALL      10
I__136/I                       LocalMux                       0             11957   2662  FALL       1
I__136/O                       LocalMux                     768             12725   2662  FALL       1
I__140/I                       InMux                          0             12725   2662  FALL       1
I__140/O                       InMux                        503             13228   2662  FALL       1
LEDRZ0_LC_13_14_7/in3          LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_2_LC_14_14_4/lcout
Path End         : tx_2_LC_15_14_6/in3
Capture Clock    : tx_2_LC_15_14_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_2_LC_14_14_4/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__146/I                        LocalMux                       0             11957   2662  FALL       1
I__146/O                        LocalMux                     768             12725   2662  FALL       1
I__148/I                        InMux                          0             12725   2662  FALL       1
I__148/O                        InMux                        503             13228   2662  FALL       1
tx_2_LC_15_14_6/in3             LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_2_LC_15_14_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_5_LC_14_14_3/lcout
Path End         : tx_5_LC_15_14_5/in3
Capture Clock    : tx_5_LC_15_14_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_5_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__150/I                        LocalMux                       0             11957   2662  FALL       1
I__150/O                        LocalMux                     768             12725   2662  FALL       1
I__152/I                        InMux                          0             12725   2662  FALL       1
I__152/O                        InMux                        503             13228   2662  FALL       1
tx_5_LC_15_14_5/in3             LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_5_LC_15_14_5/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_6_LC_14_14_7/lcout
Path End         : tx_6_LC_15_14_4/in3
Capture Clock    : tx_6_LC_15_14_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_6_LC_14_14_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__154/I                        LocalMux                       0             11957   2662  FALL       1
I__154/O                        LocalMux                     768             12725   2662  FALL       1
I__156/I                        InMux                          0             12725   2662  FALL       1
I__156/O                        InMux                        503             13228   2662  FALL       1
tx_6_LC_15_14_4/in3             LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_6_LC_15_14_4/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_3_LC_14_14_5/lcout
Path End         : tx_3_LC_15_14_3/in3
Capture Clock    : tx_3_LC_15_14_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_3_LC_14_14_5/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__158/I                        LocalMux                       0             11957   2662  FALL       1
I__158/O                        LocalMux                     768             12725   2662  FALL       1
I__160/I                        InMux                          0             12725   2662  FALL       1
I__160/O                        InMux                        503             13228   2662  FALL       1
tx_3_LC_15_14_3/in3             LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__195/I                                                                  ClkMux                          0              9679  RISE       1
I__195/O                                                                  ClkMux                        887             10566  RISE       1
tx_3_LC_15_14_3/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_0_LC_14_16_3/lcout
Path End         : spi.index_1_LC_14_16_7/in0
Capture Clock    : spi.index_1_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1271
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13228
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_0_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       4
I__242/I                      LocalMux                       0             11957   2662  FALL       1
I__242/O                      LocalMux                     768             12725   2662  FALL       1
I__246/I                      InMux                          0             12725   2662  FALL       1
I__246/O                      InMux                        503             13228   2662  FALL       1
spi.index_1_LC_14_16_7/in0    LogicCell40_SEQ_MODE_1000      0             13228   2662  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_old_LC_14_16_5/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in2
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1854
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13811
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_old_LC_14_16_5/clk                                                 LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_old_LC_14_16_5/lcout          LogicCell40_SEQ_MODE_1000   1391             11957   3245  FALL       2
I__95/I                              LocalMux                       0             11957   3245  FALL       1
I__95/O                              LocalMux                     768             12725   3245  FALL       1
I__97/I                              InMux                          0             12725   3245  FALL       1
I__97/O                              InMux                        503             13228   3245  FALL       1
spi.SPI_DONE_RNO_0_LC_14_15_1/in3    LogicCell40_SEQ_MODE_0000      0             13228   3245  FALL       1
spi.SPI_DONE_RNO_0_LC_14_15_1/ltout  LogicCell40_SEQ_MODE_0000    583             13811   3245  RISE       1
I__85/I                              CascadeMux                     0             13811   3245  RISE       1
I__85/O                              CascadeMux                     0             13811   3245  RISE       1
spi.SPI_DONE_LC_14_15_2/in2          LogicCell40_SEQ_MODE_1000      0             13811   3245  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.index_0_LC_14_16_3/in2
Capture Clock    : spi.index_0_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1854
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13811
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout       LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__99/I                               LocalMux                       0             11957   2662  FALL       1
I__99/O                               LocalMux                     768             12725   2662  FALL       1
I__103/I                              InMux                          0             12725   3245  FALL       1
I__103/O                              InMux                        503             13228   3245  FALL       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in3    LogicCell40_SEQ_MODE_0000      0             13228   3245  FALL       1
spi.SS_old_RNIBOQN3_LC_14_16_2/ltout  LogicCell40_SEQ_MODE_0000    583             13811   3245  RISE       1
I__111/I                              CascadeMux                     0             13811   3245  RISE       1
I__111/O                              CascadeMux                     0             13811   3245  RISE       1
spi.index_0_LC_14_16_3/in2            LogicCell40_SEQ_MODE_1000      0             13811   3245  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.index_0_LC_14_16_3/lcout
Path End         : spi.index_2_LC_15_16_1/in2
Capture Clock    : spi.index_2_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1854
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13811
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.index_0_LC_14_16_3/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       4
I__241/I                            LocalMux                       0             11957   3245  FALL       1
I__241/O                            LocalMux                     768             12725   3245  FALL       1
I__245/I                            InMux                          0             12725   3245  FALL       1
I__245/O                            InMux                        503             13228   3245  FALL       1
spi.index_RNO_0_2_LC_15_16_0/in3    LogicCell40_SEQ_MODE_0000      0             13228   3245  FALL       1
spi.index_RNO_0_2_LC_15_16_0/ltout  LogicCell40_SEQ_MODE_0000    583             13811   3245  RISE       1
I__239/I                            CascadeMux                     0             13811   3245  RISE       1
I__239/O                            CascadeMux                     0             13811   3245  RISE       1
spi.index_2_LC_15_16_1/in2          LogicCell40_SEQ_MODE_1000      0             13811   3245  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_1_LC_13_15_0/lcout
Path End         : spi.TxData_2_LC_15_15_7/in1
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       1920
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          13877
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_1_LC_13_15_0/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   3311  FALL       1
I__262/I                       Odrv4                          0             11957   3311  FALL       1
I__262/O                       Odrv4                        649             12606   3311  FALL       1
I__263/I                       LocalMux                       0             12606   3311  FALL       1
I__263/O                       LocalMux                     768             13374   3311  FALL       1
I__264/I                       InMux                          0             13374   3311  FALL       1
I__264/O                       InMux                        503             13877   3311  FALL       1
spi.TxData_2_LC_15_15_7/in1    LogicCell40_SEQ_MODE_1000      0             13877   3311  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_1_LC_15_17_2/lcout
Path End         : tx_1_LC_13_16_6/in3
Capture Clock    : tx_1_LC_13_16_6/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2463
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14420
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_1_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   3854  FALL       2
I__212/I                        Odrv4                          0             11957   3854  FALL       1
I__212/O                        Odrv4                        649             12606   3854  FALL       1
I__213/I                        Span4Mux_h                     0             12606   3854  FALL       1
I__213/O                        Span4Mux_h                   543             13149   3854  FALL       1
I__215/I                        LocalMux                       0             13149   3854  FALL       1
I__215/O                        LocalMux                     768             13917   3854  FALL       1
I__217/I                        InMux                          0             13917   3854  FALL       1
I__217/O                        InMux                        503             14420   3854  FALL       1
tx_1_LC_13_16_6/in3             LogicCell40_SEQ_MODE_1000      0             14420   3854  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
tx_1_LC_13_16_6/clk                                                       LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_0_LC_15_17_7/lcout
Path End         : LEDGZ0_LC_13_16_5/in3
Capture Clock    : LEDGZ0_LC_13_16_5/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2463
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14420
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       2
I__202/I                        Odrv4                          0             11957   3854  FALL       1
I__202/O                        Odrv4                        649             12606   3854  FALL       1
I__204/I                        Span4Mux_h                     0             12606   3854  FALL       1
I__204/O                        Span4Mux_h                   543             13149   3854  FALL       1
I__205/I                        LocalMux                       0             13149   3854  FALL       1
I__205/O                        LocalMux                     768             13917   3854  FALL       1
I__206/I                        InMux                          0             13917   3854  FALL       1
I__206/O                        InMux                        503             14420   3854  FALL       1
LEDGZ0_LC_13_16_5/in3           LogicCell40_SEQ_MODE_1000      0             14420   3854  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.RxdData_1_LC_15_17_2/lcout
Path End         : spi.RxdData_2_LC_14_14_4/in3
Capture Clock    : spi.RxdData_2_LC_14_14_4/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       2569
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          14526
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.RxdData_1_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1000   1391             11957   3854  FALL       2
I__212/I                        Odrv4                          0             11957   3854  FALL       1
I__212/O                        Odrv4                        649             12606   3854  FALL       1
I__214/I                        Span4Mux_v                     0             12606   3960  FALL       1
I__214/O                        Span4Mux_v                   649             13255   3960  FALL       1
I__216/I                        LocalMux                       0             13255   3960  FALL       1
I__216/O                        LocalMux                     768             14023   3960  FALL       1
I__218/I                        InMux                          0             14023   3960  FALL       1
I__218/O                        InMux                        503             14526   3960  FALL       1
spi.RxdData_2_LC_14_14_4/in3    LogicCell40_SEQ_MODE_1000      0             14526   3960  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI_ibuf_preio/DIN0(spi.MOSI_latched)
Path End         : spi.RxdData_0_LC_15_17_7/in3
Capture Clock    : spi.RxdData_0_LC_15_17_7/clk
Hold Constraint  : 0p
Path slack       : 4777p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                             883
+ Data Path Delay                                                       3894
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15343
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__200/I                                                                  ClkMux                          0              9679  RISE       1
I__200/O                                                                  ClkMux                        887             10566  RISE       1
MOSI_ibuf_preio/INPUTCLK                                                  PRE_IO_PIN_TYPE_000000          0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI_ibuf_preio/DIN0(spi.MOSI_latched)  PRE_IO_PIN_TYPE_000000       883             11449   4777  FALL       1
I__207/I                                Odrv12                         0             11449   4777  FALL       1
I__207/O                                Odrv12                      1232             12681   4777  FALL       1
I__208/I                                Sp12to4                        0             12681   4777  FALL       1
I__208/O                                Sp12to4                      848             13529   4777  FALL       1
I__209/I                                Span4Mux_h                     0             13529   4777  FALL       1
I__209/O                                Span4Mux_h                   543             14072   4777  FALL       1
I__210/I                                LocalMux                       0             14072   4777  FALL       1
I__210/O                                LocalMux                     768             14840   4777  FALL       1
I__211/I                                InMux                          0             14840   4777  FALL       1
I__211/O                                InMux                        503             15343   4777  FALL       1
spi.RxdData_0_LC_15_17_7/in3            LogicCell40_SEQ_MODE_1000      0             15343   4777  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SCLK_old_LC_14_16_6/lcout
Path End         : spi.SPI_DONE_LC_14_15_2/in1
Capture Clock    : spi.SPI_DONE_LC_14_15_2/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_old_LC_14_16_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SCLK_old_LC_14_16_6/lcout           LogicCell40_SEQ_MODE_1000   1391             11957   3947  FALL       2
I__91/I                                 LocalMux                       0             11957   3947  FALL       1
I__91/O                                 LocalMux                     768             12725   3947  FALL       1
I__93/I                                 InMux                          0             12725   3947  FALL       1
I__93/O                                 InMux                        503             13228   3947  FALL       1
spi.SCLK_old_RNI5H8V1_LC_14_16_1/in3    LogicCell40_SEQ_MODE_0000      0             13228   3947  FALL       1
spi.SCLK_old_RNI5H8V1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL       1
I__113/I                                LocalMux                       0             14102   4808  FALL       1
I__113/O                                LocalMux                     768             14871   4808  FALL       1
I__114/I                                InMux                          0             14871   4808  FALL       1
I__114/O                                InMux                        503             15374   4808  FALL       1
spi.SPI_DONE_LC_14_15_2/in1             LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__194/I                                                                  ClkMux                          0              9679  RISE       1
I__194/O                                                                  ClkMux                        887             10566  RISE       1
spi.SPI_DONE_LC_14_15_2/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.index_1_LC_14_16_7/in3
Capture Clock    : spi.index_1_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout       LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__99/I                               LocalMux                       0             11957   2662  FALL       1
I__99/O                               LocalMux                     768             12725   2662  FALL       1
I__103/I                              InMux                          0             12725   3245  FALL       1
I__103/O                              InMux                        503             13228   3245  FALL       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in3    LogicCell40_SEQ_MODE_0000      0             13228   3245  FALL       1
spi.SS_old_RNIBOQN3_LC_14_16_2/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL       2
I__235/I                              LocalMux                       0             14102   4808  FALL       1
I__235/O                              LocalMux                     768             14871   4808  FALL       1
I__237/I                              InMux                          0             14871   4808  FALL       1
I__237/O                              InMux                        503             15374   4808  FALL       1
spi.index_1_LC_14_16_7/in3            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_1_LC_13_15_0/in3
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__163/I                               LocalMux                       0             14102   4808  FALL       1
I__163/O                               LocalMux                     768             14871   4808  FALL       1
I__171/I                               InMux                          0             14871   4808  FALL       1
I__171/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_1_LC_13_15_0/in3            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_2_LC_15_15_7/in3
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__164/I                               LocalMux                       0             14102   4808  FALL       1
I__164/O                               LocalMux                     768             14871   4808  FALL       1
I__173/I                               InMux                          0             14871   4808  FALL       1
I__173/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_2_LC_15_15_7/in3            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.index_0_LC_14_16_3/in3
Capture Clock    : spi.index_0_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__165/I                               LocalMux                       0             14102   4808  FALL       1
I__165/O                               LocalMux                     768             14871   4808  FALL       1
I__179/I                               InMux                          0             14871   4808  FALL       1
I__179/O                               InMux                        503             15374   4808  FALL       1
spi.index_0_LC_14_16_3/in3             LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_0_LC_14_16_3/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.index_2_LC_15_16_1/in0
Capture Clock    : spi.index_2_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__166/I                               LocalMux                       0             14102   4808  FALL       1
I__166/O                               LocalMux                     768             14871   4808  FALL       1
I__181/I                               InMux                          0             14871   4808  FALL       1
I__181/O                               InMux                        503             15374   4808  FALL       1
spi.index_2_LC_15_16_1/in0             LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_0_LC_13_15_5/in0
Capture Clock    : spi.TxData_0_LC_13_15_5/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__163/I                               LocalMux                       0             14102   4808  FALL       1
I__163/O                               LocalMux                     768             14871   4808  FALL       1
I__172/I                               InMux                          0             14871   4808  FALL       1
I__172/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_0_LC_13_15_5/in0            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_3_LC_15_15_5/in3
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__164/I                               LocalMux                       0             14102   4808  FALL       1
I__164/O                               LocalMux                     768             14871   4808  FALL       1
I__174/I                               InMux                          0             14871   4808  FALL       1
I__174/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_3_LC_15_15_5/in3            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_4_LC_15_15_4/in0
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__164/I                               LocalMux                       0             14102   4808  FALL       1
I__164/O                               LocalMux                     768             14871   4808  FALL       1
I__175/I                               InMux                          0             14871   4808  FALL       1
I__175/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_4_LC_15_15_4/in0            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_5_LC_15_15_0/in0
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__164/I                               LocalMux                       0             14102   4808  FALL       1
I__164/O                               LocalMux                     768             14871   4808  FALL       1
I__176/I                               InMux                          0             14871   4808  FALL       1
I__176/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_5_LC_15_15_0/in0            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_6_LC_15_15_6/in0
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__164/I                               LocalMux                       0             14102   4808  FALL       1
I__164/O                               LocalMux                     768             14871   4808  FALL       1
I__177/I                               InMux                          0             14871   4808  FALL       1
I__177/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_6_LC_15_15_6/in0            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.TxData_7_LC_15_15_1/in3
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__164/I                               LocalMux                       0             14102   4808  FALL       1
I__164/O                               LocalMux                     768             14871   4808  FALL       1
I__178/I                               InMux                          0             14871   4808  FALL       1
I__178/O                               InMux                        503             15374   4808  FALL       1
spi.TxData_7_LC_15_15_1/in3            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.index_1_LC_14_16_7/in1
Capture Clock    : spi.index_1_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__165/I                               LocalMux                       0             14102   4808  FALL       1
I__165/O                               LocalMux                     768             14871   4808  FALL       1
I__180/I                               InMux                          0             14871   4808  FALL       1
I__180/O                               InMux                        503             15374   4808  FALL       1
spi.index_1_LC_14_16_7/in1             LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_1_LC_14_16_7/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.index_2_LC_15_16_1/in3
Capture Clock    : spi.index_2_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       3417
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          15374
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout       LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__99/I                               LocalMux                       0             11957   2662  FALL       1
I__99/O                               LocalMux                     768             12725   2662  FALL       1
I__103/I                              InMux                          0             12725   3245  FALL       1
I__103/O                              InMux                        503             13228   3245  FALL       1
spi.SS_old_RNIBOQN3_LC_14_16_2/in3    LogicCell40_SEQ_MODE_0000      0             13228   3245  FALL       1
spi.SS_old_RNIBOQN3_LC_14_16_2/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL       2
I__236/I                              LocalMux                       0             14102   4808  FALL       1
I__236/O                              LocalMux                     768             14871   4808  FALL       1
I__238/I                              InMux                          0             14871   4808  FALL       1
I__238/O                              InMux                        503             15374   4808  FALL       1
spi.index_2_LC_15_16_1/in3            LogicCell40_SEQ_MODE_1000      0             15374   4808  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.index_2_LC_15_16_1/clk                                                LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_0_LC_13_15_5/ce
Capture Clock    : spi.TxData_0_LC_13_15_5/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__256/I                                LocalMux                       0             14751   5444  FALL       1
I__256/O                                LocalMux                     768             15520   5444  FALL       1
I__258/I                                CEMux                          0             15520   5444  FALL       1
I__258/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_0_LC_13_15_5/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_0_LC_13_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_1_LC_13_15_0/ce
Capture Clock    : spi.TxData_1_LC_13_15_0/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__256/I                                LocalMux                       0             14751   5444  FALL       1
I__256/O                                LocalMux                     768             15520   5444  FALL       1
I__258/I                                CEMux                          0             15520   5444  FALL       1
I__258/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_1_LC_13_15_0/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__191/I                                                                  ClkMux                          0              9679  RISE       1
I__191/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_1_LC_13_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_2_LC_15_15_7/ce
Capture Clock    : spi.TxData_2_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__257/I                                LocalMux                       0             14751   5444  FALL       1
I__257/O                                LocalMux                     768             15520   5444  FALL       1
I__259/I                                CEMux                          0             15520   5444  FALL       1
I__259/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_2_LC_15_15_7/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_2_LC_15_15_7/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_6_LC_15_15_6/ce
Capture Clock    : spi.TxData_6_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__257/I                                LocalMux                       0             14751   5444  FALL       1
I__257/O                                LocalMux                     768             15520   5444  FALL       1
I__259/I                                CEMux                          0             15520   5444  FALL       1
I__259/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_6_LC_15_15_6/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_6_LC_15_15_6/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_3_LC_15_15_5/ce
Capture Clock    : spi.TxData_3_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__257/I                                LocalMux                       0             14751   5444  FALL       1
I__257/O                                LocalMux                     768             15520   5444  FALL       1
I__259/I                                CEMux                          0             15520   5444  FALL       1
I__259/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_3_LC_15_15_5/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_3_LC_15_15_5/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_4_LC_15_15_4/ce
Capture Clock    : spi.TxData_4_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__257/I                                LocalMux                       0             14751   5444  FALL       1
I__257/O                                LocalMux                     768             15520   5444  FALL       1
I__259/I                                CEMux                          0             15520   5444  FALL       1
I__259/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_4_LC_15_15_4/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_4_LC_15_15_4/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_7_LC_15_15_1/ce
Capture Clock    : spi.TxData_7_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__257/I                                LocalMux                       0             14751   5444  FALL       1
I__257/O                                LocalMux                     768             15520   5444  FALL       1
I__259/I                                CEMux                          0             15520   5444  FALL       1
I__259/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_7_LC_15_15_1/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : spi.TxData_5_LC_15_15_0/ce
Capture Clock    : spi.TxData_5_LC_15_15_0/clk
Hold Constraint  : 0p
Path slack       : 5444p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4053
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16010
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout                 LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       3
I__74/I                                 LocalMux                       0             11957   2662  FALL       1
I__74/O                                 LocalMux                     768             12725   2662  FALL       1
I__76/I                                 InMux                          0             12725   5444  FALL       1
I__76/O                                 InMux                        503             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/in3    LogicCell40_SEQ_MODE_0000      0             13228   5444  FALL       1
spi.SCLK_old_RNIRCN41_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_0000    874             14102   5444  FALL       8
I__255/I                                Odrv4                          0             14102   5444  FALL       1
I__255/O                                Odrv4                        649             14751   5444  FALL       1
I__257/I                                LocalMux                       0             14751   5444  FALL       1
I__257/O                                LocalMux                     768             15520   5444  FALL       1
I__259/I                                CEMux                          0             15520   5444  FALL       1
I__259/O                                CEMux                        490             16010   5444  FALL       1
spi.TxData_5_LC_15_15_0/ce              LogicCell40_SEQ_MODE_1000      0             16010   5444  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_5_LC_15_15_0/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_6_LC_14_14_7/ce
Capture Clock    : spi.RxdData_6_LC_14_14_7/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__167/I                               Odrv4                          0             14102   5987  FALL       1
I__167/O                               Odrv4                        649             14751   5987  FALL       1
I__182/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__182/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__184/I                               LocalMux                       0             15294   5987  FALL       1
I__184/O                               LocalMux                     768             16063   5987  FALL       1
I__186/I                               CEMux                          0             16063   5987  FALL       1
I__186/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_6_LC_14_14_7/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_6_LC_14_14_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_7_LC_14_14_6/ce
Capture Clock    : spi.RxdData_7_LC_14_14_6/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__167/I                               Odrv4                          0             14102   5987  FALL       1
I__167/O                               Odrv4                        649             14751   5987  FALL       1
I__182/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__182/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__184/I                               LocalMux                       0             15294   5987  FALL       1
I__184/O                               LocalMux                     768             16063   5987  FALL       1
I__186/I                               CEMux                          0             16063   5987  FALL       1
I__186/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_7_LC_14_14_6/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_7_LC_14_14_6/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_3_LC_14_14_5/ce
Capture Clock    : spi.RxdData_3_LC_14_14_5/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__167/I                               Odrv4                          0             14102   5987  FALL       1
I__167/O                               Odrv4                        649             14751   5987  FALL       1
I__182/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__182/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__184/I                               LocalMux                       0             15294   5987  FALL       1
I__184/O                               LocalMux                     768             16063   5987  FALL       1
I__186/I                               CEMux                          0             16063   5987  FALL       1
I__186/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_3_LC_14_14_5/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_3_LC_14_14_5/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_2_LC_14_14_4/ce
Capture Clock    : spi.RxdData_2_LC_14_14_4/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__167/I                               Odrv4                          0             14102   5987  FALL       1
I__167/O                               Odrv4                        649             14751   5987  FALL       1
I__182/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__182/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__184/I                               LocalMux                       0             15294   5987  FALL       1
I__184/O                               LocalMux                     768             16063   5987  FALL       1
I__186/I                               CEMux                          0             16063   5987  FALL       1
I__186/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_2_LC_14_14_4/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_2_LC_14_14_4/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_5_LC_14_14_3/ce
Capture Clock    : spi.RxdData_5_LC_14_14_3/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__167/I                               Odrv4                          0             14102   5987  FALL       1
I__167/O                               Odrv4                        649             14751   5987  FALL       1
I__182/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__182/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__184/I                               LocalMux                       0             15294   5987  FALL       1
I__184/O                               LocalMux                     768             16063   5987  FALL       1
I__186/I                               CEMux                          0             16063   5987  FALL       1
I__186/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_5_LC_14_14_3/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_5_LC_14_14_3/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_4_LC_14_14_1/ce
Capture Clock    : spi.RxdData_4_LC_14_14_1/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__167/I                               Odrv4                          0             14102   5987  FALL       1
I__167/O                               Odrv4                        649             14751   5987  FALL       1
I__182/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__182/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__184/I                               LocalMux                       0             15294   5987  FALL       1
I__184/O                               LocalMux                     768             16063   5987  FALL       1
I__186/I                               CEMux                          0             16063   5987  FALL       1
I__186/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_4_LC_14_14_1/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__192/I                                                                  ClkMux                          0              9679  RISE       1
I__192/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_4_LC_14_14_1/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_0_LC_15_17_7/ce
Capture Clock    : spi.RxdData_0_LC_15_17_7/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__168/I                               Odrv4                          0             14102   5987  FALL       1
I__168/O                               Odrv4                        649             14751   5987  FALL       1
I__183/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__183/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__185/I                               LocalMux                       0             15294   5987  FALL       1
I__185/O                               LocalMux                     768             16063   5987  FALL       1
I__187/I                               CEMux                          0             16063   5987  FALL       1
I__187/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_0_LC_15_17_7/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_0_LC_15_17_7/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.SS_latched_LC_14_16_4/lcout
Path End         : spi.RxdData_1_LC_15_17_2/ce
Capture Clock    : spi.RxdData_1_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 5987p

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          10566

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       4596
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          16553
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.SS_latched_LC_14_16_4/lcout        LogicCell40_SEQ_MODE_1000   1391             11957   2662  FALL       5
I__98/I                                LocalMux                       0             11957   3510  FALL       1
I__98/O                                LocalMux                     768             12725   3510  FALL       1
I__100/I                               InMux                          0             12725   4808  FALL       1
I__100/O                               InMux                        503             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/in3    LogicCell40_SEQ_MODE_0000      0             13228   4808  FALL       1
spi.SCLK_old_RNIKH0V_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_0000    874             14102   4808  FALL      21
I__168/I                               Odrv4                          0             14102   5987  FALL       1
I__168/O                               Odrv4                        649             14751   5987  FALL       1
I__183/I                               Span4Mux_h                     0             14751   5987  FALL       1
I__183/O                               Span4Mux_h                   543             15294   5987  FALL       1
I__185/I                               LocalMux                       0             15294   5987  FALL       1
I__185/O                               LocalMux                     768             16063   5987  FALL       1
I__187/I                               CEMux                          0             16063   5987  FALL       1
I__187/O                               CEMux                        490             16553   5987  FALL       1
spi.RxdData_1_LC_15_17_2/ce            LogicCell40_SEQ_MODE_1000      0             16553   5987  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__199/I                                                                  ClkMux                          0              9679  RISE       1
I__199/O                                                                  ClkMux                        887             10566  RISE       1
spi.RxdData_1_LC_15_17_2/clk                                              LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SS
Path End         : spi.SS_latched_LC_14_16_4/in3
Capture Clock    : spi.SS_latched_LC_14_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)    -INF
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5623
---------------------------------------   ---- 
End-of-path arrival time (ps)             5623
 
Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
SS                             SPI_TEST_MODULE                0                 0   +INF  RISE       1
SS_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
SS_ibuf_iopad/DOUT             IO_PAD                       590               590   +INF  RISE       1
SS_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
SS_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__105/I                       Odrv12                         0              1080   +INF  FALL       1
I__105/O                       Odrv12                      1232              2312   +INF  FALL       1
I__106/I                       Sp12to4                        0              2312   +INF  FALL       1
I__106/O                       Sp12to4                      848              3159   +INF  FALL       1
I__107/I                       Span4Mux_h                     0              3159   +INF  FALL       1
I__107/O                       Span4Mux_h                   543              3702   +INF  FALL       1
I__108/I                       Span4Mux_v                     0              3702   +INF  FALL       1
I__108/O                       Span4Mux_v                   649              4351   +INF  FALL       1
I__109/I                       LocalMux                       0              4351   +INF  FALL       1
I__109/O                       LocalMux                     768              5120   +INF  FALL       1
I__110/I                       InMux                          0              5120   +INF  FALL       1
I__110/O                       InMux                        503              5623   +INF  FALL       1
spi.SS_latched_LC_14_16_4/in3  LogicCell40_SEQ_MODE_1000      0              5623   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__196/I                                                                  ClkMux                          0              9679  RISE       1
I__196/O                                                                  ClkMux                        887             10566  RISE       1
spi.SS_latched_LC_14_16_4/clk                                             LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI
Path End         : MOSI_ibuf_preio/PADIN(spi.MOSI_latched)
Capture Clock    : MOSI_ibuf_preio/INPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)    -INF
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)     0
+ Launch Clock Source Latency               0
+ Input Delay                               0
+ Data Path Delay                         590
---------------------------------------   --- 
End-of-path arrival time (ps)             590
 
Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
MOSI                                     SPI_TEST_MODULE             0                 0   +INF  RISE       1
MOSI_ibuf_iopad/PACKAGEPIN:in            IO_PAD                      0                 0   +INF  RISE       1
MOSI_ibuf_iopad/DOUT                     IO_PAD                    590               590   +INF  RISE       1
MOSI_ibuf_preio/PADIN(spi.MOSI_latched)  PRE_IO_PIN_TYPE_000000      0               590   +INF  RISE       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__200/I                                                                  ClkMux                          0              9679  RISE       1
I__200/O                                                                  ClkMux                        887             10566  RISE       1
MOSI_ibuf_preio/INPUTCLK                                                  PRE_IO_PIN_TYPE_000000          0             10566  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCK
Path End         : spi.SCLK_latched_LC_15_16_2/in3
Capture Clock    : spi.SCLK_latched_LC_15_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)    -INF
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                              10566
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5490
---------------------------------------   ---- 
End-of-path arrival time (ps)             5490
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCK                              SPI_TEST_MODULE                0                 0   +INF  RISE       1
SCK_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
SCK_ibuf_iopad/DOUT              IO_PAD                       590               590   +INF  RISE       1
SCK_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
SCK_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__224/I                         Odrv4                          0              1080   +INF  FALL       1
I__224/O                         Odrv4                        649              1729   +INF  FALL       1
I__225/I                         Span4Mux_v                     0              1729   +INF  FALL       1
I__225/O                         Span4Mux_v                   649              2378   +INF  FALL       1
I__226/I                         Span4Mux_v                     0              2378   +INF  FALL       1
I__226/O                         Span4Mux_v                   649              3027   +INF  FALL       1
I__227/I                         Span4Mux_v                     0              3027   +INF  FALL       1
I__227/O                         Span4Mux_v                   649              3676   +INF  FALL       1
I__228/I                         Span4Mux_h                     0              3676   +INF  FALL       1
I__228/O                         Span4Mux_h                   543              4219   +INF  FALL       1
I__229/I                         LocalMux                       0              4219   +INF  FALL       1
I__229/O                         LocalMux                     768              4987   +INF  FALL       1
I__230/I                         InMux                          0              4987   +INF  FALL       1
I__230/O                         InMux                        503              5490   +INF  FALL       1
spi.SCLK_latched_LC_15_16_2/in3  LogicCell40_SEQ_MODE_1000      0              5490   +INF  FALL       1

Capture Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__198/I                                                                  ClkMux                          0              9679  RISE       1
I__198/O                                                                  ClkMux                        887             10566  RISE       1
spi.SCLK_latched_LC_15_16_2/clk                                           LogicCell40_SEQ_MODE_1000       0             10566  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi.TxData_7_LC_15_15_1/lcout
Path End         : MISO
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7690
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19647
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__197/I                                                                  ClkMux                          0              9679  RISE       1
I__197/O                                                                  ClkMux                        887             10566  RISE       1
spi.TxData_7_LC_15_15_1/clk                                               LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi.TxData_7_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1000   1391             11957   +INF  RISE       1
I__125/I                        Odrv12                         0             11957   +INF  RISE       1
I__125/O                        Odrv12                      1073             13030   +INF  RISE       1
I__126/I                        Span12Mux_s6_v                 0             13030   +INF  RISE       1
I__126/O                        Span12Mux_s6_v               517             13546   +INF  RISE       1
I__127/I                        Sp12to4                        0             13546   +INF  RISE       1
I__127/O                        Sp12to4                      596             14142   +INF  RISE       1
I__128/I                        IoSpan4Mux                     0             14142   +INF  RISE       1
I__128/O                        IoSpan4Mux                   622             14765   +INF  RISE       1
I__129/I                        LocalMux                       0             14765   +INF  RISE       1
I__129/O                        LocalMux                    1099             15864   +INF  RISE       1
I__130/I                        IoInMux                        0             15864   +INF  RISE       1
I__130/O                        IoInMux                      662             16526   +INF  RISE       1
MISO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             16526   +INF  RISE       1
MISO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             17294   +INF  FALL       1
MISO_obuf_iopad/DIN             IO_PAD                         0             17294   +INF  FALL       1
MISO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             19647   +INF  FALL       1
MISO                            SPI_TEST_MODULE                0             19647   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDGZ0_LC_13_16_5/lcout
Path End         : LEDG
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       8591
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          20548
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__193/I                                                                  ClkMux                          0              9679  RISE       1
I__193/O                                                                  ClkMux                        887             10566  RISE       1
LEDGZ0_LC_13_16_5/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDGZ0_LC_13_16_5/lcout         LogicCell40_SEQ_MODE_1000   1391             11957   +INF  RISE       2
I__55/I                         Odrv12                         0             11957   +INF  RISE       1
I__55/O                         Odrv12                      1073             13030   +INF  RISE       1
I__57/I                         Span12Mux_v                    0             13030   +INF  RISE       1
I__57/O                         Span12Mux_v                  980             14010   +INF  RISE       1
I__58/I                         Sp12to4                        0             14010   +INF  RISE       1
I__58/O                         Sp12to4                      596             14606   +INF  RISE       1
I__59/I                         Span4Mux_s2_v                  0             14606   +INF  RISE       1
I__59/O                         Span4Mux_s2_v                437             15043   +INF  RISE       1
I__60/I                         IoSpan4Mux                     0             15043   +INF  RISE       1
I__60/O                         IoSpan4Mux                   622             15665   +INF  RISE       1
I__61/I                         LocalMux                       0             15665   +INF  RISE       1
I__61/O                         LocalMux                    1099             16764   +INF  RISE       1
I__62/I                         IoInMux                        0             16764   +INF  RISE       1
I__62/O                         IoInMux                      662             17427   +INF  RISE       1
LEDG_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             17427   +INF  RISE       1
LEDG_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             18195   +INF  FALL       1
LEDG_obuf_iopad/DIN             IO_PAD                         0             18195   +INF  FALL       1
LEDG_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             20548   +INF  FALL       1
LEDG                            SPI_TEST_MODULE                0             20548   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDRZ0_LC_13_14_7/lcout
Path End         : LEDR
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (mypll_inst.mypll_inst_pll/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                              10566
+ Clock To Q                                                            1391
+ Data Path Delay                                                       7730
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          19687
 
Launch Clock Path
pin name                                                                  model name                  delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
clk                                                                       SPI_TEST_MODULE                 0                 0  RISE       1
mypll_inst.mypll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0  RISE       1
mypll_inst.mypll_inst_iopad/DOUT                                          IO_PAD                        590               590  RISE       1
mypll_inst.mypll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               590  RISE       1
mypll_inst.mypll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   2718              3308  
mypll_inst.mypll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              3308  RISE       1
--mypll_inst.mypll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__69/I                                                                   Odrv12                          0              3308  RISE       1
I__69/O                                                                   Odrv12                       1073              4381  RISE       1
I__70/I                                                                   Span12Mux_v                     0              4381  RISE       1
I__70/O                                                                   Span12Mux_v                   980              5361  RISE       1
I__71/I                                                                   Span12Mux_s8_v                  0              5361  RISE       1
I__71/O                                                                   Span12Mux_s8_v                715              6076  RISE       1
I__72/I                                                                   LocalMux                        0              6076  RISE       1
I__72/O                                                                   LocalMux                     1099              7175  RISE       1
I__73/I                                                                   IoInMux                         0              7175  RISE       1
I__73/O                                                                   IoInMux                       662              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/USERSIGNALTOGLOBALBUFFER      ICE_GB                          0              7838  RISE       1
mypll_inst.PLLOUTCORE_derived_clock_RNIF7IB/GLOBALBUFFEROUTPUT            ICE_GB                       1589              9427  RISE      34
I__188/I                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__188/O                                                                  gio2CtrlBuf                     0              9427  RISE       1
I__189/I                                                                  GlobalMux                       0              9427  RISE       1
I__189/O                                                                  GlobalMux                     252              9679  RISE       1
I__190/I                                                                  ClkMux                          0              9679  RISE       1
I__190/O                                                                  ClkMux                        887             10566  RISE       1
LEDRZ0_LC_13_14_7/clk                                                     LogicCell40_SEQ_MODE_1000       0             10566  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDRZ0_LC_13_14_7/lcout         LogicCell40_SEQ_MODE_1000   1391             11957   +INF  RISE       3
I__75/I                         Odrv4                          0             11957   +INF  RISE       1
I__75/O                         Odrv4                        596             12553   +INF  RISE       1
I__78/I                         Span4Mux_h                     0             12553   +INF  RISE       1
I__78/O                         Span4Mux_h                   517             13069   +INF  RISE       1
I__79/I                         Span4Mux_v                     0             13069   +INF  RISE       1
I__79/O                         Span4Mux_v                   596             13665   +INF  RISE       1
I__80/I                         Span4Mux_v                     0             13665   +INF  RISE       1
I__80/O                         Span4Mux_v                   596             14261   +INF  RISE       1
I__81/I                         Span4Mux_s3_v                  0             14261   +INF  RISE       1
I__81/O                         Span4Mux_s3_v                543             14804   +INF  RISE       1
I__82/I                         LocalMux                       0             14804   +INF  RISE       1
I__82/O                         LocalMux                    1099             15904   +INF  RISE       1
I__83/I                         IoInMux                        0             15904   +INF  RISE       1
I__83/O                         IoInMux                      662             16566   +INF  RISE       1
LEDR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             16566   +INF  RISE       1
LEDR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             17334   +INF  FALL       1
LEDR_obuf_iopad/DIN             IO_PAD                         0             17334   +INF  FALL       1
LEDR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             19687   +INF  FALL       1
LEDR                            SPI_TEST_MODULE                0             19687   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

