$date
	Mon Jan 27 12:35:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var reg 1 ! CLK $end
$var reg 1 " RST $end
$scope module uut $end
$var wire 1 ! CLK $end
$var wire 1 # EX_MEM_WRITE_in $end
$var wire 1 " RST $end
$var wire 1 $ WB_WRITE_ENABLE_out $end
$var wire 32 % WB_WRITE_DATA_out [31:0] $end
$var wire 5 & WB_RD_out [4:0] $end
$var wire 32 ' NEXT_PC_in [31:0] $end
$var wire 1 ( MEM_WRITE_ENABLE_out $end
$var wire 1 ) MEM_WRITE_ENABLE_in $end
$var wire 5 * MEM_RD_out [4:0] $end
$var wire 5 + MEM_RD_in [4:0] $end
$var wire 32 , MEM_JAL_SELECTED_out [31:0] $end
$var wire 32 - MEM_JAL_SELECTED_in [31:0] $end
$var wire 3 . MEM_FUNC3_out [2:0] $end
$var wire 3 / MEM_FUNC3_in [2:0] $end
$var wire 32 0 MEM_DATA_OUT_out [31:0] $end
$var wire 32 1 MEM_DATA_OUT_in [31:0] $end
$var wire 1 2 MEM_DATA_MEM_SELECT_out $end
$var wire 1 3 MEM_DATA_MEM_SELECT_in $end
$var wire 32 4 IF_PC_out [31:0] $end
$var wire 32 5 IF_PC_in [31:0] $end
$var wire 32 6 IF_PC_PLUS4_out [31:0] $end
$var wire 32 7 IF_PC_PLUS4_in [31:0] $end
$var wire 32 8 IF_INSTRUCTION_out [31:0] $end
$var wire 32 9 IF_INSTRUCTION_in [31:0] $end
$var wire 1 : ID_WRITE_ENABLE_out $end
$var wire 1 ; ID_WRITE_ENABLE_in $end
$var wire 32 < ID_READ_DATA2_out [31:0] $end
$var wire 32 = ID_READ_DATA2_in [31:0] $end
$var wire 32 > ID_READ_DATA1_out [31:0] $end
$var wire 32 ? ID_READ_DATA1_in [31:0] $end
$var wire 5 @ ID_RD_out [4:0] $end
$var wire 5 A ID_RD_in [4:0] $end
$var wire 32 B ID_PC_out [31:0] $end
$var wire 32 C ID_PC_in [31:0] $end
$var wire 1 D ID_PC_SELECT_out $end
$var wire 1 E ID_PC_SELECT_in $end
$var wire 32 F ID_PC_PLUS4_out [31:0] $end
$var wire 32 G ID_PC_PLUS4_in [31:0] $end
$var wire 1 H ID_MEM_WRITE_out $end
$var wire 1 I ID_MEM_WRITE_in $end
$var wire 1 J ID_MEM_READ_out $end
$var wire 1 K ID_MEM_READ_in $end
$var wire 1 L ID_JUMP_out $end
$var wire 1 M ID_JUMP_in $end
$var wire 1 N ID_JAL_SELECT_out $end
$var wire 1 O ID_JAL_SELECT_in $end
$var wire 1 P ID_IMM_SELECT_out $end
$var wire 1 Q ID_IMM_SELECT_in $end
$var wire 32 R ID_IMMEDIATE_out [31:0] $end
$var wire 32 S ID_IMMEDIATE_in [31:0] $end
$var wire 3 T ID_FUNC3_out [2:0] $end
$var wire 3 U ID_FUNC3_in [2:0] $end
$var wire 1 V ID_DATA_MEM_SELECT_out $end
$var wire 1 W ID_DATA_MEM_SELECT_in $end
$var wire 1 X ID_BRANCH_out $end
$var wire 1 Y ID_BRANCH_in $end
$var wire 4 Z ID_ALU_CONTROL_out [3:0] $end
$var wire 4 [ ID_ALU_CONTROL_in [3:0] $end
$var wire 1 \ EX_WRITE_ENABLE_out $end
$var wire 1 ] EX_WRITE_ENABLE_in $end
$var wire 32 ^ EX_READ_DATA2_out [31:0] $end
$var wire 32 _ EX_READ_DATA2_in [31:0] $end
$var wire 5 ` EX_RD_out [4:0] $end
$var wire 5 a EX_RD_in [4:0] $end
$var wire 32 b EX_PC_TARGET_out [31:0] $end
$var wire 1 c EX_MEM_WRITE_out $end
$var wire 1 d EX_MEM_READ_out $end
$var wire 1 e EX_MEM_READ_in $end
$var wire 32 f EX_JAL_SELECTED_out [31:0] $end
$var wire 32 g EX_JAL_SELECTED_in [31:0] $end
$var wire 3 h EX_FUNC3_out [2:0] $end
$var wire 3 i EX_FUNC3_in [2:0] $end
$var wire 1 j EX_DATA_MEM_SELECT_out $end
$var wire 1 k EX_DATA_MEM_SELECT_in $end
$var wire 1 l EX_BRANCH_SELECT_out $end
$var wire 1 m EX $end
$scope module ex_mem $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 \ EX_WRITE_ENABLE $end
$var wire 32 n EX_READ_DATA2 [31:0] $end
$var wire 5 o EX_RD [4:0] $end
$var wire 1 c EX_MEM_WRITE $end
$var wire 1 d EX_MEM_READ $end
$var wire 32 p EX_JAL_SELECTED [31:0] $end
$var wire 3 q EX_FUNC3 [2:0] $end
$var wire 1 j EX_DATA_MEM_SELECT $end
$var reg 1 k MEM_DATA_MEM_SELECT $end
$var reg 3 r MEM_FUNC3 [2:0] $end
$var reg 32 s MEM_JAL_SELECTED [31:0] $end
$var reg 1 e MEM_MEM_READ $end
$var reg 1 m MEM_MEM_WRITE $end
$var reg 5 t MEM_RD [4:0] $end
$var reg 32 u MEM_READ_DATA2 [31:0] $end
$var reg 1 ] MEM_WRITE_ENABLE $end
$upscope $end
$scope module ex_stage $end
$var wire 1 ! CLK $end
$var wire 1 j EX_DATA_MEM_SELECT $end
$var wire 3 v EX_FUNC3 [2:0] $end
$var wire 1 d EX_MEM_READ $end
$var wire 1 c EX_MEM_WRITE $end
$var wire 5 w EX_RD [4:0] $end
$var wire 32 x EX_READ_DATA2 [31:0] $end
$var wire 1 \ EX_WRITE_ENABLE $end
$var wire 1 " RST $end
$var wire 32 y PC_SELECTED [31:0] $end
$var wire 32 z IMM_SELECTED [31:0] $end
$var wire 1 ; ID_WRITE_ENABLE $end
$var wire 32 { ID_READ_DATA2 [31:0] $end
$var wire 32 | ID_READ_DATA1 [31:0] $end
$var wire 5 } ID_RD [4:0] $end
$var wire 1 E ID_PC_SELECT $end
$var wire 32 ~ ID_PC_PLUS4 [31:0] $end
$var wire 32 !" ID_PC [31:0] $end
$var wire 1 I ID_MEM_WRITE $end
$var wire 1 K ID_MEM_READ $end
$var wire 1 M ID_JUMP $end
$var wire 1 O ID_JAL_SELECT $end
$var wire 1 Q ID_IMM_SELECT $end
$var wire 32 "" ID_IMMEDIATE [31:0] $end
$var wire 3 #" ID_FUNC3 [2:0] $end
$var wire 1 W ID_DATA_MEM_SELECT $end
$var wire 1 Y ID_BRANCH $end
$var wire 4 $" ID_ALU_CONTROL [3:0] $end
$var wire 32 %" EX_PC_TARGET [31:0] $end
$var wire 32 &" EX_JAL_SELECTED [31:0] $end
$var wire 1 l EX_BRANCH_SELECT $end
$var wire 32 '" ALU_RESULT [31:0] $end
$scope module alu $end
$var wire 32 (" xor_out [31:0] $end
$var wire 32 )" subOut [31:0] $end
$var wire 32 *" set_less_than_unsigned_out [31:0] $end
$var wire 32 +" set_less_than_out [31:0] $end
$var wire 32 ," orOut [31:0] $end
$var wire 32 -" logical_shift_right_out [31:0] $end
$var wire 32 ." left_shift_out [31:0] $end
$var wire 32 /" arithmetic_shift_right_out [31:0] $end
$var wire 32 0" andOut [31:0] $end
$var wire 32 1" addOut [31:0] $end
$var wire 32 2" DATA2 [31:0] $end
$var wire 32 3" DATA1 [31:0] $end
$var wire 4 4" ALU_OPERATION [3:0] $end
$var reg 32 5" RESULT [31:0] $end
$scope module add_1 $end
$var wire 32 6" DATA2 [31:0] $end
$var wire 32 7" DATA1 [31:0] $end
$var reg 32 8" addOut [31:0] $end
$upscope $end
$scope module and_1 $end
$var wire 32 9" DATA2 [31:0] $end
$var wire 32 :" DATA1 [31:0] $end
$var reg 32 ;" andOut [31:0] $end
$upscope $end
$scope module left_shift $end
$var wire 32 <" DATA2 [31:0] $end
$var wire 32 =" DATA1 [31:0] $end
$var reg 32 >" left_shift_out [31:0] $end
$upscope $end
$scope module or_1 $end
$var wire 32 ?" DATA2 [31:0] $end
$var wire 32 @" DATA1 [31:0] $end
$var reg 32 A" orOut [31:0] $end
$upscope $end
$scope module set_less_than $end
$var wire 32 B" DATA2 [31:0] $end
$var wire 32 C" DATA1 [31:0] $end
$var reg 32 D" set_less_than_out [31:0] $end
$upscope $end
$scope module set_less_than_unsigned $end
$var wire 32 E" DATA2 [31:0] $end
$var wire 32 F" DATA1 [31:0] $end
$var reg 32 G" set_less_than_unsigned_out [31:0] $end
$upscope $end
$scope module shift_right_arithmetic $end
$var wire 32 H" arithmetic_shift_right_out [31:0] $end
$var wire 32 I" DATA2 [31:0] $end
$var wire 32 J" DATA1 [31:0] $end
$upscope $end
$scope module shift_right_logical $end
$var wire 32 K" logical_shift_right_out [31:0] $end
$var wire 32 L" DATA2 [31:0] $end
$var wire 32 M" DATA1 [31:0] $end
$upscope $end
$scope module sub_1 $end
$var wire 32 N" DATA2 [31:0] $end
$var wire 32 O" DATA1 [31:0] $end
$var reg 32 P" subOut [31:0] $end
$upscope $end
$scope module xor_1 $end
$var wire 32 Q" xor_out [31:0] $end
$var wire 32 R" DATA2 [31:0] $end
$var wire 32 S" DATA1 [31:0] $end
$upscope $end
$upscope $end
$scope module branch_control_unit $end
$var wire 32 T" ALU_RESULT [31:0] $end
$var wire 32 U" OUT2 [31:0] $end
$var wire 32 V" OUT1 [31:0] $end
$var wire 1 M JUMP $end
$var wire 3 W" FUNC3 [2:0] $end
$var wire 1 Y BRANCH $end
$var reg 1 l BRANCH_SELECT $end
$var reg 32 X" TARGET_ADDRESS [31:0] $end
$upscope $end
$scope module imm_select $end
$var wire 1 Q SEL $end
$var wire 32 Y" OUT [31:0] $end
$var wire 32 Z" IN1 [31:0] $end
$var wire 32 [" IN0 [31:0] $end
$upscope $end
$scope module jal_select $end
$var wire 32 \" IN0 [31:0] $end
$var wire 1 O SEL $end
$var wire 32 ]" OUT [31:0] $end
$var wire 32 ^" IN1 [31:0] $end
$upscope $end
$scope module pc_select $end
$var wire 1 E SEL $end
$var wire 32 _" OUT [31:0] $end
$var wire 32 `" IN1 [31:0] $end
$var wire 32 a" IN0 [31:0] $end
$upscope $end
$upscope $end
$scope module id_ex $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 : ID_WRITE_ENABLE $end
$var wire 32 b" ID_READ_DATA2 [31:0] $end
$var wire 32 c" ID_READ_DATA1 [31:0] $end
$var wire 5 d" ID_RD [4:0] $end
$var wire 1 D ID_PC_SELECT $end
$var wire 32 e" ID_PC_PLUS4 [31:0] $end
$var wire 32 f" ID_PC [31:0] $end
$var wire 1 H ID_MEM_WRITE $end
$var wire 1 J ID_MEM_READ $end
$var wire 1 L ID_JUMP $end
$var wire 1 N ID_JAL_SELECT $end
$var wire 1 P ID_IMM_SELECT $end
$var wire 32 g" ID_IMMEDIATE [31:0] $end
$var wire 3 h" ID_FUNC3 [2:0] $end
$var wire 1 V ID_DATA_MEM_SELECT $end
$var wire 1 X ID_BRANCH $end
$var wire 4 i" ID_ALU_CONTROL [3:0] $end
$var reg 4 j" EX_ALU_CONTROL [3:0] $end
$var reg 1 Y EX_BRANCH $end
$var reg 1 W EX_DATA_MEM_SELECT $end
$var reg 3 k" EX_FUNC3 [2:0] $end
$var reg 32 l" EX_IMMEDIATE [31:0] $end
$var reg 1 Q EX_IMM_SELECT $end
$var reg 1 O EX_JAL_SELECT $end
$var reg 1 M EX_JUMP $end
$var reg 1 K EX_MEM_READ $end
$var reg 1 I EX_MEM_WRITE $end
$var reg 32 m" EX_PC [31:0] $end
$var reg 32 n" EX_PC_PLUS4 [31:0] $end
$var reg 1 E EX_PC_SELECT $end
$var reg 5 o" EX_RD [4:0] $end
$var reg 32 p" EX_READ_DATA1 [31:0] $end
$var reg 32 q" EX_READ_DATA2 [31:0] $end
$var reg 1 ; EX_WRITE_ENABLE $end
$upscope $end
$scope module id_stage $end
$var wire 1 ! CLK $end
$var wire 32 r" ID_PC [31:0] $end
$var wire 32 s" ID_PC_PLUS4 [31:0] $end
$var wire 1 " RST $end
$var wire 1 $ WB_WRITE_ENABLE $end
$var wire 32 t" WB_WRITE_DATA [31:0] $end
$var wire 5 u" WB_RD [4:0] $end
$var wire 3 v" IMM_PICK [2:0] $end
$var wire 32 w" IF_PC_PLUS4 [31:0] $end
$var wire 32 x" IF_PC [31:0] $end
$var wire 32 y" IF_INSTRUCTION [31:0] $end
$var wire 1 : ID_WRITE_ENABLE $end
$var wire 32 z" ID_READ_DATA2 [31:0] $end
$var wire 32 {" ID_READ_DATA1 [31:0] $end
$var wire 5 |" ID_RD [4:0] $end
$var wire 1 D ID_PC_SELECT $end
$var wire 1 H ID_MEM_WRITE $end
$var wire 1 J ID_MEM_READ $end
$var wire 1 L ID_JUMP $end
$var wire 1 N ID_JAL_SELECT $end
$var wire 1 P ID_IMM_SELECT $end
$var wire 32 }" ID_IMMEDIATE [31:0] $end
$var wire 3 ~" ID_FUNC3 [2:0] $end
$var wire 1 V ID_DATA_MEM_SELECT $end
$var wire 1 X ID_BRANCH $end
$var wire 4 !# ID_ALU_CONTROL [3:0] $end
$var wire 3 "# ALU_OP [2:0] $end
$scope module alu_control $end
$var wire 3 ## FUNC3 [2:0] $end
$var wire 7 $# FUNC7 [6:0] $end
$var wire 3 %# ALU_OP [2:0] $end
$var reg 4 &# ALU_CTRL [3:0] $end
$upscope $end
$scope module control_unit $end
$var wire 3 '# FUNC3 [2:0] $end
$var wire 7 (# FUNC7 [6:0] $end
$var wire 7 )# OPCODE [6:0] $end
$var reg 3 *# ALU_OP [2:0] $end
$var reg 1 X BRANCH $end
$var reg 1 V DATA_MEM_SELECT $end
$var reg 3 +# IMM_PICK [2:0] $end
$var reg 1 P IMM_SELECT $end
$var reg 1 N JAL_SELECT $end
$var reg 1 L JUMP $end
$var reg 1 J MEM_READ $end
$var reg 1 H MEM_WRITE $end
$var reg 1 D PC_SELECT $end
$var reg 1 : WRITE_EN $end
$upscope $end
$scope module imm_pick $end
$var wire 3 ,# IMM_PICK [2:0] $end
$var wire 32 -# INSTRUCTION [31:0] $end
$var reg 32 .# IMMEDIATE [31:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 ! CLK $end
$var wire 5 /# READ_REG1 [4:0] $end
$var wire 5 0# READ_REG2 [4:0] $end
$var wire 1 " RST $end
$var wire 5 1# WRITE_REG [4:0] $end
$var wire 1 $ WRITE_ENABLE $end
$var wire 32 2# WRITE_DATA [31:0] $end
$var wire 32 3# READ_DATA2 [31:0] $end
$var wire 32 4# READ_DATA1 [31:0] $end
$var integer 32 5# i [31:0] $end
$upscope $end
$upscope $end
$scope module if_id $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 32 6# IF_PC_PLUS4 [31:0] $end
$var wire 32 7# IF_PC [31:0] $end
$var wire 32 8# IF_INSTRUCTION [31:0] $end
$var reg 32 9# ID_INSTRUCTION [31:0] $end
$var reg 32 :# ID_PC [31:0] $end
$var reg 32 ;# ID_PC_PLUS4 [31:0] $end
$upscope $end
$scope module if_stage $end
$var wire 1 ! CLK $end
$var wire 32 <# IF_PC [31:0] $end
$var wire 32 =# IF_PC_PLUS4 [31:0] $end
$var wire 1 " RST $end
$var wire 32 ># PC_PLUS4 [31:0] $end
$var wire 32 ?# PC [31:0] $end
$var wire 32 @# NEXT_PC [31:0] $end
$var wire 32 A# IF_INSTRUCTION [31:0] $end
$scope module PC_INST $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 32 B# PC_PLUS4 [31:0] $end
$var wire 32 C# NEXT_PC [31:0] $end
$var reg 32 D# PC [31:0] $end
$upscope $end
$scope module instruction_memory $end
$var wire 32 E# ADDRESS [31:0] $end
$var wire 32 F# INSTRUCTION [31:0] $end
$var parameter 32 G# MEM_SIZE $end
$upscope $end
$upscope $end
$scope module mem_stage $end
$var wire 1 ! CLK $end
$var wire 1 k EX_DATA_MEM_SELECT $end
$var wire 3 H# EX_FUNC3 [2:0] $end
$var wire 32 I# EX_JAL_SELECTED [31:0] $end
$var wire 1 e EX_MEM_READ $end
$var wire 1 # EX_MEM_WRITE $end
$var wire 5 J# EX_RD [4:0] $end
$var wire 32 K# EX_READ_DATA2 [31:0] $end
$var wire 1 ] EX_WRITE_ENABLE $end
$var wire 1 2 MEM_DATA_MEM_SELECT $end
$var wire 3 L# MEM_FUNC3 [2:0] $end
$var wire 32 M# MEM_JAL_SELECTED [31:0] $end
$var wire 5 N# MEM_RD [4:0] $end
$var wire 1 ( MEM_WRITE_ENABLE $end
$var wire 1 " RST $end
$var wire 32 O# MEM_DATA_OUT [31:0] $end
$scope module data_memory $end
$var wire 32 P# ADDRESS [31:0] $end
$var wire 1 ! CLK $end
$var wire 3 Q# FUNC3 [2:0] $end
$var wire 1 e MEM_READ $end
$var wire 1 # MEM_WRITE $end
$var wire 32 R# WRITE_DATA [31:0] $end
$var parameter 32 S# MEM_SIZE $end
$var reg 32 T# READ_DATA [31:0] $end
$upscope $end
$upscope $end
$scope module mem_wb $end
$var wire 1 ! CLK $end
$var wire 1 2 MEM_DATA_MEM_SELECT $end
$var wire 32 U# MEM_DATA_OUT [31:0] $end
$var wire 3 V# MEM_FUNC3 [2:0] $end
$var wire 32 W# MEM_JAL_SELECTED [31:0] $end
$var wire 5 X# MEM_RD [4:0] $end
$var wire 1 ( MEM_WRITE_ENABLE $end
$var wire 1 " RST $end
$var reg 1 3 WB_DATA_MEM_SELECT $end
$var reg 32 Y# WB_DATA_OUT [31:0] $end
$var reg 3 Z# WB_FUNC3 [2:0] $end
$var reg 32 [# WB_JAL_SELECTED [31:0] $end
$var reg 5 \# WB_RD [4:0] $end
$var reg 1 ) WB_WRITE_ENABLE $end
$upscope $end
$scope module next_pc_mux $end
$var wire 32 ]# IN0 [31:0] $end
$var wire 32 ^# IN1 [31:0] $end
$var wire 1 l SEL $end
$var wire 32 _# OUT [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 1 ! CLK $end
$var wire 1 3 MEM_DATA_MEM_SELECT $end
$var wire 32 `# MEM_DATA_OUT [31:0] $end
$var wire 3 a# MEM_FUNC3 [2:0] $end
$var wire 32 b# MEM_JAL_SELECTED [31:0] $end
$var wire 5 c# MEM_RD [4:0] $end
$var wire 1 ) MEM_WRITE_ENABLE $end
$var wire 1 " RST $end
$var wire 5 d# WB_RD [4:0] $end
$var wire 1 $ WB_WRITE_ENABLE $end
$var wire 32 e# WB_WRITE_DATA [31:0] $end
$var wire 32 f# PROCESSED_DATA_OUT [31:0] $end
$scope module data_mem_select $end
$var wire 32 g# IN0 [31:0] $end
$var wire 1 3 SEL $end
$var wire 32 h# OUT [31:0] $end
$var wire 32 i# IN1 [31:0] $end
$upscope $end
$scope module load_processing_unit $end
$var wire 32 j# DATA_OUT [31:0] $end
$var wire 3 k# FUNC3 [2:0] $end
$var reg 32 l# PROCESSED_DATA_OUT [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 S#
b10000000000 G#
$end
#0
$dumpvars
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b100 _#
b0 ^#
b100 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b10011 F#
b0 E#
b0 D#
b100 C#
b100 B#
b10011 A#
b100 @#
b0 ?#
b100 >#
b100 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b10011 8#
b0 7#
b100 6#
b100000 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b10 &#
b0 %#
b0 $#
b0 ##
b0 "#
b10 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b10 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
bx ]"
bx \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
bx T"
b0 S"
b0 R"
b0 Q"
bx P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
bx G"
b0 F"
b0 E"
bx D"
b0 C"
b0 B"
bx A"
b0 @"
b0 ?"
bx >"
b0 ="
b0 <"
bx ;"
b0 :"
b0 9"
bx 8"
b0 7"
b0 6"
bx 5"
b0 4"
b0 3"
b0 2"
bx 1"
bx 0"
b0 /"
bx ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
b0 ("
bx '"
bx &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
bx p
b0 o
b0 n
0m
0l
0k
0j
b0 i
b0 h
b0 g
bx f
0e
0d
0c
b0 b
b0 a
b0 `
b0 _
b0 ^
0]
0\
b0 [
b10 Z
0Y
0X
0W
0V
b0 U
b0 T
b0 S
b0 R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
b0 G
b0 F
0E
0D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
0;
0:
b0 9
b10011 8
b0 7
b100 6
b0 5
b0 4
03
02
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b100 '
b0 &
b0 %
0$
z#
1"
0!
$end
#1000
b0 f
b0 p
b0 &"
b0 ]"
b0 '"
b0 5"
b0 T"
b0 \"
b0 *"
b0 G"
b0 +"
b0 D"
b0 ."
b0 >"
b0 ,"
b0 A"
b0 1"
b0 8"
b0 0"
b0 ;"
#2000
b0 )"
b0 P"
#5000
b100000 5#
1!
#10000
0!
0"
#15000
b11 "#
b11 %#
b11 *#
1P
1:
b1000 '
b1000 @#
b1000 C#
b1000 _#
b10011 )#
b1000 6
b1000 6#
b1000 =#
b1000 ]#
b1000 >#
b1000 B#
b10010011 8
b10010011 8#
b10010011 A#
b10010011 F#
b100 4
b100 7#
b100 <#
b100 ?#
b100 D#
b100 E#
b100 F
b100 e"
b100 s"
b100 7
b100 w"
b100 ;#
b10011 9
b10011 y"
b10011 -#
b10011 9#
b10 [
b10 $"
b10 4"
b10 j"
1!
#20000
0!
#25000
b1 @
b1 d"
b1 |"
b1100 '
b1100 @#
b1100 C#
b1100 _#
1Q
1\
1;
b100 G
b100 ~
b100 ^"
b100 n"
b1000 F
b1000 e"
b1000 s"
b1000 7
b1000 w"
b1000 ;#
b10010011 9
b10010011 y"
b10010011 -#
b10010011 9#
b100 B
b100 f"
b100 r"
b100 5
b100 x"
b100 :#
b1100 6
b1100 6#
b1100 =#
b1100 ]#
b1100 >#
b1100 B#
b100000000000100010011 8
b100000000000100010011 8#
b100000000000100010011 A#
b100000000000100010011 F#
b1000 4
b1000 7#
b1000 <#
b1000 ?#
b1000 D#
b1000 E#
1!
#30000
0!
#35000
b10000 '
b10000 @#
b10000 C#
b10000 _#
b10 @
b10 d"
b10 |"
b1 0#
b1 R
b1 g"
b1 }"
b1 .#
b10000 6
b10000 6#
b10000 =#
b10000 ]#
b10000 >#
b10000 B#
b1000001000000110110011 8
b1000001000000110110011 8#
b1000001000000110110011 A#
b1000001000000110110011 F#
b1100 4
b1100 7#
b1100 <#
b1100 ?#
b1100 D#
b1100 E#
b1100 F
b1100 e"
b1100 s"
b1100 7
b1100 w"
b1100 ;#
b100000000000100010011 9
b100000000000100010011 y"
b100000000000100010011 -#
b100000000000100010011 9#
b1000 B
b1000 f"
b1000 r"
b1000 5
b1000 x"
b1000 :#
b1000 G
b1000 ~
b1000 ^"
b1000 n"
b1 `
b1 o
b1 w
b1 A
b1 }
b1 o"
b100 C
b100 !"
b100 `"
b100 m"
1(
1]
1!
#40000
0!
#45000
b1 ("
b1 Q"
b0 "#
b0 %#
b0 *#
0P
1:
b1 z
b1 2"
b1 6"
b1 9"
b1 <"
b1 ?"
b1 B"
b1 E"
b1 I"
b1 L"
b1 N"
b1 R"
b1 Y"
b11 @
b11 d"
b11 |"
b10 0#
b1 /#
b110011 )#
b10 R
b10 g"
b10 }"
b10 .#
b10100 '
b10100 @#
b10100 C#
b10100 _#
1$
1)
b1 *
b1 N#
b1 X#
b1 a
b1 t
b1 J#
b1100 G
b1100 ~
b1100 ^"
b1100 n"
b10 `
b10 o
b10 w
b10 A
b10 }
b10 o"
b1 S
b1 ""
b1 Z"
b1 l"
b1000 C
b1000 !"
b1000 `"
b1000 m"
b10000 F
b10000 e"
b10000 s"
b10000 7
b10000 w"
b10000 ;#
b1000001000000110110011 9
b1000001000000110110011 y"
b1000001000000110110011 -#
b1000001000000110110011 9#
b1100 B
b1100 f"
b1100 r"
b1100 5
b1100 x"
b1100 :#
b10100 6
b10100 6#
b10100 =#
b10100 ]#
b10100 >#
b10100 B#
b1100010000000100110011 8
b1100010000000100110011 8#
b1100010000000100110011 A#
b1100010000000100110011 F#
b10000 4
b10000 7#
b10000 <#
b10000 ?#
b10000 D#
b10000 E#
1!
#46000
b1 f
b1 p
b1 &"
b1 ]"
b1 '"
b1 5"
b1 T"
b1 \"
b1 1"
b1 8"
b1 ,"
b1 A"
b1 +"
b1 D"
b1 *"
b1 G"
#47000
b11111111111111111111111111111111 )"
b11111111111111111111111111111111 P"
#50000
0!
#55000
b0 ("
b0 Q"
b11000 '
b11000 @#
b11000 C#
b11000 _#
b10 @
b10 d"
b10 |"
b11 0#
b10 /#
b11 R
b11 g"
b11 }"
b11 .#
b0 z
b0 2"
b0 6"
b0 9"
b0 <"
b0 ?"
b0 B"
b0 E"
b0 I"
b0 L"
b0 N"
b0 R"
b0 Y"
b11000 6
b11000 6#
b11000 =#
b11000 ]#
b11000 >#
b11000 B#
b1000000010000011010000110000011 8
b1000000010000011010000110000011 8#
b1000000010000011010000110000011 A#
b1000000010000011010000110000011 F#
b10100 4
b10100 7#
b10100 <#
b10100 ?#
b10100 D#
b10100 E#
b10100 F
b10100 e"
b10100 s"
b10100 7
b10100 w"
b10100 ;#
b1100010000000100110011 9
b1100010000000100110011 y"
b1100010000000100110011 -#
b1100010000000100110011 9#
b10000 B
b10000 f"
b10000 r"
b10000 5
b10000 x"
b10000 :#
0Q
b10000 G
b10000 ~
b10000 ^"
b10000 n"
b11 `
b11 o
b11 w
b11 A
b11 }
b11 o"
b10 S
b10 ""
b10 Z"
b10 l"
b1100 C
b1100 !"
b1100 `"
b1100 m"
b10 *
b10 N#
b10 X#
b10 a
b10 t
b10 J#
b1 ,
b1 M#
b1 W#
b1 g
b1 s
b1 I#
b1 P#
b1 &
b1 u"
b1 1#
b1 d#
b1 +
b1 \#
b1 c#
1!
#56000
b0 f
b0 p
b0 &"
b0 ]"
b0 '"
b0 5"
b0 T"
b0 \"
b0 *"
b0 G"
b0 +"
b0 D"
b0 ,"
b0 A"
b0 1"
b0 8"
#57000
b0 )"
b0 P"
#60000
0!
#65000
1V
b1 "#
b1 %#
b1 *#
1J
1P
1:
b1 %
b1 t"
b1 2#
b1 e#
b1 h#
b10 T
b10 h"
b10 ~"
b11 @
b11 d"
b11 |"
b10 ##
b100000 $#
b100 0#
b11 /#
b100000 (#
b10 '#
b11 )#
b10000000100 R
b10000000100 g"
b10000000100 }"
b10000000100 .#
b11100 '
b11100 @#
b11100 C#
b11100 _#
b10 &
b10 u"
b10 1#
b10 d#
b10 +
b10 \#
b10 c#
b1 -
b1 [#
b1 b#
b1 g#
b11 *
b11 N#
b11 X#
b11 a
b11 t
b11 J#
b0 ,
b0 M#
b0 W#
b0 g
b0 s
b0 I#
b0 P#
b10100 G
b10100 ~
b10100 ^"
b10100 n"
b10 `
b10 o
b10 w
b10 A
b10 }
b10 o"
b11 S
b11 ""
b11 Z"
b11 l"
b10000 C
b10000 !"
b10000 `"
b10000 m"
b11000 F
b11000 e"
b11000 s"
b11000 7
b11000 w"
b11000 ;#
b1000000010000011010000110000011 9
b1000000010000011010000110000011 y"
b1000000010000011010000110000011 -#
b1000000010000011010000110000011 9#
b10100 B
b10100 f"
b10100 r"
b10100 5
b10100 x"
b10100 :#
b11100 6
b11100 6#
b11100 =#
b11100 ]#
b11100 >#
b11100 B#
bx 8
bx 8#
bx A#
bx F#
b11000 4
b11000 7#
b11000 <#
b11000 ?#
b11000 D#
b11000 E#
1!
#70000
0!
#75000
b1111 Z
b1111 i"
b1111 !#
b1111 &#
bx <
bx b"
bx z"
bx 3#
bx >
bx c"
bx {"
bx 4#
b0 "#
b0 %#
b0 *#
0V
0P
0J
0:
b10000000100 ("
b10000000100 Q"
b100000 '
b100000 @#
b100000 C#
b100000 _#
bx T
bx h"
bx ~"
bx @
bx d"
bx |"
bx ##
bx $#
bx 0#
bx /#
bx (#
bx '#
bx )#
bx R
bx g"
bx }"
bx .#
b10000000100 z
b10000000100 2"
b10000000100 6"
b10000000100 9"
b10000000100 <"
b10000000100 ?"
b10000000100 B"
b10000000100 E"
b10000000100 I"
b10000000100 L"
b10000000100 N"
b10000000100 R"
b10000000100 Y"
b0 %
b0 t"
b0 2#
b0 e#
b0 h#
b100000 6
b100000 6#
b100000 =#
b100000 ]#
b100000 >#
b100000 B#
b11100 4
b11100 7#
b11100 <#
b11100 ?#
b11100 D#
b11100 E#
b11100 F
b11100 e"
b11100 s"
b11100 7
b11100 w"
b11100 ;#
bx 9
bx y"
bx -#
bx 9#
b11000 B
b11000 f"
b11000 r"
b11000 5
b11000 x"
b11000 :#
1Q
1d
1K
1j
1W
b11000 G
b11000 ~
b11000 ^"
b11000 n"
b10 h
b10 q
b10 v
b10 U
b10 #"
b10 W"
b10 k"
b11 `
b11 o
b11 w
b11 A
b11 }
b11 o"
b10000000100 S
b10000000100 ""
b10000000100 Z"
b10000000100 l"
b10100 C
b10100 !"
b10100 `"
b10100 m"
b10 *
b10 N#
b10 X#
b10 a
b10 t
b10 J#
b11 &
b11 u"
b11 1#
b11 d#
b11 +
b11 \#
b11 c#
b0 -
b0 [#
b0 b#
b0 g#
1!
#76000
b10000000100 f
b10000000100 p
b10000000100 &"
b10000000100 ]"
b10000000100 '"
b10000000100 5"
b10000000100 T"
b10000000100 \"
b10000000100 1"
b10000000100 8"
b10000000100 ,"
b10000000100 A"
b1 +"
b1 D"
b1 *"
b1 G"
#77000
b11111111111111111111101111111100 )"
b11111111111111111111101111111100 P"
#80000
0!
#85000
bx ("
bx Q"
bx 0
bx O#
bx T#
bx U#
bx -"
bx K"
bx z
bx 2"
bx 6"
bx 9"
bx <"
bx ?"
bx B"
bx E"
bx I"
bx L"
bx N"
bx R"
bx Y"
bx /"
bx H"
bx y
bx 3"
bx 7"
bx :"
bx ="
bx @"
bx C"
bx F"
bx J"
bx M"
bx O"
bx S"
bx _"
b100100 '
b100100 @#
b100100 C#
b100100 _#
b10 &
b10 u"
b10 1#
b10 d#
b10 +
b10 \#
b10 c#
12
1k
b10 .
b10 L#
b10 V#
b10 i
b10 r
b10 H#
b10 Q#
1e
b11 *
b11 N#
b11 X#
b11 a
b11 t
b11 J#
b10000000100 ,
b10000000100 M#
b10000000100 W#
b10000000100 g
b10000000100 s
b10000000100 I#
b10000000100 P#
0Q
0d
0K
0j
0W
0\
0;
b1111 [
b1111 $"
b1111 4"
b1111 j"
b11100 G
b11100 ~
b11100 ^"
b11100 n"
bx h
bx q
bx v
bx U
bx #"
bx W"
bx k"
bx `
bx o
bx w
bx A
bx }
bx o"
bx S
bx ""
bx Z"
bx l"
bx ^
bx n
bx x
bx =
bx {
bx U"
bx ["
bx q"
bx ?
bx |
bx V"
bx a"
bx p"
b11000 C
b11000 !"
b11000 `"
b11000 m"
b100000 F
b100000 e"
b100000 s"
b100000 7
b100000 w"
b100000 ;#
b11100 B
b11100 f"
b11100 r"
b11100 5
b11100 x"
b11100 :#
b100100 6
b100100 6#
b100100 =#
b100100 ]#
b100100 >#
b100100 B#
b100000 4
b100000 7#
b100000 <#
b100000 ?#
b100000 D#
b100000 E#
1!
#86000
b0 *"
b0 G"
b0 +"
b0 D"
bx ."
bx >"
bx ,"
bx A"
bx 1"
bx 8"
bx 0"
bx ;"
#87000
bx )"
bx P"
#90000
0!
#95000
bx %
bx t"
bx 2#
bx e#
bx h#
b101000 '
b101000 @#
b101000 C#
b101000 _#
b0 0
b0 O#
b0 T#
b0 U#
bx f#
bx i#
bx l#
b101000 6
b101000 6#
b101000 =#
b101000 ]#
b101000 >#
b101000 B#
b100100 4
b100100 7#
b100100 <#
b100100 ?#
b100100 D#
b100100 E#
b100100 F
b100100 e"
b100100 s"
b100100 7
b100100 w"
b100100 ;#
b100000 B
b100000 f"
b100000 r"
b100000 5
b100000 x"
b100000 :#
b100000 G
b100000 ~
b100000 ^"
b100000 n"
b11100 C
b11100 !"
b11100 `"
b11100 m"
02
0k
0(
0]
bx .
bx L#
bx V#
bx i
bx r
bx H#
bx Q#
0e
bx *
bx N#
bx X#
bx a
bx t
bx J#
bx _
bx u
bx K#
bx R#
b10 /
b10 Z#
b10 a#
b10 k#
13
b11 &
b11 u"
b11 1#
b11 d#
b11 +
b11 \#
b11 c#
bx 1
bx Y#
bx `#
bx j#
b10000000100 -
b10000000100 [#
b10000000100 b#
b10000000100 g#
1!
#100000
0!
#105000
b10000000100 %
b10000000100 t"
b10000000100 2#
b10000000100 e#
b10000000100 h#
b0 f#
b0 i#
b0 l#
b101100 '
b101100 @#
b101100 C#
b101100 _#
bx /
bx Z#
bx a#
bx k#
03
0$
0)
bx &
bx u"
bx 1#
bx d#
bx +
bx \#
bx c#
b0 1
b0 Y#
b0 `#
b0 j#
b100100 G
b100100 ~
b100100 ^"
b100100 n"
b100000 C
b100000 !"
b100000 `"
b100000 m"
b101000 F
b101000 e"
b101000 s"
b101000 7
b101000 w"
b101000 ;#
b100100 B
b100100 f"
b100100 r"
b100100 5
b100100 x"
b100100 :#
b101100 6
b101100 6#
b101100 =#
b101100 ]#
b101100 >#
b101100 B#
b101000 4
b101000 7#
b101000 <#
b101000 ?#
b101000 D#
b101000 E#
1!
#110000
b10 Z
b10 i"
b10 !#
b10 &#
b0 <
b0 b"
b0 z"
b0 3#
b0 >
b0 c"
b0 {"
b0 4#
bx f
bx p
bx &"
bx ]"
b0 ("
b0 Q"
b100 '
b100 @#
b100 C#
b100 _#
b0 T
b0 h"
b0 ~"
b0 @
b0 d"
b0 |"
b0 ##
b0 $#
b0 0#
b0 /#
b0 (#
b0 '#
b0 )#
b0 R
b0 g"
b0 }"
b0 .#
bx '"
bx 5"
bx T"
bx \"
b0 -"
b0 K"
b0 /"
b0 H"
b0 z
b0 2"
b0 6"
b0 9"
b0 <"
b0 ?"
b0 B"
b0 E"
b0 I"
b0 L"
b0 N"
b0 R"
b0 Y"
b0 y
b0 3"
b0 7"
b0 :"
b0 ="
b0 @"
b0 C"
b0 F"
b0 J"
b0 M"
b0 O"
b0 S"
b0 _"
b0 %
b0 t"
b0 2#
b0 e#
b0 h#
b100 6
b100 6#
b100 =#
b100 ]#
b100 >#
b100 B#
b10011 8
b10011 8#
b10011 A#
b10011 F#
b0 4
b0 7#
b0 <#
b0 ?#
b0 D#
b0 E#
b0 F
b0 e"
b0 s"
b0 7
b0 w"
b0 ;#
b0 9
b0 y"
b0 -#
b0 9#
b0 B
b0 f"
b0 r"
b0 5
b0 x"
b0 :#
b0 [
b0 $"
b0 4"
b0 j"
b0 G
b0 ~
b0 ^"
b0 n"
b0 h
b0 q
b0 v
b0 U
b0 #"
b0 W"
b0 k"
b0 `
b0 o
b0 w
b0 A
b0 }
b0 o"
b0 S
b0 ""
b0 Z"
b0 l"
b0 ^
b0 n
b0 x
b0 =
b0 {
b0 U"
b0 ["
b0 q"
b0 ?
b0 |
b0 V"
b0 a"
b0 p"
b0 C
b0 !"
b0 `"
b0 m"
b0 .
b0 L#
b0 V#
b0 i
b0 r
b0 H#
b0 Q#
b0 *
b0 N#
b0 X#
b0 a
b0 t
b0 J#
b0 _
b0 u
b0 K#
b0 R#
b0 ,
b0 M#
b0 W#
b0 g
b0 s
b0 I#
b0 P#
b0 /
b0 Z#
b0 a#
b0 k#
b0 &
b0 u"
b0 1#
b0 d#
b0 +
b0 \#
b0 c#
b0 -
b0 [#
b0 b#
b0 g#
b100000 5#
0!
1"
#111000
b0 f
b0 p
b0 &"
b0 ]"
b0 '"
b0 5"
b0 T"
b0 \"
b0 0"
b0 ;"
b0 1"
b0 8"
b0 ,"
b0 A"
b0 ."
b0 >"
#112000
b0 )"
b0 P"
#115000
b100000 5#
1!
#120000
0!
0"
#125000
b11 "#
b11 %#
b11 *#
1P
1:
b1000 '
b1000 @#
b1000 C#
b1000 _#
b10011 )#
b1000 6
b1000 6#
b1000 =#
b1000 ]#
b1000 >#
b1000 B#
b10010011 8
b10010011 8#
b10010011 A#
b10010011 F#
b100 4
b100 7#
b100 <#
b100 ?#
b100 D#
b100 E#
b100 F
b100 e"
b100 s"
b100 7
b100 w"
b100 ;#
b10011 9
b10011 y"
b10011 -#
b10011 9#
b10 [
b10 $"
b10 4"
b10 j"
1!
#130000
0!
#135000
b1 @
b1 d"
b1 |"
b1100 '
b1100 @#
b1100 C#
b1100 _#
1Q
1\
1;
b100 G
b100 ~
b100 ^"
b100 n"
b1000 F
b1000 e"
b1000 s"
b1000 7
b1000 w"
b1000 ;#
b10010011 9
b10010011 y"
b10010011 -#
b10010011 9#
b100 B
b100 f"
b100 r"
b100 5
b100 x"
b100 :#
b1100 6
b1100 6#
b1100 =#
b1100 ]#
b1100 >#
b1100 B#
b100000000000100010011 8
b100000000000100010011 8#
b100000000000100010011 A#
b100000000000100010011 F#
b1000 4
b1000 7#
b1000 <#
b1000 ?#
b1000 D#
b1000 E#
1!
#140000
0!
#145000
b10000 '
b10000 @#
b10000 C#
b10000 _#
b10 @
b10 d"
b10 |"
b1 0#
b1 R
b1 g"
b1 }"
b1 .#
b10000 6
b10000 6#
b10000 =#
b10000 ]#
b10000 >#
b10000 B#
b1000001000000110110011 8
b1000001000000110110011 8#
b1000001000000110110011 A#
b1000001000000110110011 F#
b1100 4
b1100 7#
b1100 <#
b1100 ?#
b1100 D#
b1100 E#
b1100 F
b1100 e"
b1100 s"
b1100 7
b1100 w"
b1100 ;#
b100000000000100010011 9
b100000000000100010011 y"
b100000000000100010011 -#
b100000000000100010011 9#
b1000 B
b1000 f"
b1000 r"
b1000 5
b1000 x"
b1000 :#
b1000 G
b1000 ~
b1000 ^"
b1000 n"
b1 `
b1 o
b1 w
b1 A
b1 }
b1 o"
b100 C
b100 !"
b100 `"
b100 m"
1(
1]
1!
#150000
0!
#155000
b1 ("
b1 Q"
b0 "#
b0 %#
b0 *#
0P
1:
b1 z
b1 2"
b1 6"
b1 9"
b1 <"
b1 ?"
b1 B"
b1 E"
b1 I"
b1 L"
b1 N"
b1 R"
b1 Y"
b11 @
b11 d"
b11 |"
b10 0#
b1 /#
b110011 )#
b10 R
b10 g"
b10 }"
b10 .#
b10100 '
b10100 @#
b10100 C#
b10100 _#
1$
1)
b1 *
b1 N#
b1 X#
b1 a
b1 t
b1 J#
b1100 G
b1100 ~
b1100 ^"
b1100 n"
b10 `
b10 o
b10 w
b10 A
b10 }
b10 o"
b1 S
b1 ""
b1 Z"
b1 l"
b1000 C
b1000 !"
b1000 `"
b1000 m"
b10000 F
b10000 e"
b10000 s"
b10000 7
b10000 w"
b10000 ;#
b1000001000000110110011 9
b1000001000000110110011 y"
b1000001000000110110011 -#
b1000001000000110110011 9#
b1100 B
b1100 f"
b1100 r"
b1100 5
b1100 x"
b1100 :#
b10100 6
b10100 6#
b10100 =#
b10100 ]#
b10100 >#
b10100 B#
b1100010000000100110011 8
b1100010000000100110011 8#
b1100010000000100110011 A#
b1100010000000100110011 F#
b10000 4
b10000 7#
b10000 <#
b10000 ?#
b10000 D#
b10000 E#
1!
#156000
b1 f
b1 p
b1 &"
b1 ]"
b1 '"
b1 5"
b1 T"
b1 \"
b1 *"
b1 G"
b1 +"
b1 D"
b1 ,"
b1 A"
b1 1"
b1 8"
#157000
b11111111111111111111111111111111 )"
b11111111111111111111111111111111 P"
#160000
0!
#165000
b0 ("
b0 Q"
b11000 '
b11000 @#
b11000 C#
b11000 _#
b10 @
b10 d"
b10 |"
b11 0#
b10 /#
b11 R
b11 g"
b11 }"
b11 .#
b0 z
b0 2"
b0 6"
b0 9"
b0 <"
b0 ?"
b0 B"
b0 E"
b0 I"
b0 L"
b0 N"
b0 R"
b0 Y"
b11000 6
b11000 6#
b11000 =#
b11000 ]#
b11000 >#
b11000 B#
b1000000010000011010000110000011 8
b1000000010000011010000110000011 8#
b1000000010000011010000110000011 A#
b1000000010000011010000110000011 F#
b10100 4
b10100 7#
b10100 <#
b10100 ?#
b10100 D#
b10100 E#
b10100 F
b10100 e"
b10100 s"
b10100 7
b10100 w"
b10100 ;#
b1100010000000100110011 9
b1100010000000100110011 y"
b1100010000000100110011 -#
b1100010000000100110011 9#
b10000 B
b10000 f"
b10000 r"
b10000 5
b10000 x"
b10000 :#
0Q
b10000 G
b10000 ~
b10000 ^"
b10000 n"
b11 `
b11 o
b11 w
b11 A
b11 }
b11 o"
b10 S
b10 ""
b10 Z"
b10 l"
b1100 C
b1100 !"
b1100 `"
b1100 m"
b10 *
b10 N#
b10 X#
b10 a
b10 t
b10 J#
b1 ,
b1 M#
b1 W#
b1 g
b1 s
b1 I#
b1 P#
b1 &
b1 u"
b1 1#
b1 d#
b1 +
b1 \#
b1 c#
1!
#166000
b0 f
b0 p
b0 &"
b0 ]"
b0 '"
b0 5"
b0 T"
b0 \"
b0 1"
b0 8"
b0 ,"
b0 A"
b0 +"
b0 D"
b0 *"
b0 G"
#167000
b0 )"
b0 P"
#170000
0!
#175000
1V
b1 "#
b1 %#
b1 *#
1J
1P
1:
b1 %
b1 t"
b1 2#
b1 e#
b1 h#
b10 T
b10 h"
b10 ~"
b11 @
b11 d"
b11 |"
b10 ##
b100000 $#
b100 0#
b11 /#
b100000 (#
b10 '#
b11 )#
b10000000100 R
b10000000100 g"
b10000000100 }"
b10000000100 .#
b11100 '
b11100 @#
b11100 C#
b11100 _#
b10 &
b10 u"
b10 1#
b10 d#
b10 +
b10 \#
b10 c#
b1 -
b1 [#
b1 b#
b1 g#
b11 *
b11 N#
b11 X#
b11 a
b11 t
b11 J#
b0 ,
b0 M#
b0 W#
b0 g
b0 s
b0 I#
b0 P#
b10100 G
b10100 ~
b10100 ^"
b10100 n"
b10 `
b10 o
b10 w
b10 A
b10 }
b10 o"
b11 S
b11 ""
b11 Z"
b11 l"
b10000 C
b10000 !"
b10000 `"
b10000 m"
b11000 F
b11000 e"
b11000 s"
b11000 7
b11000 w"
b11000 ;#
b1000000010000011010000110000011 9
b1000000010000011010000110000011 y"
b1000000010000011010000110000011 -#
b1000000010000011010000110000011 9#
b10100 B
b10100 f"
b10100 r"
b10100 5
b10100 x"
b10100 :#
b11100 6
b11100 6#
b11100 =#
b11100 ]#
b11100 >#
b11100 B#
bx 8
bx 8#
bx A#
bx F#
b11000 4
b11000 7#
b11000 <#
b11000 ?#
b11000 D#
b11000 E#
1!
#180000
0!
#185000
b1111 Z
b1111 i"
b1111 !#
b1111 &#
bx <
bx b"
bx z"
bx 3#
bx >
bx c"
bx {"
bx 4#
b0 "#
b0 %#
b0 *#
0V
0P
0J
0:
b10000000100 ("
b10000000100 Q"
b100000 '
b100000 @#
b100000 C#
b100000 _#
bx T
bx h"
bx ~"
bx @
bx d"
bx |"
bx ##
bx $#
bx 0#
bx /#
bx (#
bx '#
bx )#
bx R
bx g"
bx }"
bx .#
b10000000100 z
b10000000100 2"
b10000000100 6"
b10000000100 9"
b10000000100 <"
b10000000100 ?"
b10000000100 B"
b10000000100 E"
b10000000100 I"
b10000000100 L"
b10000000100 N"
b10000000100 R"
b10000000100 Y"
b0 %
b0 t"
b0 2#
b0 e#
b0 h#
b100000 6
b100000 6#
b100000 =#
b100000 ]#
b100000 >#
b100000 B#
b11100 4
b11100 7#
b11100 <#
b11100 ?#
b11100 D#
b11100 E#
b11100 F
b11100 e"
b11100 s"
b11100 7
b11100 w"
b11100 ;#
bx 9
bx y"
bx -#
bx 9#
b11000 B
b11000 f"
b11000 r"
b11000 5
b11000 x"
b11000 :#
1Q
1d
1K
1j
1W
b11000 G
b11000 ~
b11000 ^"
b11000 n"
b10 h
b10 q
b10 v
b10 U
b10 #"
b10 W"
b10 k"
b11 `
b11 o
b11 w
b11 A
b11 }
b11 o"
b10000000100 S
b10000000100 ""
b10000000100 Z"
b10000000100 l"
b10100 C
b10100 !"
b10100 `"
b10100 m"
b10 *
b10 N#
b10 X#
b10 a
b10 t
b10 J#
b11 &
b11 u"
b11 1#
b11 d#
b11 +
b11 \#
b11 c#
b0 -
b0 [#
b0 b#
b0 g#
1!
#186000
b10000000100 f
b10000000100 p
b10000000100 &"
b10000000100 ]"
b10000000100 '"
b10000000100 5"
b10000000100 T"
b10000000100 \"
b1 *"
b1 G"
b1 +"
b1 D"
b10000000100 ,"
b10000000100 A"
b10000000100 1"
b10000000100 8"
#187000
b11111111111111111111101111111100 )"
b11111111111111111111101111111100 P"
#190000
0!
#195000
bx ("
bx Q"
bx 0
bx O#
bx T#
bx U#
bx -"
bx K"
bx z
bx 2"
bx 6"
bx 9"
bx <"
bx ?"
bx B"
bx E"
bx I"
bx L"
bx N"
bx R"
bx Y"
bx /"
bx H"
bx y
bx 3"
bx 7"
bx :"
bx ="
bx @"
bx C"
bx F"
bx J"
bx M"
bx O"
bx S"
bx _"
b100100 '
b100100 @#
b100100 C#
b100100 _#
b10 &
b10 u"
b10 1#
b10 d#
b10 +
b10 \#
b10 c#
12
1k
b10 .
b10 L#
b10 V#
b10 i
b10 r
b10 H#
b10 Q#
1e
b11 *
b11 N#
b11 X#
b11 a
b11 t
b11 J#
b10000000100 ,
b10000000100 M#
b10000000100 W#
b10000000100 g
b10000000100 s
b10000000100 I#
b10000000100 P#
0Q
0d
0K
0j
0W
0\
0;
b1111 [
b1111 $"
b1111 4"
b1111 j"
b11100 G
b11100 ~
b11100 ^"
b11100 n"
bx h
bx q
bx v
bx U
bx #"
bx W"
bx k"
bx `
bx o
bx w
bx A
bx }
bx o"
bx S
bx ""
bx Z"
bx l"
bx ^
bx n
bx x
bx =
bx {
bx U"
bx ["
bx q"
bx ?
bx |
bx V"
bx a"
bx p"
b11000 C
b11000 !"
b11000 `"
b11000 m"
b100000 F
b100000 e"
b100000 s"
b100000 7
b100000 w"
b100000 ;#
b11100 B
b11100 f"
b11100 r"
b11100 5
b11100 x"
b11100 :#
b100100 6
b100100 6#
b100100 =#
b100100 ]#
b100100 >#
b100100 B#
b100000 4
b100000 7#
b100000 <#
b100000 ?#
b100000 D#
b100000 E#
1!
#196000
bx 0"
bx ;"
bx 1"
bx 8"
bx ,"
bx A"
bx ."
bx >"
b0 +"
b0 D"
b0 *"
b0 G"
#197000
bx )"
bx P"
#200000
0!
#205000
bx %
bx t"
bx 2#
bx e#
bx h#
b101000 '
b101000 @#
b101000 C#
b101000 _#
b0 0
b0 O#
b0 T#
b0 U#
bx f#
bx i#
bx l#
b101000 6
b101000 6#
b101000 =#
b101000 ]#
b101000 >#
b101000 B#
b100100 4
b100100 7#
b100100 <#
b100100 ?#
b100100 D#
b100100 E#
b100100 F
b100100 e"
b100100 s"
b100100 7
b100100 w"
b100100 ;#
b100000 B
b100000 f"
b100000 r"
b100000 5
b100000 x"
b100000 :#
b100000 G
b100000 ~
b100000 ^"
b100000 n"
b11100 C
b11100 !"
b11100 `"
b11100 m"
02
0k
0(
0]
bx .
bx L#
bx V#
bx i
bx r
bx H#
bx Q#
0e
bx *
bx N#
bx X#
bx a
bx t
bx J#
bx _
bx u
bx K#
bx R#
b10 /
b10 Z#
b10 a#
b10 k#
13
b11 &
b11 u"
b11 1#
b11 d#
b11 +
b11 \#
b11 c#
bx 1
bx Y#
bx `#
bx j#
b10000000100 -
b10000000100 [#
b10000000100 b#
b10000000100 g#
1!
#210000
0!
#215000
b10000000100 %
b10000000100 t"
b10000000100 2#
b10000000100 e#
b10000000100 h#
b0 f#
b0 i#
b0 l#
b101100 '
b101100 @#
b101100 C#
b101100 _#
bx /
bx Z#
bx a#
bx k#
03
0$
0)
bx &
bx u"
bx 1#
bx d#
bx +
bx \#
bx c#
b0 1
b0 Y#
b0 `#
b0 j#
b100100 G
b100100 ~
b100100 ^"
b100100 n"
b100000 C
b100000 !"
b100000 `"
b100000 m"
b101000 F
b101000 e"
b101000 s"
b101000 7
b101000 w"
b101000 ;#
b100100 B
b100100 f"
b100100 r"
b100100 5
b100100 x"
b100100 :#
b101100 6
b101100 6#
b101100 =#
b101100 ]#
b101100 >#
b101100 B#
b101000 4
b101000 7#
b101000 <#
b101000 ?#
b101000 D#
b101000 E#
1!
#220000
0!
#225000
b110000 '
b110000 @#
b110000 C#
b110000 _#
b110000 6
b110000 6#
b110000 =#
b110000 ]#
b110000 >#
b110000 B#
b101100 4
b101100 7#
b101100 <#
b101100 ?#
b101100 D#
b101100 E#
b101100 F
b101100 e"
b101100 s"
b101100 7
b101100 w"
b101100 ;#
b101000 B
b101000 f"
b101000 r"
b101000 5
b101000 x"
b101000 :#
b101000 G
b101000 ~
b101000 ^"
b101000 n"
b100100 C
b100100 !"
b100100 `"
b100100 m"
1!
#230000
0!
#235000
b110100 '
b110100 @#
b110100 C#
b110100 _#
b101100 G
b101100 ~
b101100 ^"
b101100 n"
b101000 C
b101000 !"
b101000 `"
b101000 m"
b110000 F
b110000 e"
b110000 s"
b110000 7
b110000 w"
b110000 ;#
b101100 B
b101100 f"
b101100 r"
b101100 5
b101100 x"
b101100 :#
b110100 6
b110100 6#
b110100 =#
b110100 ]#
b110100 >#
b110100 B#
b110000 4
b110000 7#
b110000 <#
b110000 ?#
b110000 D#
b110000 E#
1!
#240000
0!
#245000
b111000 '
b111000 @#
b111000 C#
b111000 _#
b111000 6
b111000 6#
b111000 =#
b111000 ]#
b111000 >#
b111000 B#
b110100 4
b110100 7#
b110100 <#
b110100 ?#
b110100 D#
b110100 E#
b110100 F
b110100 e"
b110100 s"
b110100 7
b110100 w"
b110100 ;#
b110000 B
b110000 f"
b110000 r"
b110000 5
b110000 x"
b110000 :#
b110000 G
b110000 ~
b110000 ^"
b110000 n"
b101100 C
b101100 !"
b101100 `"
b101100 m"
1!
#250000
0!
#255000
b111100 '
b111100 @#
b111100 C#
b111100 _#
b110100 G
b110100 ~
b110100 ^"
b110100 n"
b110000 C
b110000 !"
b110000 `"
b110000 m"
b111000 F
b111000 e"
b111000 s"
b111000 7
b111000 w"
b111000 ;#
b110100 B
b110100 f"
b110100 r"
b110100 5
b110100 x"
b110100 :#
b111100 6
b111100 6#
b111100 =#
b111100 ]#
b111100 >#
b111100 B#
b111000 4
b111000 7#
b111000 <#
b111000 ?#
b111000 D#
b111000 E#
1!
#260000
0!
#265000
b1000000 '
b1000000 @#
b1000000 C#
b1000000 _#
b1000000 6
b1000000 6#
b1000000 =#
b1000000 ]#
b1000000 >#
b1000000 B#
b111100 4
b111100 7#
b111100 <#
b111100 ?#
b111100 D#
b111100 E#
b111100 F
b111100 e"
b111100 s"
b111100 7
b111100 w"
b111100 ;#
b111000 B
b111000 f"
b111000 r"
b111000 5
b111000 x"
b111000 :#
b111000 G
b111000 ~
b111000 ^"
b111000 n"
b110100 C
b110100 !"
b110100 `"
b110100 m"
1!
#270000
0!
#275000
b1000100 '
b1000100 @#
b1000100 C#
b1000100 _#
b111100 G
b111100 ~
b111100 ^"
b111100 n"
b111000 C
b111000 !"
b111000 `"
b111000 m"
b1000000 F
b1000000 e"
b1000000 s"
b1000000 7
b1000000 w"
b1000000 ;#
b111100 B
b111100 f"
b111100 r"
b111100 5
b111100 x"
b111100 :#
b1000100 6
b1000100 6#
b1000100 =#
b1000100 ]#
b1000100 >#
b1000100 B#
b1000000 4
b1000000 7#
b1000000 <#
b1000000 ?#
b1000000 D#
b1000000 E#
1!
#280000
0!
#285000
b1001000 '
b1001000 @#
b1001000 C#
b1001000 _#
b1001000 6
b1001000 6#
b1001000 =#
b1001000 ]#
b1001000 >#
b1001000 B#
b1000100 4
b1000100 7#
b1000100 <#
b1000100 ?#
b1000100 D#
b1000100 E#
b1000100 F
b1000100 e"
b1000100 s"
b1000100 7
b1000100 w"
b1000100 ;#
b1000000 B
b1000000 f"
b1000000 r"
b1000000 5
b1000000 x"
b1000000 :#
b1000000 G
b1000000 ~
b1000000 ^"
b1000000 n"
b111100 C
b111100 !"
b111100 `"
b111100 m"
1!
#290000
0!
#295000
b1001100 '
b1001100 @#
b1001100 C#
b1001100 _#
b1000100 G
b1000100 ~
b1000100 ^"
b1000100 n"
b1000000 C
b1000000 !"
b1000000 `"
b1000000 m"
b1001000 F
b1001000 e"
b1001000 s"
b1001000 7
b1001000 w"
b1001000 ;#
b1000100 B
b1000100 f"
b1000100 r"
b1000100 5
b1000100 x"
b1000100 :#
b1001100 6
b1001100 6#
b1001100 =#
b1001100 ]#
b1001100 >#
b1001100 B#
b1001000 4
b1001000 7#
b1001000 <#
b1001000 ?#
b1001000 D#
b1001000 E#
1!
#300000
0!
#305000
b1010000 '
b1010000 @#
b1010000 C#
b1010000 _#
b1010000 6
b1010000 6#
b1010000 =#
b1010000 ]#
b1010000 >#
b1010000 B#
b1001100 4
b1001100 7#
b1001100 <#
b1001100 ?#
b1001100 D#
b1001100 E#
b1001100 F
b1001100 e"
b1001100 s"
b1001100 7
b1001100 w"
b1001100 ;#
b1001000 B
b1001000 f"
b1001000 r"
b1001000 5
b1001000 x"
b1001000 :#
b1001000 G
b1001000 ~
b1001000 ^"
b1001000 n"
b1000100 C
b1000100 !"
b1000100 `"
b1000100 m"
1!
#310000
0!
#315000
b1010100 '
b1010100 @#
b1010100 C#
b1010100 _#
b1001100 G
b1001100 ~
b1001100 ^"
b1001100 n"
b1001000 C
b1001000 !"
b1001000 `"
b1001000 m"
b1010000 F
b1010000 e"
b1010000 s"
b1010000 7
b1010000 w"
b1010000 ;#
b1001100 B
b1001100 f"
b1001100 r"
b1001100 5
b1001100 x"
b1001100 :#
b1010100 6
b1010100 6#
b1010100 =#
b1010100 ]#
b1010100 >#
b1010100 B#
b1010000 4
b1010000 7#
b1010000 <#
b1010000 ?#
b1010000 D#
b1010000 E#
1!
#320000
0!
