
{
  "name":           "CD4011",
  "datasheet":      "https://www.electroschematics.com/wp-content/uploads/2011/04/HEF4011B.pdf",
  "details":        "",
  "summary":        "Four dual-input AND gates. This page applies to: CD4011, BU4011, HEF4011.",
  "style":          "DIP",
  "number_of_pins": 14,
  "tags": ["cmos", "logic", "gate", "and"],
  "pins": [
    [["1",  "1A"],  ["14", "Vdd"]],
    [["2",  "1B"],  ["13", "4B"]],
    [["3",  "1Y"],  ["12", "4A"]],
    [["4",  "2Y"],  ["11", "4Y"]],
    [["5",  "2A"],  ["10", "3Y"]],
    [["6",  "2B"],  [" 9", "3B"]],
    [["7",  "Vss"], [" 8", "3A"]]
  ],
  "pin_functions": [
    ["1",   "1A",   "Input for AND gate #1."],
    ["2",   "1B",   "Input for AND gate #1."],
    ["3",   "1Y",   "Output for AND gate #1."],
    ["4",   "2Y",   "Output for AND gate #2."],
    ["5",   "2A",   "Input for AND gate #2."],
    ["6",   "2B",   "Input for AND gate #2."],
    ["7",   "Vss",  "Ground (0V)."],
    "--",
    ["8",   "3A",   "Input for AND gate #3."],
    ["9",   "3B",   "Input for AND gate #3."],
    ["10",  "3Y",   "Output for AND gate #3."],
    ["11",  "4Y",   "Output for AND gate #4."],
    ["12",  "4A",   "Input for AND gate #4."],
    ["13",  "4B",   "Input for AND gate #4."],
    ["14",  "Vdd",  "Supply voltage."]
  ]
}
