{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 15:36:52 2014 " "Info: Processing started: Fri May 16 15:36:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Info: Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Medipix_prj EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"Medipix_prj\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Info: Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll2.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/db/cpu_pll_altpll2.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll2.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/db/cpu_pll_altpll2.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll2.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/db/cpu_pll_altpll2.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Warning: Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 0 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "medipix.sdc " "Info: Reading SDC File: 'medipix.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 13 Clk125 port " "Warning: Ignored filter at medipix.sdc(13): Clk125 could not be matched with a port" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 13 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock medipix.sdc 13 Argument <targets> is an empty collection " "Warning: Ignored create_clock at medipix.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk125\} -period 8.000 -waveform \{ 0.000 4.000 \} \[get_ports \{Clk125\}\] " "Info: create_clock -name \{Clk125\} -period 8.000 -waveform \{ 0.000 4.000 \} \[get_ports \{Clk125\}\]" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 13 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 14 Clk_out_Mdpx port " "Warning: Ignored filter at medipix.sdc(14): Clk_out_Mdpx could not be matched with a port" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 14 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock medipix.sdc 14 Argument <targets> is an empty collection " "Warning: Ignored create_clock at medipix.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk_out_Mdpx\} -period 16.000 -waveform \{ 0.000 8.000 \} \[get_ports \{Clk_out_Mdpx\}\] " "Info: create_clock -name \{Clk_out_Mdpx\} -period 16.000 -waveform \{ 0.000 8.000 \} \[get_ports \{Clk_out_Mdpx\}\]" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 14 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 14 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 15 Clk_in_Mdpx port " "Warning: Ignored filter at medipix.sdc(15): Clk_in_Mdpx could not be matched with a port" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 15 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock medipix.sdc 15 Argument <targets> is an empty collection " "Warning: Ignored create_clock at medipix.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk_in_Mdpx\} -period 16.000 -waveform \{ 0.000 8.000 \} \[get_ports \{Clk_in_Mdpx\}\] " "Info: create_clock -name \{Clk_in_Mdpx\} -period 16.000 -waveform \{ 0.000 8.000 \} \[get_ports \{Clk_in_Mdpx\}\]" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 15 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 15 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 16 Eth_Rxc port " "Warning: Ignored filter at medipix.sdc(16): Eth_Rxc could not be matched with a port" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 16 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock medipix.sdc 16 Argument <targets> is an empty collection " "Warning: Ignored create_clock at medipix.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Eth_Rxc\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{Eth_Rxc\}\]  " "Info: create_clock -name \{Eth_Rxc\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{Eth_Rxc\}\] " {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 16 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 16 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 53 Clk125 clock " "Warning: Ignored filter at medipix.sdc(53): Clk125 could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 54 Eth_Rxc clock " "Warning: Ignored filter at medipix.sdc(54): Eth_Rxc could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 54 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 55 Clk_out_Mdpx clock " "Warning: Ignored filter at medipix.sdc(55): Clk_out_Mdpx could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 55 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 56 Clk_in_Mdpx clock " "Warning: Ignored filter at medipix.sdc(56): Clk_in_Mdpx could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 56 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 57 u_cpu_pll\|*\|clk\[0\] clock " "Warning: Ignored filter at medipix.sdc(57): u_cpu_pll\|*\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 57 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 58 u_cpu_pll\|*\|clk\[1\] clock " "Warning: Ignored filter at medipix.sdc(58): u_cpu_pll\|*\|clk\[1\] could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 58 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "medipix.sdc 59 u_cpu_pll\|*\|clk\[2\] clock " "Warning: Ignored filter at medipix.sdc(59): u_cpu_pll\|*\|clk\[2\] could not be matched with a clock" {  } { { "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/medipix.sdc" 59 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Info: Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        Clk25 " "Info:   40.000        Clk25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: 1000.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   20.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk25~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Info: Automatically promoted node Clk25~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 2119 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Top_Medipix.bdf" "" { Schematic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/Top_Medipix.bdf" { { 200 8 176 216 "Clk25" "" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk25~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 3324 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll2.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/db/cpu_pll_altpll2.v" 77 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:inst5|altpll:altpll_component|cpu_pll_altpll2:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 111 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node cpu_pll:inst5\|altpll:altpll_component\|cpu_pll_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll2.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/db/cpu_pll_altpll2.v" 77 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:inst5|altpll:altpll_component|cpu_pll_altpll2:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 111 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 2480 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 3182 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 1023 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/" 0 { } { { 0 { 0 ""} 0 2250 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Clk125 " "Warning: Ignored I/O standard assignment to node \"Clk125\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk125" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Clk_in_Mdpx " "Warning: Ignored I/O standard assignment to node \"Clk_in_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_in_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Clk_out_Mdpx " "Warning: Ignored I/O standard assignment to node \"Clk_out_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_out_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Cont_sel_out_Mdpx " "Warning: Ignored I/O standard assignment to node \"Cont_sel_out_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cont_sel_out_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[0\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[0\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[1\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[1\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[2\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[2\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[3\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[3\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[4\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[4\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[5\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[5\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[6\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[6\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Data_in_Mdpx\[7\] " "Warning: Ignored I/O standard assignment to node \"Data_in_Mdpx\[7\]\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "En_in_Mdpx " "Warning: Ignored I/O standard assignment to node \"En_in_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_in_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MtxClr_out_Mdpx " "Warning: Ignored I/O standard assignment to node \"MtxClr_out_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MtxClr_out_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Reset_out_Mdpx " "Warning: Ignored I/O standard assignment to node \"Reset_out_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_out_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Shutter_out_Mdpx " "Warning: Ignored I/O standard assignment to node \"Shutter_out_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Shutter_out_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TPSWT_out_Mdpx " "Warning: Ignored I/O standard assignment to node \"TPSWT_out_Mdpx\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TPSWT_out_Mdpx" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk125 " "Warning: Node \"Clk125\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk125" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_in_Mdpx " "Warning: Node \"Clk_in_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_in_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_in_Mdpx(n) " "Warning: Node \"Clk_in_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_in_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_out_Mdpx " "Warning: Node \"Clk_out_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_out_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_out_Mdpx(n) " "Warning: Node \"Clk_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Cont_sel_out_Mdpx " "Warning: Node \"Cont_sel_out_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cont_sel_out_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Cont_sel_out_Mdpx(n) " "Warning: Node \"Cont_sel_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cont_sel_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[0\] " "Warning: Node \"Data_in_Mdpx\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[0\](n) " "Warning: Node \"Data_in_Mdpx\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[0\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[1\] " "Warning: Node \"Data_in_Mdpx\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[1\](n) " "Warning: Node \"Data_in_Mdpx\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[1\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[2\] " "Warning: Node \"Data_in_Mdpx\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[2\](n) " "Warning: Node \"Data_in_Mdpx\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[2\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[3\] " "Warning: Node \"Data_in_Mdpx\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[3\](n) " "Warning: Node \"Data_in_Mdpx\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[3\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[4\] " "Warning: Node \"Data_in_Mdpx\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[4\](n) " "Warning: Node \"Data_in_Mdpx\[4\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[4\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[5\] " "Warning: Node \"Data_in_Mdpx\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[5\](n) " "Warning: Node \"Data_in_Mdpx\[5\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[5\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[6\] " "Warning: Node \"Data_in_Mdpx\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[6\](n) " "Warning: Node \"Data_in_Mdpx\[6\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[6\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[7\] " "Warning: Node \"Data_in_Mdpx\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_in_Mdpx\[7\](n) " "Warning: Node \"Data_in_Mdpx\[7\](n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[7\](n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Data_out_Mdpx(n) " "Warning: Node \"Data_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "En_in_Mdpx " "Warning: Node \"En_in_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_in_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "En_in_Mdpx(n) " "Warning: Node \"En_in_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_in_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "En_out_Mdpx(n) " "Warning: Node \"En_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MtxClr_out_Mdpx " "Warning: Node \"MtxClr_out_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MtxClr_out_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MtxClr_out_Mdpx(n) " "Warning: Node \"MtxClr_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MtxClr_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Reset_out_Mdpx " "Warning: Node \"Reset_out_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_out_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Reset_out_Mdpx(n) " "Warning: Node \"Reset_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Shutter_out_Mdpx " "Warning: Node \"Shutter_out_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Shutter_out_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Shutter_out_Mdpx(n) " "Warning: Node \"Shutter_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Shutter_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPSWT_out_Mdpx " "Warning: Node \"TPSWT_out_Mdpx\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TPSWT_out_Mdpx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPSWT_out_Mdpx(n) " "Warning: Node \"TPSWT_out_Mdpx(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TPSWT_out_Mdpx(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X47_Y37 X58_Y49 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X47_Y37 to location X58_Y49" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WLLU_DESIGN_HAS_UNUSED_MEMBER_OFS" "" "Warning: One or more LogicLock region membership assignments are unused" { { "Warning" "WLLU_UNUSED_MEMBER_AND_REGION" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC " "Warning: \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC\" in region \"Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC\"" {  } {  } 0 0 "\"%1!s!\" in region \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WLLU_UNUSED_MEMBER_AND_REGION" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH " "Warning: \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH\" in region \"Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH\"" {  } {  } 0 0 "\"%1!s!\" in region \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WLLU_UNUSED_MEMBER_AND_REGION" "Rx_Data_Medipix:u_Rx_Data_Medipix Rx_Data_Medipix:u_Rx_Data_Medipix " "Warning: \"Rx_Data_Medipix:u_Rx_Data_Medipix\" in region \"Rx_Data_Medipix:u_Rx_Data_Medipix\"" {  } {  } 0 0 "\"%1!s!\" in region \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WLLU_UNUSED_MEMBER_AND_REGION" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_OMR:u_Gera_Rajada_OMR Gera_Rajada_OMR:u_Gera_Rajada_OMR " "Warning: \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_OMR:u_Gera_Rajada_OMR\" in region \"Gera_Rajada_OMR:u_Gera_Rajada_OMR\"" {  } {  } 0 0 "\"%1!s!\" in region \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "One or more LogicLock region membership assignments are unused" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/Medipix_prj.fit.smsg " "Info: Generated suppressed messages file C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/enc_dec_flsr/Medipix_prj.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Info: Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 15:37:02 2014 " "Info: Processing ended: Fri May 16 15:37:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
