static inline T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( V_2 -> V_3 == V_4 ) ? 0x10 : 0 ;\r\n}\r\nstatic void F_2 ( struct V_1 * V_2 , T_1 V_5 , T_1 V_6 ,\r\nstruct V_7 * V_8 )\r\n{\r\nT_1 V_9 = 0 , V_10 = F_1 ( V_2 ) ;\r\nF_3 ( V_2 , V_11 + V_10 , & V_9 ) ;\r\nV_9 = ( V_9 & ~ ( 3 << ( ( 3 - V_5 ) << 1 ) ) ) | ( ( F_4 ( V_8 -> V_12 , 1 , 4 ) - 1 ) << ( ( 3 - V_5 ) << 1 ) ) ;\r\nF_5 ( V_2 , V_11 + V_10 , V_9 ) ;\r\nF_5 ( V_2 , V_13 + V_10 + ( 1 - ( V_5 >> 1 ) ) ,\r\n( ( F_4 ( V_8 -> V_14 , 1 , 16 ) - 1 ) << 4 ) | ( F_4 ( V_8 -> V_15 , 1 , 16 ) - 1 ) ) ;\r\nF_5 ( V_2 , V_16 + V_10 + ( 3 - V_5 ) ,\r\n( ( F_4 ( V_8 -> V_17 , 1 , 16 ) - 1 ) << 4 ) | ( F_4 ( V_8 -> V_18 , 1 , 16 ) - 1 ) ) ;\r\nswitch ( V_6 ) {\r\ncase V_19 : V_9 = V_8 -> V_20 ? ( 0xc0 | ( F_4 ( V_8 -> V_20 , 2 , 5 ) - 2 ) ) : 0x03 ; break;\r\ncase V_21 : V_9 = V_8 -> V_20 ? ( 0xc0 | V_22 [ F_4 ( V_8 -> V_20 , 2 , 10 ) ] ) : 0x03 ; break;\r\ncase V_23 : V_9 = V_8 -> V_20 ? ( 0xc0 | V_22 [ F_4 ( V_8 -> V_20 , 1 , 10 ) ] ) : 0x03 ; break;\r\ncase V_24 : V_9 = V_8 -> V_20 ? ( 0xc0 | V_22 [ F_4 ( V_8 -> V_20 , 1 , 15 ) ] ) : 0x03 ; break;\r\ndefault: return;\r\n}\r\nif ( V_8 -> V_20 )\r\nF_5 ( V_2 , V_25 + V_10 + 3 - V_5 , V_9 ) ;\r\n}\r\nstatic void F_6 ( T_2 * V_26 , T_3 * V_27 )\r\n{\r\nstruct V_1 * V_2 = F_7 ( V_26 -> V_2 ) ;\r\nT_3 * V_28 = F_8 ( V_27 ) ;\r\nstruct V_7 V_9 , V_29 ;\r\nint V_30 , V_31 ;\r\nT_1 V_6 = V_26 -> V_32 ;\r\nconst T_1 V_33 = V_27 -> V_34 ;\r\nV_30 = 1000000000 / V_35 ;\r\nV_31 = ( V_6 == V_19 ) ? V_30 : ( V_30 / 2 ) ;\r\nF_9 ( V_27 , V_33 , & V_9 , V_30 , V_31 ) ;\r\nif ( V_28 ) {\r\nF_9 ( V_28 , V_28 -> V_36 , & V_29 , V_30 , V_31 ) ;\r\nF_10 ( & V_29 , & V_9 , & V_9 , V_37 ) ;\r\n}\r\nif ( V_33 == V_38 && V_35 <= 33333 ) V_9 . V_20 = 1 ;\r\nif ( V_33 == V_39 && V_35 <= 33333 ) V_9 . V_20 = 15 ;\r\nF_2 ( V_2 , V_27 -> V_5 , V_6 , & V_9 ) ;\r\n}\r\nstatic void F_11 ( T_2 * V_26 , T_3 * V_27 )\r\n{\r\nV_27 -> V_34 = V_27 -> V_36 ;\r\nF_6 ( V_26 , V_27 ) ;\r\n}\r\nstatic void F_12 ( struct V_1 * V_2 )\r\n{\r\nV_40 = 0x03 ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nint V_41 ;\r\nT_4 V_42 = 0 ;\r\nT_1 V_9 = 0 , V_10 = F_1 ( V_2 ) ;\r\nF_3 ( V_2 , V_43 + V_10 , & V_9 ) ;\r\nF_14 ( V_2 , V_25 + V_10 , & V_42 ) ;\r\nV_40 = ( ( V_9 & 0x3 ) ? 1 : 0 ) | ( ( V_9 & 0xc ) ? 2 : 0 ) ;\r\nfor ( V_41 = 24 ; V_41 >= 0 ; V_41 -= 8 )\r\nif ( ( ( V_42 >> V_41 ) & 4 ) && ! ( V_40 & ( 1 << ( 1 - ( V_41 >> 4 ) ) ) ) ) {\r\nF_15 (KERN_WARNING DRV_NAME L_1\r\nL_2 ,\r\npci_name(dev)) ;\r\nV_40 |= ( 1 << ( 1 - ( V_41 >> 4 ) ) ) ;\r\n}\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_9 = 0 , V_10 = F_1 ( V_2 ) ;\r\nif ( V_2 -> V_3 == V_44 &&\r\nV_2 -> V_45 == V_46 )\r\n;\r\nelse if ( V_2 -> V_3 == V_44 &&\r\nV_2 -> V_45 == V_47 )\r\nF_12 ( V_2 ) ;\r\nelse\r\nF_13 ( V_2 ) ;\r\nF_3 ( V_2 , V_48 + V_10 , & V_9 ) ;\r\nif ( V_2 -> V_3 == V_44 &&\r\nV_2 -> V_45 == V_49 )\r\nV_9 &= 0x0f ;\r\nelse\r\nV_9 |= 0xf0 ;\r\nF_5 ( V_2 , V_48 + V_10 , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_17 ( T_2 * V_26 )\r\n{\r\nif ( ( V_40 >> V_26 -> V_50 ) & 1 )\r\nreturn V_51 ;\r\nelse\r\nreturn V_52 ;\r\n}\r\nstatic int T_5 F_18 ( struct V_1 * V_2 , const struct V_53 * V_54 )\r\n{\r\nstruct V_55 V_56 ;\r\nT_1 V_57 = V_54 -> V_58 ;\r\nV_56 = V_59 [ V_57 ] ;\r\nif ( V_57 == 1 ) {\r\nif ( V_2 -> V_60 <= 7 )\r\nV_56 . V_61 = 0 ;\r\nV_56 . V_62 |= V_63 ;\r\n} else if ( V_57 == 3 ) {\r\nif ( V_2 -> V_64 == V_44 &&\r\nV_2 -> V_65 == V_66 )\r\nV_56 . V_6 = V_23 ;\r\n}\r\nif ( V_2 -> V_3 == V_4 &&\r\nF_19 ( V_2 ) )\r\nV_56 . V_62 |= V_67 ;\r\nF_15 ( V_68 L_3 ,\r\nV_56 . V_69 , F_20 ( V_2 ) , V_70 [ F_21 ( V_56 . V_6 ) - 1 ] ) ;\r\nV_35 = ( V_71 ? V_71 : 33 ) * 1000 ;\r\nswitch ( V_35 ) {\r\ncase 33000 : V_35 = 33333 ; break;\r\ncase 37000 : V_35 = 37500 ; break;\r\ncase 41000 : V_35 = 41666 ; break;\r\n}\r\nif ( V_35 < 20000 || V_35 > 50000 ) {\r\nF_15 ( V_72 L_4\r\nL_5 ,\r\nV_56 . V_69 , V_35 ) ;\r\nV_35 = 33333 ;\r\n}\r\nreturn F_22 ( V_2 , & V_56 , NULL ) ;\r\n}\r\nstatic int T_6 F_23 ( void )\r\n{\r\nreturn F_24 ( & V_73 ) ;\r\n}\r\nstatic void T_7 F_25 ( void )\r\n{\r\nF_26 ( & V_73 ) ;\r\n}
