
Zahoreni_zdroju.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc70  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  0800dd30  0800dd30  0001dd30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e08c  0800e08c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800e08c  0800e08c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e08c  0800e08c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e08c  0800e08c  0001e08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e090  0800e090  0001e090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800e094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001468  200001e0  0800e274  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001648  0800e274  00021648  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c2d9  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051a0  00000000  00000000  0004c4e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001788  00000000  00000000  00051688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015a0  00000000  00000000  00052e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002074f  00000000  00000000  000543b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020d33  00000000  00000000  00074aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4839  00000000  00000000  00095832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013a06b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000576c  00000000  00000000  0013a0c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800dd18 	.word	0x0800dd18

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800dd18 	.word	0x0800dd18

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <comHandler>:
 *
 * Při přijmutí instrukce nedochází k zpracování, ale pouze k nastavení adekvátního flagu.
 * Vykonání instrukce musí být zařízeno v jiné části hlavního programu.
 */
void comHandler(void)
{
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	46c6      	mov	lr, r8
 800041c:	b500      	push	{lr}
 800041e:	b0a6      	sub	sp, #152	; 0x98
 8000420:	af00      	add	r7, sp, #0
	//___Ošetření plného bufferu___//
	if(USB_Rx_Buffer->status == BUFFER_FULL)
 8000422:	4bc4      	ldr	r3, [pc, #784]	; (8000734 <comHandler+0x31c>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	7d1b      	ldrb	r3, [r3, #20]
 8000428:	2b02      	cmp	r3, #2
 800042a:	d109      	bne.n	8000440 <comHandler+0x28>
	{
		flags.data_received = 0;
 800042c:	4bc2      	ldr	r3, [pc, #776]	; (8000738 <comHandler+0x320>)
 800042e:	7a1a      	ldrb	r2, [r3, #8]
 8000430:	2101      	movs	r1, #1
 8000432:	438a      	bics	r2, r1
 8000434:	721a      	strb	r2, [r3, #8]
		clearBuffer(USB_Rx_Buffer);
 8000436:	4bbf      	ldr	r3, [pc, #764]	; (8000734 <comHandler+0x31c>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	0018      	movs	r0, r3
 800043c:	f001 ffcc 	bl	80023d8 <clearBuffer>
	}

	//___Příjem dat___//
	if(flags.data_received)
 8000440:	4bbd      	ldr	r3, [pc, #756]	; (8000738 <comHandler+0x320>)
 8000442:	7a1b      	ldrb	r3, [r3, #8]
 8000444:	2201      	movs	r2, #1
 8000446:	4013      	ands	r3, r2
 8000448:	b2db      	uxtb	r3, r3
 800044a:	2b00      	cmp	r3, #0
 800044c:	d100      	bne.n	8000450 <comHandler+0x38>
 800044e:	e0d6      	b.n	80005fe <comHandler+0x1e6>
	{
		int start = 0;	//flag o nalezení počátku paketu
 8000450:	2300      	movs	r3, #0
 8000452:	2284      	movs	r2, #132	; 0x84
 8000454:	18ba      	adds	r2, r7, r2
 8000456:	6013      	str	r3, [r2, #0]

		for(int i = 0; i < USB_Rx_Buffer->filled; i++)	//Projdi celou obsazenou část bufferu
 8000458:	2300      	movs	r3, #0
 800045a:	2288      	movs	r2, #136	; 0x88
 800045c:	18ba      	adds	r2, r7, r2
 800045e:	6013      	str	r3, [r2, #0]
 8000460:	e04d      	b.n	80004fe <comHandler+0xe6>
		{
			//Přečti znaky na pozici i a i+1
			char tmp1, tmp2;
			at(USB_Rx_Buffer, i, &tmp1);
 8000462:	4bb4      	ldr	r3, [pc, #720]	; (8000734 <comHandler+0x31c>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2657      	movs	r6, #87	; 0x57
 8000468:	2218      	movs	r2, #24
 800046a:	18b9      	adds	r1, r7, r2
 800046c:	198a      	adds	r2, r1, r6
 800046e:	2188      	movs	r1, #136	; 0x88
 8000470:	1878      	adds	r0, r7, r1
 8000472:	6801      	ldr	r1, [r0, #0]
 8000474:	0018      	movs	r0, r3
 8000476:	f002 f857 	bl	8002528 <at>
			at(USB_Rx_Buffer, i+1, &tmp2);
 800047a:	4bae      	ldr	r3, [pc, #696]	; (8000734 <comHandler+0x31c>)
 800047c:	6818      	ldr	r0, [r3, #0]
 800047e:	2388      	movs	r3, #136	; 0x88
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	3301      	adds	r3, #1
 8000486:	2256      	movs	r2, #86	; 0x56
 8000488:	2118      	movs	r1, #24
 800048a:	468c      	mov	ip, r1
 800048c:	44bc      	add	ip, r7
 800048e:	4462      	add	r2, ip
 8000490:	0019      	movs	r1, r3
 8000492:	f002 f849 	bl	8002528 <at>

			if(tmp1 == '>' && tmp1 == '>')	//začátek paketu
 8000496:	2218      	movs	r2, #24
 8000498:	18bb      	adds	r3, r7, r2
 800049a:	199b      	adds	r3, r3, r6
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2b3e      	cmp	r3, #62	; 0x3e
 80004a0:	d127      	bne.n	80004f2 <comHandler+0xda>
 80004a2:	18bb      	adds	r3, r7, r2
 80004a4:	199b      	adds	r3, r3, r6
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	2b3e      	cmp	r3, #62	; 0x3e
 80004aa:	d122      	bne.n	80004f2 <comHandler+0xda>
			{
				for(int y = 0; y < i; y++)	//vymazání obsahu buuferu před začátkem paketu (neplatná data)
 80004ac:	2300      	movs	r3, #0
 80004ae:	228c      	movs	r2, #140	; 0x8c
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	6013      	str	r3, [r2, #0]
 80004b4:	e010      	b.n	80004d8 <comHandler+0xc0>
				{
					char tmp;
					pop(USB_Rx_Buffer, &tmp);
 80004b6:	4b9f      	ldr	r3, [pc, #636]	; (8000734 <comHandler+0x31c>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	2255      	movs	r2, #85	; 0x55
 80004bc:	2118      	movs	r1, #24
 80004be:	468c      	mov	ip, r1
 80004c0:	44bc      	add	ip, r7
 80004c2:	4462      	add	r2, ip
 80004c4:	0011      	movs	r1, r2
 80004c6:	0018      	movs	r0, r3
 80004c8:	f001 fffb 	bl	80024c2 <pop>
				for(int y = 0; y < i; y++)	//vymazání obsahu buuferu před začátkem paketu (neplatná data)
 80004cc:	228c      	movs	r2, #140	; 0x8c
 80004ce:	18bb      	adds	r3, r7, r2
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	3301      	adds	r3, #1
 80004d4:	18ba      	adds	r2, r7, r2
 80004d6:	6013      	str	r3, [r2, #0]
 80004d8:	238c      	movs	r3, #140	; 0x8c
 80004da:	18fb      	adds	r3, r7, r3
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	2388      	movs	r3, #136	; 0x88
 80004e0:	18fb      	adds	r3, r7, r3
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	429a      	cmp	r2, r3
 80004e6:	dbe6      	blt.n	80004b6 <comHandler+0x9e>
				}
				start = 1;	//nastav flag o nalezení počátku
 80004e8:	2301      	movs	r3, #1
 80004ea:	2284      	movs	r2, #132	; 0x84
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	6013      	str	r3, [r2, #0]
 80004f0:	e00d      	b.n	800050e <comHandler+0xf6>
		for(int i = 0; i < USB_Rx_Buffer->filled; i++)	//Projdi celou obsazenou část bufferu
 80004f2:	2288      	movs	r2, #136	; 0x88
 80004f4:	18bb      	adds	r3, r7, r2
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	3301      	adds	r3, #1
 80004fa:	18ba      	adds	r2, r7, r2
 80004fc:	6013      	str	r3, [r2, #0]
 80004fe:	4b8d      	ldr	r3, [pc, #564]	; (8000734 <comHandler+0x31c>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	689b      	ldr	r3, [r3, #8]
 8000504:	2288      	movs	r2, #136	; 0x88
 8000506:	18ba      	adds	r2, r7, r2
 8000508:	6812      	ldr	r2, [r2, #0]
 800050a:	429a      	cmp	r2, r3
 800050c:	dba9      	blt.n	8000462 <comHandler+0x4a>
				break;
			}
		}

		if(start)	//počátek byl nalezen
 800050e:	2384      	movs	r3, #132	; 0x84
 8000510:	18fb      	adds	r3, r7, r3
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d06d      	beq.n	80005f4 <comHandler+0x1dc>
		{
			for(int i = 0; i < USB_Rx_Buffer->filled; i++)	//Projdi celou obsazenou část bufferu
 8000518:	2300      	movs	r3, #0
 800051a:	2290      	movs	r2, #144	; 0x90
 800051c:	18ba      	adds	r2, r7, r2
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	e060      	b.n	80005e4 <comHandler+0x1cc>
			{
				//Přečti znaky na pozici i a i+1
				char tmp1, tmp2;
				at(USB_Rx_Buffer, i, &tmp1);
 8000522:	4b84      	ldr	r3, [pc, #528]	; (8000734 <comHandler+0x31c>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	2654      	movs	r6, #84	; 0x54
 8000528:	2218      	movs	r2, #24
 800052a:	18b9      	adds	r1, r7, r2
 800052c:	198a      	adds	r2, r1, r6
 800052e:	2190      	movs	r1, #144	; 0x90
 8000530:	1878      	adds	r0, r7, r1
 8000532:	6801      	ldr	r1, [r0, #0]
 8000534:	0018      	movs	r0, r3
 8000536:	f001 fff7 	bl	8002528 <at>
				at(USB_Rx_Buffer, i+1, &tmp2);
 800053a:	4b7e      	ldr	r3, [pc, #504]	; (8000734 <comHandler+0x31c>)
 800053c:	6818      	ldr	r0, [r3, #0]
 800053e:	2390      	movs	r3, #144	; 0x90
 8000540:	18f9      	adds	r1, r7, r3
 8000542:	680b      	ldr	r3, [r1, #0]
 8000544:	3301      	adds	r3, #1
 8000546:	2253      	movs	r2, #83	; 0x53
 8000548:	2118      	movs	r1, #24
 800054a:	468c      	mov	ip, r1
 800054c:	44bc      	add	ip, r7
 800054e:	4462      	add	r2, ip
 8000550:	0019      	movs	r1, r3
 8000552:	f001 ffe9 	bl	8002528 <at>

				if(tmp1 == '<' && tmp1 == '<')	//konec paketu
 8000556:	2218      	movs	r2, #24
 8000558:	18b9      	adds	r1, r7, r2
 800055a:	198b      	adds	r3, r1, r6
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b3c      	cmp	r3, #60	; 0x3c
 8000560:	d13a      	bne.n	80005d8 <comHandler+0x1c0>
 8000562:	18ba      	adds	r2, r7, r2
 8000564:	1993      	adds	r3, r2, r6
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b3c      	cmp	r3, #60	; 0x3c
 800056a:	d135      	bne.n	80005d8 <comHandler+0x1c0>
				{
					uint8_t* tmp = (uint8_t*)malloc((i+2)*sizeof(uint8_t));
 800056c:	2390      	movs	r3, #144	; 0x90
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	3302      	adds	r3, #2
 8000574:	0018      	movs	r0, r3
 8000576:	f00c ff8d 	bl	800d494 <malloc>
 800057a:	0003      	movs	r3, r0
 800057c:	67fb      	str	r3, [r7, #124]	; 0x7c
					for(int y = 0; y < i+2; y++)	//překopírování zprávy
 800057e:	2300      	movs	r3, #0
 8000580:	2294      	movs	r2, #148	; 0x94
 8000582:	18ba      	adds	r2, r7, r2
 8000584:	6013      	str	r3, [r2, #0]
 8000586:	e00f      	b.n	80005a8 <comHandler+0x190>
					{
						pop(USB_Rx_Buffer, &tmp[y]);
 8000588:	4b6a      	ldr	r3, [pc, #424]	; (8000734 <comHandler+0x31c>)
 800058a:	6818      	ldr	r0, [r3, #0]
 800058c:	2694      	movs	r6, #148	; 0x94
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000594:	18d3      	adds	r3, r2, r3
 8000596:	0019      	movs	r1, r3
 8000598:	f001 ff93 	bl	80024c2 <pop>
					for(int y = 0; y < i+2; y++)	//překopírování zprávy
 800059c:	0032      	movs	r2, r6
 800059e:	18bb      	adds	r3, r7, r2
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	18ba      	adds	r2, r7, r2
 80005a6:	6013      	str	r3, [r2, #0]
 80005a8:	2190      	movs	r1, #144	; 0x90
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	3301      	adds	r3, #1
 80005b0:	2294      	movs	r2, #148	; 0x94
 80005b2:	18ba      	adds	r2, r7, r2
 80005b4:	6812      	ldr	r2, [r2, #0]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	dde6      	ble.n	8000588 <comHandler+0x170>
					}

					decodePaket(tmp, i+2);
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3302      	adds	r3, #2
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80005c6:	0011      	movs	r1, r2
 80005c8:	0018      	movs	r0, r3
 80005ca:	f000 fab3 	bl	8000b34 <decodePaket>
					free(tmp);
 80005ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80005d0:	0018      	movs	r0, r3
 80005d2:	f00c ff69 	bl	800d4a8 <free>
					break;
 80005d6:	e00d      	b.n	80005f4 <comHandler+0x1dc>
			for(int i = 0; i < USB_Rx_Buffer->filled; i++)	//Projdi celou obsazenou část bufferu
 80005d8:	2290      	movs	r2, #144	; 0x90
 80005da:	18bb      	adds	r3, r7, r2
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	3301      	adds	r3, #1
 80005e0:	18ba      	adds	r2, r7, r2
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4b53      	ldr	r3, [pc, #332]	; (8000734 <comHandler+0x31c>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	2290      	movs	r2, #144	; 0x90
 80005ec:	18ba      	adds	r2, r7, r2
 80005ee:	6812      	ldr	r2, [r2, #0]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	db96      	blt.n	8000522 <comHandler+0x10a>
				}
			}
		}

		flags.data_received = 0;
 80005f4:	4b50      	ldr	r3, [pc, #320]	; (8000738 <comHandler+0x320>)
 80005f6:	7a1a      	ldrb	r2, [r3, #8]
 80005f8:	2101      	movs	r1, #1
 80005fa:	438a      	bics	r2, r1
 80005fc:	721a      	strb	r2, [r3, #8]
	}

	if(flags.testProgress)	//Pokud test pokročil...
 80005fe:	4b4e      	ldr	r3, [pc, #312]	; (8000738 <comHandler+0x320>)
 8000600:	7e1b      	ldrb	r3, [r3, #24]
 8000602:	2202      	movs	r2, #2
 8000604:	4013      	ands	r3, r2
 8000606:	b2db      	uxtb	r3, r3
 8000608:	2b00      	cmp	r3, #0
 800060a:	d055      	beq.n	80006b8 <comHandler+0x2a0>
	{
		//...zjisti v jaké je fázi...
		char testPhaseChr;
		switch(currentPhase())
 800060c:	f002 faa2 	bl	8002b54 <currentPhase>
 8000610:	0003      	movs	r3, r0
 8000612:	2b06      	cmp	r3, #6
 8000614:	d834      	bhi.n	8000680 <comHandler+0x268>
 8000616:	009a      	lsls	r2, r3, #2
 8000618:	4b48      	ldr	r3, [pc, #288]	; (800073c <comHandler+0x324>)
 800061a:	18d3      	adds	r3, r2, r3
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	469f      	mov	pc, r3
		{
		case START:
			testPhaseChr = 's';
 8000620:	2352      	movs	r3, #82	; 0x52
 8000622:	2218      	movs	r2, #24
 8000624:	4694      	mov	ip, r2
 8000626:	44bc      	add	ip, r7
 8000628:	4463      	add	r3, ip
 800062a:	2273      	movs	r2, #115	; 0x73
 800062c:	701a      	strb	r2, [r3, #0]
			break;
 800062e:	e02f      	b.n	8000690 <comHandler+0x278>
		case START_DONE:
			testPhaseChr = 's';
 8000630:	2352      	movs	r3, #82	; 0x52
 8000632:	2218      	movs	r2, #24
 8000634:	4694      	mov	ip, r2
 8000636:	44bc      	add	ip, r7
 8000638:	4463      	add	r3, ip
 800063a:	2273      	movs	r2, #115	; 0x73
 800063c:	701a      	strb	r2, [r3, #0]
			break;
 800063e:	e027      	b.n	8000690 <comHandler+0x278>
		case MAIN_TEST:
			testPhaseChr = 'm';
 8000640:	2352      	movs	r3, #82	; 0x52
 8000642:	2218      	movs	r2, #24
 8000644:	4694      	mov	ip, r2
 8000646:	44bc      	add	ip, r7
 8000648:	4463      	add	r3, ip
 800064a:	226d      	movs	r2, #109	; 0x6d
 800064c:	701a      	strb	r2, [r3, #0]
			break;
 800064e:	e01f      	b.n	8000690 <comHandler+0x278>
		case MAIN_TEST_DONE:
			testPhaseChr = 'm';
 8000650:	2352      	movs	r3, #82	; 0x52
 8000652:	2218      	movs	r2, #24
 8000654:	4694      	mov	ip, r2
 8000656:	44bc      	add	ip, r7
 8000658:	4463      	add	r3, ip
 800065a:	226d      	movs	r2, #109	; 0x6d
 800065c:	701a      	strb	r2, [r3, #0]
			break;
 800065e:	e017      	b.n	8000690 <comHandler+0x278>
		case BATTERY_TEST:
			testPhaseChr = 'b';
 8000660:	2352      	movs	r3, #82	; 0x52
 8000662:	2218      	movs	r2, #24
 8000664:	4694      	mov	ip, r2
 8000666:	44bc      	add	ip, r7
 8000668:	4463      	add	r3, ip
 800066a:	2262      	movs	r2, #98	; 0x62
 800066c:	701a      	strb	r2, [r3, #0]
			break;
 800066e:	e00f      	b.n	8000690 <comHandler+0x278>
		case BATTERY_TEST_DONE:
			testPhaseChr = 'M';
 8000670:	2352      	movs	r3, #82	; 0x52
 8000672:	2218      	movs	r2, #24
 8000674:	4694      	mov	ip, r2
 8000676:	44bc      	add	ip, r7
 8000678:	4463      	add	r3, ip
 800067a:	224d      	movs	r2, #77	; 0x4d
 800067c:	701a      	strb	r2, [r3, #0]
			break;
 800067e:	e007      	b.n	8000690 <comHandler+0x278>
		default:
			testPhaseChr = 'e';
 8000680:	2352      	movs	r3, #82	; 0x52
 8000682:	2218      	movs	r2, #24
 8000684:	4694      	mov	ip, r2
 8000686:	44bc      	add	ip, r7
 8000688:	4463      	add	r3, ip
 800068a:	2265      	movs	r2, #101	; 0x65
 800068c:	701a      	strb	r2, [r3, #0]
			break;
 800068e:	46c0      	nop			; (mov r8, r8)
		}

		//...a upozorni na to PC
		Paket paket;
		fillPaket(&paket, TEST_PHASE_PAKET, &testPhaseChr, 1);
 8000690:	2352      	movs	r3, #82	; 0x52
 8000692:	2118      	movs	r1, #24
 8000694:	187a      	adds	r2, r7, r1
 8000696:	18d2      	adds	r2, r2, r3
 8000698:	2644      	movs	r6, #68	; 0x44
 800069a:	187b      	adds	r3, r7, r1
 800069c:	1998      	adds	r0, r3, r6
 800069e:	2301      	movs	r3, #1
 80006a0:	2104      	movs	r1, #4
 80006a2:	f000 f94b 	bl	800093c <fillPaket>
		pushPaket(USB_Tx_Buffer, &paket);
 80006a6:	4b26      	ldr	r3, [pc, #152]	; (8000740 <comHandler+0x328>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2118      	movs	r1, #24
 80006ac:	187a      	adds	r2, r7, r1
 80006ae:	1992      	adds	r2, r2, r6
 80006b0:	0011      	movs	r1, r2
 80006b2:	0018      	movs	r0, r3
 80006b4:	f000 f982 	bl	80009bc <pushPaket>
	}

	if(flags.meas.measComplete)	//Jsou připravena data k odeslání
 80006b8:	4b1f      	ldr	r3, [pc, #124]	; (8000738 <comHandler+0x320>)
 80006ba:	7d1b      	ldrb	r3, [r3, #20]
 80006bc:	2202      	movs	r2, #2
 80006be:	4013      	ands	r3, r2
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d056      	beq.n	8000774 <comHandler+0x35c>
	{
		if(!flags.meas.calibMeas)
 80006c6:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <comHandler+0x320>)
 80006c8:	7d1b      	ldrb	r3, [r3, #20]
 80006ca:	2240      	movs	r2, #64	; 0x40
 80006cc:	4013      	ands	r3, r2
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d117      	bne.n	8000704 <comHandler+0x2ec>
		{
			//Nejde o kalibrační data -> pošli číslo dat
			Paket paket;
			fillPaket(&paket, TEST_NUM_PAKET, &testNum, 1);
 80006d4:	4a1b      	ldr	r2, [pc, #108]	; (8000744 <comHandler+0x32c>)
 80006d6:	262c      	movs	r6, #44	; 0x2c
 80006d8:	2318      	movs	r3, #24
 80006da:	18f9      	adds	r1, r7, r3
 80006dc:	1988      	adds	r0, r1, r6
 80006de:	2301      	movs	r3, #1
 80006e0:	2103      	movs	r1, #3
 80006e2:	f000 f92b 	bl	800093c <fillPaket>
			pushPaket(USB_Tx_Buffer, &paket);
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <comHandler+0x328>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2218      	movs	r2, #24
 80006ec:	18ba      	adds	r2, r7, r2
 80006ee:	1992      	adds	r2, r2, r6
 80006f0:	0011      	movs	r1, r2
 80006f2:	0018      	movs	r0, r3
 80006f4:	f000 f962 	bl	80009bc <pushPaket>
			testNum++;
 80006f8:	4b12      	ldr	r3, [pc, #72]	; (8000744 <comHandler+0x32c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	1c5a      	adds	r2, r3, #1
 80006fe:	4b11      	ldr	r3, [pc, #68]	; (8000744 <comHandler+0x32c>)
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	e004      	b.n	800070e <comHandler+0x2f6>
		}
		else
		{
			flags.meas.calibMeas = 0;
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <comHandler+0x320>)
 8000706:	7d1a      	ldrb	r2, [r3, #20]
 8000708:	2140      	movs	r1, #64	; 0x40
 800070a:	438a      	bics	r2, r1
 800070c:	751a      	strb	r2, [r3, #20]
		}

		//___Připrav a odešli paket___//
		makeByteArray();
 800070e:	f000 f8e9 	bl	80008e4 <makeByteArray>
		Paket paket;
		if(flags.meas.onlyBattery)
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <comHandler+0x320>)
 8000714:	7d1b      	ldrb	r3, [r3, #20]
 8000716:	2220      	movs	r2, #32
 8000718:	4013      	ands	r3, r2
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b00      	cmp	r3, #0
 800071e:	d015      	beq.n	800074c <comHandler+0x334>
		{
			fillPaket(&paket, DATA_BAT_PAKET, data+12, BAT_DATA_PAKET_LENGHT);
 8000720:	4a09      	ldr	r2, [pc, #36]	; (8000748 <comHandler+0x330>)
 8000722:	2338      	movs	r3, #56	; 0x38
 8000724:	2118      	movs	r1, #24
 8000726:	1879      	adds	r1, r7, r1
 8000728:	18c8      	adds	r0, r1, r3
 800072a:	2302      	movs	r3, #2
 800072c:	2102      	movs	r1, #2
 800072e:	f000 f905 	bl	800093c <fillPaket>
 8000732:	e014      	b.n	800075e <comHandler+0x346>
 8000734:	20001140 	.word	0x20001140
 8000738:	2000063c 	.word	0x2000063c
 800073c:	0800de58 	.word	0x0800de58
 8000740:	2000049c 	.word	0x2000049c
 8000744:	2000026c 	.word	0x2000026c
 8000748:	200004ac 	.word	0x200004ac
		}
		else
		{
			fillPaket(&paket, DATA_PAKET, data, DATA_PAKET_LENGHT);
 800074c:	4a61      	ldr	r2, [pc, #388]	; (80008d4 <comHandler+0x4bc>)
 800074e:	2338      	movs	r3, #56	; 0x38
 8000750:	2118      	movs	r1, #24
 8000752:	1879      	adds	r1, r7, r1
 8000754:	18c8      	adds	r0, r1, r3
 8000756:	230e      	movs	r3, #14
 8000758:	2101      	movs	r1, #1
 800075a:	f000 f8ef 	bl	800093c <fillPaket>
		}
		pushPaket(USB_Tx_Buffer, &paket);
 800075e:	4b5e      	ldr	r3, [pc, #376]	; (80008d8 <comHandler+0x4c0>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2238      	movs	r2, #56	; 0x38
 8000764:	2118      	movs	r1, #24
 8000766:	468c      	mov	ip, r1
 8000768:	44bc      	add	ip, r7
 800076a:	4462      	add	r2, ip
 800076c:	0011      	movs	r1, r2
 800076e:	0018      	movs	r0, r3
 8000770:	f000 f924 	bl	80009bc <pushPaket>
	}

#ifdef __APP_COMPATIBILITY__
	//___Odesílání refresh zprávy___//
	if(flags.time.sec)
 8000774:	4b59      	ldr	r3, [pc, #356]	; (80008dc <comHandler+0x4c4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2202      	movs	r2, #2
 800077a:	4013      	ands	r3, r2
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d011      	beq.n	80007a6 <comHandler+0x38e>
	{
		Paket paket;
		fillPaket(&paket, REFRESH_PAKET, NULL, 0);
 8000782:	2620      	movs	r6, #32
 8000784:	2218      	movs	r2, #24
 8000786:	18bb      	adds	r3, r7, r2
 8000788:	1998      	adds	r0, r3, r6
 800078a:	2300      	movs	r3, #0
 800078c:	2200      	movs	r2, #0
 800078e:	2106      	movs	r1, #6
 8000790:	f000 f8d4 	bl	800093c <fillPaket>
		pushPaket(USB_Tx_Buffer, &paket);
 8000794:	4b50      	ldr	r3, [pc, #320]	; (80008d8 <comHandler+0x4c0>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2218      	movs	r2, #24
 800079a:	18ba      	adds	r2, r7, r2
 800079c:	1992      	adds	r2, r2, r6
 800079e:	0011      	movs	r1, r2
 80007a0:	0018      	movs	r0, r3
 80007a2:	f000 f90b 	bl	80009bc <pushPaket>
	}
#endif

	if(flags.buttons.butt0_ver)
 80007a6:	4b4d      	ldr	r3, [pc, #308]	; (80008dc <comHandler+0x4c4>)
 80007a8:	791b      	ldrb	r3, [r3, #4]
 80007aa:	2202      	movs	r2, #2
 80007ac:	4013      	ands	r3, r2
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d011      	beq.n	80007d8 <comHandler+0x3c0>
	{
		Paket paket;
		fillPaket(&paket, CANCEL_FROM_USER_PAKET, NULL, 0);
 80007b4:	2614      	movs	r6, #20
 80007b6:	2218      	movs	r2, #24
 80007b8:	18bb      	adds	r3, r7, r2
 80007ba:	1998      	adds	r0, r3, r6
 80007bc:	2300      	movs	r3, #0
 80007be:	2200      	movs	r2, #0
 80007c0:	2107      	movs	r1, #7
 80007c2:	f000 f8bb 	bl	800093c <fillPaket>
		pushPaket(USB_Tx_Buffer, &paket);
 80007c6:	4b44      	ldr	r3, [pc, #272]	; (80008d8 <comHandler+0x4c0>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	2218      	movs	r2, #24
 80007cc:	18ba      	adds	r2, r7, r2
 80007ce:	1992      	adds	r2, r2, r6
 80007d0:	0011      	movs	r1, r2
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 f8f2 	bl	80009bc <pushPaket>
	}

	//___Odesílání dat___//
	//_Ošetření plného bufferu_//
	if(USB_Tx_Buffer->status == BUFFER_FULL)
 80007d8:	4b3f      	ldr	r3, [pc, #252]	; (80008d8 <comHandler+0x4c0>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	7d1b      	ldrb	r3, [r3, #20]
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d11b      	bne.n	800081a <comHandler+0x402>
	{
		flags.ui.shortBeep = 1;
 80007e2:	4b3e      	ldr	r3, [pc, #248]	; (80008dc <comHandler+0x4c4>)
 80007e4:	7c1a      	ldrb	r2, [r3, #16]
 80007e6:	2101      	movs	r1, #1
 80007e8:	430a      	orrs	r2, r1
 80007ea:	741a      	strb	r2, [r3, #16]
		char msg[] = {"Buffer full\n"};
 80007ec:	261c      	movs	r6, #28
 80007ee:	19bb      	adds	r3, r7, r6
 80007f0:	4a3b      	ldr	r2, [pc, #236]	; (80008e0 <comHandler+0x4c8>)
 80007f2:	ca43      	ldmia	r2!, {r0, r1, r6}
 80007f4:	c343      	stmia	r3!, {r0, r1, r6}
 80007f6:	7812      	ldrb	r2, [r2, #0]
 80007f8:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(msg, strlen(msg));
 80007fa:	261c      	movs	r6, #28
 80007fc:	19bb      	adds	r3, r7, r6
 80007fe:	0018      	movs	r0, r3
 8000800:	f7ff fc82 	bl	8000108 <strlen>
 8000804:	0002      	movs	r2, r0
 8000806:	19bb      	adds	r3, r7, r6
 8000808:	0011      	movs	r1, r2
 800080a:	0018      	movs	r0, r3
 800080c:	f00c f95c 	bl	800cac8 <CDC_Transmit_FS>
		clearBuffer(USB_Tx_Buffer);
 8000810:	4b31      	ldr	r3, [pc, #196]	; (80008d8 <comHandler+0x4c0>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	0018      	movs	r0, r3
 8000816:	f001 fddf 	bl	80023d8 <clearBuffer>
	}
	//_Samotné odesílání_//
	if(USB_Tx_Buffer->filled)
 800081a:	4b2f      	ldr	r3, [pc, #188]	; (80008d8 <comHandler+0x4c0>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d051      	beq.n	80008c8 <comHandler+0x4b0>
	{
 8000824:	466b      	mov	r3, sp
 8000826:	4698      	mov	r8, r3
		int size = USB_Tx_Buffer->filled;
 8000828:	4b2b      	ldr	r3, [pc, #172]	; (80008d8 <comHandler+0x4c0>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	67bb      	str	r3, [r7, #120]	; 0x78
		char tmpStr[size];
 8000830:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000832:	1e5a      	subs	r2, r3, #1
 8000834:	677a      	str	r2, [r7, #116]	; 0x74
 8000836:	001a      	movs	r2, r3
 8000838:	60ba      	str	r2, [r7, #8]
 800083a:	2200      	movs	r2, #0
 800083c:	60fa      	str	r2, [r7, #12]
 800083e:	68b8      	ldr	r0, [r7, #8]
 8000840:	68f9      	ldr	r1, [r7, #12]
 8000842:	0002      	movs	r2, r0
 8000844:	0f52      	lsrs	r2, r2, #29
 8000846:	000e      	movs	r6, r1
 8000848:	00f6      	lsls	r6, r6, #3
 800084a:	617e      	str	r6, [r7, #20]
 800084c:	697e      	ldr	r6, [r7, #20]
 800084e:	4316      	orrs	r6, r2
 8000850:	617e      	str	r6, [r7, #20]
 8000852:	0002      	movs	r2, r0
 8000854:	00d2      	lsls	r2, r2, #3
 8000856:	613a      	str	r2, [r7, #16]
 8000858:	001a      	movs	r2, r3
 800085a:	603a      	str	r2, [r7, #0]
 800085c:	2200      	movs	r2, #0
 800085e:	607a      	str	r2, [r7, #4]
 8000860:	6838      	ldr	r0, [r7, #0]
 8000862:	6879      	ldr	r1, [r7, #4]
 8000864:	0002      	movs	r2, r0
 8000866:	0f52      	lsrs	r2, r2, #29
 8000868:	000e      	movs	r6, r1
 800086a:	00f5      	lsls	r5, r6, #3
 800086c:	4315      	orrs	r5, r2
 800086e:	0002      	movs	r2, r0
 8000870:	00d4      	lsls	r4, r2, #3
 8000872:	3307      	adds	r3, #7
 8000874:	08db      	lsrs	r3, r3, #3
 8000876:	00db      	lsls	r3, r3, #3
 8000878:	466a      	mov	r2, sp
 800087a:	1ad3      	subs	r3, r2, r3
 800087c:	469d      	mov	sp, r3
 800087e:	466b      	mov	r3, sp
 8000880:	3300      	adds	r3, #0
 8000882:	673b      	str	r3, [r7, #112]	; 0x70
		for(int i = 0; i < size; i++)
 8000884:	2300      	movs	r3, #0
 8000886:	2280      	movs	r2, #128	; 0x80
 8000888:	18ba      	adds	r2, r7, r2
 800088a:	6013      	str	r3, [r2, #0]
 800088c:	e00f      	b.n	80008ae <comHandler+0x496>
		{
			pop(USB_Tx_Buffer, &tmpStr[i]);
 800088e:	4b12      	ldr	r3, [pc, #72]	; (80008d8 <comHandler+0x4c0>)
 8000890:	6818      	ldr	r0, [r3, #0]
 8000892:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000894:	2480      	movs	r4, #128	; 0x80
 8000896:	193b      	adds	r3, r7, r4
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	18d3      	adds	r3, r2, r3
 800089c:	0019      	movs	r1, r3
 800089e:	f001 fe10 	bl	80024c2 <pop>
		for(int i = 0; i < size; i++)
 80008a2:	0022      	movs	r2, r4
 80008a4:	18bb      	adds	r3, r7, r2
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	3301      	adds	r3, #1
 80008aa:	18ba      	adds	r2, r7, r2
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	2380      	movs	r3, #128	; 0x80
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80008b6:	429a      	cmp	r2, r3
 80008b8:	dbe9      	blt.n	800088e <comHandler+0x476>
		}
		CDC_Transmit_FS(tmpStr, size);
 80008ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80008bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80008be:	0011      	movs	r1, r2
 80008c0:	0018      	movs	r0, r3
 80008c2:	f00c f901 	bl	800cac8 <CDC_Transmit_FS>
 80008c6:	46c5      	mov	sp, r8
	}

}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	b026      	add	sp, #152	; 0x98
 80008ce:	bc80      	pop	{r7}
 80008d0:	46b8      	mov	r8, r7
 80008d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008d4:	200004a0 	.word	0x200004a0
 80008d8:	2000049c 	.word	0x2000049c
 80008dc:	2000063c 	.word	0x2000063c
 80008e0:	0800dd30 	.word	0x0800dd30

080008e4 <makeByteArray>:

//_____Zpracuje ADC_Results do pole data_____//
static void makeByteArray()
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
	for(int i = 0; i < 7; i++)
 80008ea:	2300      	movs	r3, #0
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	e018      	b.n	8000922 <makeByteArray+0x3e>
	{
		data[2*i] = MaskByte(ADC_Results[2*i], 1);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	005a      	lsls	r2, r3, #1
 80008f4:	4b0f      	ldr	r3, [pc, #60]	; (8000934 <makeByteArray+0x50>)
 80008f6:	0092      	lsls	r2, r2, #2
 80008f8:	58d3      	ldr	r3, [r2, r3]
 80008fa:	0a1a      	lsrs	r2, r3, #8
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	b2d1      	uxtb	r1, r2
 8000902:	4a0d      	ldr	r2, [pc, #52]	; (8000938 <makeByteArray+0x54>)
 8000904:	54d1      	strb	r1, [r2, r3]
		data[2*i+1] = MaskByte(ADC_Results[2*i], 0);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	005a      	lsls	r2, r3, #1
 800090a:	4b0a      	ldr	r3, [pc, #40]	; (8000934 <makeByteArray+0x50>)
 800090c:	0092      	lsls	r2, r2, #2
 800090e:	58d2      	ldr	r2, [r2, r3]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	3301      	adds	r3, #1
 8000916:	b2d1      	uxtb	r1, r2
 8000918:	4a07      	ldr	r2, [pc, #28]	; (8000938 <makeByteArray+0x54>)
 800091a:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < 7; i++)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3301      	adds	r3, #1
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2b06      	cmp	r3, #6
 8000926:	dde3      	ble.n	80008f0 <makeByteArray+0xc>
	}
}
 8000928:	46c0      	nop			; (mov r8, r8)
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	46bd      	mov	sp, r7
 800092e:	b002      	add	sp, #8
 8000930:	bd80      	pop	{r7, pc}
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	20000200 	.word	0x20000200
 8000938:	200004a0 	.word	0x200004a0

0800093c <fillPaket>:

//_____Vytvoří strukturu Paket z dat v argumentech_____//
static void fillPaket(Paket* paket, outPaketType type, uint8_t* data, uint8_t dataLength)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	0008      	movs	r0, r1
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	0019      	movs	r1, r3
 800094a:	240b      	movs	r4, #11
 800094c:	193b      	adds	r3, r7, r4
 800094e:	1c02      	adds	r2, r0, #0
 8000950:	701a      	strb	r2, [r3, #0]
 8000952:	200a      	movs	r0, #10
 8000954:	183b      	adds	r3, r7, r0
 8000956:	1c0a      	adds	r2, r1, #0
 8000958:	701a      	strb	r2, [r3, #0]
	paket->type = type;
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	0021      	movs	r1, r4
 800095e:	187a      	adds	r2, r7, r1
 8000960:	7812      	ldrb	r2, [r2, #0]
 8000962:	701a      	strb	r2, [r3, #0]
	paket->data = data;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	605a      	str	r2, [r3, #4]
	paket->dataLength = dataLength;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	183a      	adds	r2, r7, r0
 800096e:	7812      	ldrb	r2, [r2, #0]
 8000970:	721a      	strb	r2, [r3, #8]
	uint8_t CA = type;
 8000972:	2317      	movs	r3, #23
 8000974:	18fb      	adds	r3, r7, r3
 8000976:	187a      	adds	r2, r7, r1
 8000978:	7812      	ldrb	r2, [r2, #0]
 800097a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < dataLength; i++)
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	e00c      	b.n	800099c <fillPaket+0x60>
		CA += data[i];
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	687a      	ldr	r2, [r7, #4]
 8000986:	18d3      	adds	r3, r2, r3
 8000988:	7819      	ldrb	r1, [r3, #0]
 800098a:	2217      	movs	r2, #23
 800098c:	18bb      	adds	r3, r7, r2
 800098e:	18ba      	adds	r2, r7, r2
 8000990:	7812      	ldrb	r2, [r2, #0]
 8000992:	188a      	adds	r2, r1, r2
 8000994:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < dataLength; i++)
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	3301      	adds	r3, #1
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	230a      	movs	r3, #10
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	dbec      	blt.n	8000982 <fillPaket+0x46>
	paket->CA_value = CA;
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	2217      	movs	r2, #23
 80009ac:	18ba      	adds	r2, r7, r2
 80009ae:	7812      	ldrb	r2, [r2, #0]
 80009b0:	725a      	strb	r2, [r3, #9]
}
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	46bd      	mov	sp, r7
 80009b6:	b007      	add	sp, #28
 80009b8:	bd90      	pop	{r4, r7, pc}
	...

080009bc <pushPaket>:

//_____Vloží do bufferu řetězec odpovídající sestavenému paketu_____//
static void pushPaket(RING_BUFFER* buffer, Paket* paket)
{
 80009bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009be:	46c6      	mov	lr, r8
 80009c0:	b500      	push	{lr}
 80009c2:	b096      	sub	sp, #88	; 0x58
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80009c8:	63b9      	str	r1, [r7, #56]	; 0x38
 80009ca:	466b      	mov	r3, sp
 80009cc:	4698      	mov	r8, r3
	uint8_t msg[paket->dataLength + 2];
 80009ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009d0:	7a1b      	ldrb	r3, [r3, #8]
 80009d2:	1c9a      	adds	r2, r3, #2
 80009d4:	1e53      	subs	r3, r2, #1
 80009d6:	657b      	str	r3, [r7, #84]	; 0x54
 80009d8:	0013      	movs	r3, r2
 80009da:	61bb      	str	r3, [r7, #24]
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
 80009e0:	69b8      	ldr	r0, [r7, #24]
 80009e2:	69f9      	ldr	r1, [r7, #28]
 80009e4:	0003      	movs	r3, r0
 80009e6:	0f5b      	lsrs	r3, r3, #29
 80009e8:	000e      	movs	r6, r1
 80009ea:	00f5      	lsls	r5, r6, #3
 80009ec:	431d      	orrs	r5, r3
 80009ee:	0003      	movs	r3, r0
 80009f0:	00dc      	lsls	r4, r3, #3
 80009f2:	0013      	movs	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
 80009f6:	2300      	movs	r3, #0
 80009f8:	617b      	str	r3, [r7, #20]
 80009fa:	6938      	ldr	r0, [r7, #16]
 80009fc:	6979      	ldr	r1, [r7, #20]
 80009fe:	0003      	movs	r3, r0
 8000a00:	0f5b      	lsrs	r3, r3, #29
 8000a02:	000c      	movs	r4, r1
 8000a04:	00e4      	lsls	r4, r4, #3
 8000a06:	637c      	str	r4, [r7, #52]	; 0x34
 8000a08:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8000a0a:	431c      	orrs	r4, r3
 8000a0c:	637c      	str	r4, [r7, #52]	; 0x34
 8000a0e:	0003      	movs	r3, r0
 8000a10:	00db      	lsls	r3, r3, #3
 8000a12:	633b      	str	r3, [r7, #48]	; 0x30
 8000a14:	0013      	movs	r3, r2
 8000a16:	3307      	adds	r3, #7
 8000a18:	08db      	lsrs	r3, r3, #3
 8000a1a:	00db      	lsls	r3, r3, #3
 8000a1c:	466a      	mov	r2, sp
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	469d      	mov	sp, r3
 8000a22:	466b      	mov	r3, sp
 8000a24:	3300      	adds	r3, #0
 8000a26:	653b      	str	r3, [r7, #80]	; 0x50
	msg[0] = paket->type;
 8000a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a2a:	781a      	ldrb	r2, [r3, #0]
 8000a2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a2e:	701a      	strb	r2, [r3, #0]
	memcpy(msg+1, paket->data, paket->dataLength);
 8000a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a32:	1c58      	adds	r0, r3, #1
 8000a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a36:	6859      	ldr	r1, [r3, #4]
 8000a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a3a:	7a1b      	ldrb	r3, [r3, #8]
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	f00c fd3d 	bl	800d4bc <memcpy>
	msg[paket->dataLength+1] = paket->CA_value;
 8000a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a44:	7a1b      	ldrb	r3, [r3, #8]
 8000a46:	3301      	adds	r3, #1
 8000a48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000a4a:	7a51      	ldrb	r1, [r2, #9]
 8000a4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a4e:	54d1      	strb	r1, [r2, r3]
	//msg[paket->dataLength+2] = 0U;

	uint8_t str[] = {">>"};
 8000a50:	200c      	movs	r0, #12
 8000a52:	2638      	movs	r6, #56	; 0x38
 8000a54:	19bb      	adds	r3, r7, r6
 8000a56:	181b      	adds	r3, r3, r0
 8000a58:	4a34      	ldr	r2, [pc, #208]	; (8000b2c <pushPaket+0x170>)
 8000a5a:	8811      	ldrh	r1, [r2, #0]
 8000a5c:	8019      	strh	r1, [r3, #0]
 8000a5e:	7892      	ldrb	r2, [r2, #2]
 8000a60:	709a      	strb	r2, [r3, #2]
	uint8_t end[] = {"<<\n"};
 8000a62:	2508      	movs	r5, #8
 8000a64:	19bb      	adds	r3, r7, r6
 8000a66:	195b      	adds	r3, r3, r5
 8000a68:	4a31      	ldr	r2, [pc, #196]	; (8000b30 <pushPaket+0x174>)
 8000a6a:	601a      	str	r2, [r3, #0]

	uint8_t toSend[6+paket->dataLength + 2];
 8000a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a6e:	7a1b      	ldrb	r3, [r3, #8]
 8000a70:	3308      	adds	r3, #8
 8000a72:	001c      	movs	r4, r3
 8000a74:	1e63      	subs	r3, r4, #1
 8000a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a78:	0023      	movs	r3, r4
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68b9      	ldr	r1, [r7, #8]
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	000b      	movs	r3, r1
 8000a86:	0f5b      	lsrs	r3, r3, #29
 8000a88:	0016      	movs	r6, r2
 8000a8a:	00f6      	lsls	r6, r6, #3
 8000a8c:	62fe      	str	r6, [r7, #44]	; 0x2c
 8000a8e:	6afe      	ldr	r6, [r7, #44]	; 0x2c
 8000a90:	431e      	orrs	r6, r3
 8000a92:	62fe      	str	r6, [r7, #44]	; 0x2c
 8000a94:	000b      	movs	r3, r1
 8000a96:	00db      	lsls	r3, r3, #3
 8000a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a9a:	0023      	movs	r3, r4
 8000a9c:	603b      	str	r3, [r7, #0]
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	607b      	str	r3, [r7, #4]
 8000aa2:	6839      	ldr	r1, [r7, #0]
 8000aa4:	687a      	ldr	r2, [r7, #4]
 8000aa6:	000b      	movs	r3, r1
 8000aa8:	0f5b      	lsrs	r3, r3, #29
 8000aaa:	0016      	movs	r6, r2
 8000aac:	00f6      	lsls	r6, r6, #3
 8000aae:	627e      	str	r6, [r7, #36]	; 0x24
 8000ab0:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 8000ab2:	431e      	orrs	r6, r3
 8000ab4:	627e      	str	r6, [r7, #36]	; 0x24
 8000ab6:	000b      	movs	r3, r1
 8000ab8:	00db      	lsls	r3, r3, #3
 8000aba:	623b      	str	r3, [r7, #32]
 8000abc:	0023      	movs	r3, r4
 8000abe:	3307      	adds	r3, #7
 8000ac0:	08db      	lsrs	r3, r3, #3
 8000ac2:	00db      	lsls	r3, r3, #3
 8000ac4:	466a      	mov	r2, sp
 8000ac6:	1ad3      	subs	r3, r2, r3
 8000ac8:	469d      	mov	sp, r3
 8000aca:	466b      	mov	r3, sp
 8000acc:	3300      	adds	r3, #0
 8000ace:	64bb      	str	r3, [r7, #72]	; 0x48
	//sprintf(toSend, "%s%s%s\n", str, msg, end);	//pro testNum = 0 se vytiskne jen paket->type, jelikož sprintf pak narazí na nulu
	memcpy(toSend, str, 2);
 8000ad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ad2:	2638      	movs	r6, #56	; 0x38
 8000ad4:	19ba      	adds	r2, r7, r6
 8000ad6:	1811      	adds	r1, r2, r0
 8000ad8:	2202      	movs	r2, #2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f00c fcee 	bl	800d4bc <memcpy>
	memcpy(toSend+2, msg, paket->dataLength + 2);
 8000ae0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ae2:	1c98      	adds	r0, r3, #2
 8000ae4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ae8:	7a1b      	ldrb	r3, [r3, #8]
 8000aea:	3302      	adds	r3, #2
 8000aec:	001a      	movs	r2, r3
 8000aee:	f00c fce5 	bl	800d4bc <memcpy>
	memcpy(toSend+2+paket->dataLength + 2, end, 4);
 8000af2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000af6:	7a1b      	ldrb	r3, [r3, #8]
 8000af8:	3304      	adds	r3, #4
 8000afa:	18d2      	adds	r2, r2, r3
 8000afc:	19bb      	adds	r3, r7, r6
 8000afe:	195b      	adds	r3, r3, r5
 8000b00:	0010      	movs	r0, r2
 8000b02:	0019      	movs	r1, r3
 8000b04:	2304      	movs	r3, #4
 8000b06:	001a      	movs	r2, r3
 8000b08:	f00c fcd8 	bl	800d4bc <memcpy>
	pushStr(buffer, toSend, sizeof(toSend)-1);
 8000b0c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000b0e:	0023      	movs	r3, r4
 8000b10:	3b01      	subs	r3, #1
 8000b12:	001a      	movs	r2, r3
 8000b14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b16:	0018      	movs	r0, r3
 8000b18:	f001 fcab 	bl	8002472 <pushStr>
 8000b1c:	46c5      	mov	sp, r8
}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b016      	add	sp, #88	; 0x58
 8000b24:	bc80      	pop	{r7}
 8000b26:	46b8      	mov	r8, r7
 8000b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	0800dd40 	.word	0x0800dd40
 8000b30:	000a3c3c 	.word	0x000a3c3c

08000b34 <decodePaket>:

//_____Příchozí řetězec přepracuje do struktury typu paket (pokud to lze)_____//
static uint8_t decodePaket(/*Paket* paket,*/ uint8_t* data, uint8_t dataLenght)
{
 8000b34:	b590      	push	{r4, r7, lr}
 8000b36:	b089      	sub	sp, #36	; 0x24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	000a      	movs	r2, r1
 8000b3e:	1cfb      	adds	r3, r7, #3
 8000b40:	701a      	strb	r2, [r3, #0]
	int sum = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
	for(int i = 2; i < dataLenght - 3; i++)
 8000b46:	2302      	movs	r3, #2
 8000b48:	61bb      	str	r3, [r7, #24]
 8000b4a:	e00a      	b.n	8000b62 <decodePaket+0x2e>
	{
		sum += data[i];
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	18d3      	adds	r3, r2, r3
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	001a      	movs	r2, r3
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	189b      	adds	r3, r3, r2
 8000b5a:	61fb      	str	r3, [r7, #28]
	for(int i = 2; i < dataLenght - 3; i++)
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	61bb      	str	r3, [r7, #24]
 8000b62:	1cfb      	adds	r3, r7, #3
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	3b03      	subs	r3, #3
 8000b68:	69ba      	ldr	r2, [r7, #24]
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	dbee      	blt.n	8000b4c <decodePaket+0x18>
	}
	if(sum == data[dataLenght - 3])	//kontorlní součet odpovídá
 8000b6e:	1cfb      	adds	r3, r7, #3
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	3b03      	subs	r3, #3
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	18d3      	adds	r3, r2, r3
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	001a      	movs	r2, r3
 8000b7c:	69fb      	ldr	r3, [r7, #28]
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d15a      	bne.n	8000c38 <decodePaket+0x104>
	{
		switch(data[2])	//Na třetím místě je instrukce
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3302      	adds	r3, #2
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	3b61      	subs	r3, #97	; 0x61
 8000b8a:	2b12      	cmp	r3, #18
 8000b8c:	d84e      	bhi.n	8000c2c <decodePaket+0xf8>
 8000b8e:	009a      	lsls	r2, r3, #2
 8000b90:	4b30      	ldr	r3, [pc, #192]	; (8000c54 <decodePaket+0x120>)
 8000b92:	18d3      	adds	r3, r2, r3
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	469f      	mov	pc, r3
		{
		case 's': ;
			//___Start testu___//
			if(dataLenght == 7)
 8000b98:	1cfb      	adds	r3, r7, #3
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b07      	cmp	r3, #7
 8000b9e:	d14d      	bne.n	8000c3c <decodePaket+0x108>
			{
				flags.instructions.startRequest = 1;
 8000ba0:	4b2d      	ldr	r3, [pc, #180]	; (8000c58 <decodePaket+0x124>)
 8000ba2:	7b1a      	ldrb	r2, [r3, #12]
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	731a      	strb	r2, [r3, #12]
				supplyToTest = data[3];
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	78da      	ldrb	r2, [r3, #3]
 8000bae:	4b2b      	ldr	r3, [pc, #172]	; (8000c5c <decodePaket+0x128>)
 8000bb0:	701a      	strb	r2, [r3, #0]
				sprintf(txt, "Start\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				//Na pozici data je ukazatel na testovaný zdroj
			}
			break;
 8000bb2:	e043      	b.n	8000c3c <decodePaket+0x108>

		case'c': ;
			//___Ukončení___//
		if(dataLenght == 7)
 8000bb4:	1cfb      	adds	r3, r7, #3
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b07      	cmp	r3, #7
 8000bba:	d141      	bne.n	8000c40 <decodePaket+0x10c>
		{
			flags.instructions.stopRequest = 1;
 8000bbc:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <decodePaket+0x124>)
 8000bbe:	7b1a      	ldrb	r2, [r3, #12]
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	731a      	strb	r2, [r3, #12]
			sprintf(txt, "Ukonceni\n");
			pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
			//Na pozici data je ukazatel na testovaný zdroj
		}
			break;
 8000bc6:	e03b      	b.n	8000c40 <decodePaket+0x10c>

		case'p': ;
			//___Pauza___//
		if(dataLenght == 7)
 8000bc8:	1cfb      	adds	r3, r7, #3
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b07      	cmp	r3, #7
 8000bce:	d139      	bne.n	8000c44 <decodePaket+0x110>
		{
			flags.instructions.pauseRequest = 1;
 8000bd0:	4b21      	ldr	r3, [pc, #132]	; (8000c58 <decodePaket+0x124>)
 8000bd2:	7b1a      	ldrb	r2, [r3, #12]
 8000bd4:	2104      	movs	r1, #4
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	731a      	strb	r2, [r3, #12]
			sprintf(txt, "Pauza\n");
			pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
			//Na pozici data je ukazatel na testovaný zdroj
		}
			break;
 8000bda:	e033      	b.n	8000c44 <decodePaket+0x110>

		case'k': ;
			//___Kalibrace___//
		if(dataLenght == 7)
 8000bdc:	1cfb      	adds	r3, r7, #3
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b07      	cmp	r3, #7
 8000be2:	d131      	bne.n	8000c48 <decodePaket+0x114>
		{
			flags.instructions.calibRequest = 1;
 8000be4:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <decodePaket+0x124>)
 8000be6:	7b1a      	ldrb	r2, [r3, #12]
 8000be8:	2108      	movs	r1, #8
 8000bea:	430a      	orrs	r2, r1
 8000bec:	731a      	strb	r2, [r3, #12]
			sprintf(txt, "Kalibrace\n");
			pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
			//Na pozici data je ukazatel na testovaný zdroj
		}
			break;
 8000bee:	e02b      	b.n	8000c48 <decodePaket+0x114>

		case 'a' : ;
			//___Navázání komunikace___//
		if(dataLenght == 7)
 8000bf0:	1cfb      	adds	r3, r7, #3
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b07      	cmp	r3, #7
 8000bf6:	d119      	bne.n	8000c2c <decodePaket+0xf8>
		{
			uint8_t data = regCount;
 8000bf8:	4b19      	ldr	r3, [pc, #100]	; (8000c60 <decodePaket+0x12c>)
 8000bfa:	781a      	ldrb	r2, [r3, #0]
 8000bfc:	2117      	movs	r1, #23
 8000bfe:	187b      	adds	r3, r7, r1
 8000c00:	701a      	strb	r2, [r3, #0]
			Paket paket;
			fillPaket(&paket, ACK_PAKET, &data, 1);
 8000c02:	187a      	adds	r2, r7, r1
 8000c04:	2408      	movs	r4, #8
 8000c06:	1938      	adds	r0, r7, r4
 8000c08:	2301      	movs	r3, #1
 8000c0a:	2105      	movs	r1, #5
 8000c0c:	f7ff fe96 	bl	800093c <fillPaket>
			pushPaket(USB_Tx_Buffer, &paket);
 8000c10:	4b14      	ldr	r3, [pc, #80]	; (8000c64 <decodePaket+0x130>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	193a      	adds	r2, r7, r4
 8000c16:	0011      	movs	r1, r2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff fecf 	bl	80009bc <pushPaket>
			pushPaket(USB_Tx_Buffer, &paket);
 8000c1e:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <decodePaket+0x130>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	193a      	adds	r2, r7, r4
 8000c24:	0011      	movs	r1, r2
 8000c26:	0018      	movs	r0, r3
 8000c28:	f7ff fec8 	bl	80009bc <pushPaket>
		}

		default: ;
			//___Neplatný příkaz___//
			flags.instructions.unknownInst = 1;
 8000c2c:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <decodePaket+0x124>)
 8000c2e:	7b1a      	ldrb	r2, [r3, #12]
 8000c30:	2110      	movs	r1, #16
 8000c32:	430a      	orrs	r2, r1
 8000c34:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
			sprintf(txt, "Neplatna instrukce\n");
			pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
			break;
 8000c36:	e008      	b.n	8000c4a <decodePaket+0x116>
		}
	}
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	e006      	b.n	8000c4a <decodePaket+0x116>
			break;
 8000c3c:	46c0      	nop			; (mov r8, r8)
 8000c3e:	e004      	b.n	8000c4a <decodePaket+0x116>
			break;
 8000c40:	46c0      	nop			; (mov r8, r8)
 8000c42:	e002      	b.n	8000c4a <decodePaket+0x116>
			break;
 8000c44:	46c0      	nop			; (mov r8, r8)
 8000c46:	e000      	b.n	8000c4a <decodePaket+0x116>
			break;
 8000c48:	46c0      	nop			; (mov r8, r8)
	return 1;
 8000c4a:	2301      	movs	r3, #1
}
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b009      	add	sp, #36	; 0x24
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	0800de74 	.word	0x0800de74
 8000c58:	2000063c 	.word	0x2000063c
 8000c5c:	20000252 	.word	0x20000252
 8000c60:	2000069d 	.word	0x2000069d
 8000c64:	2000049c 	.word	0x2000049c

08000c68 <setColour>:
static BACKLIGHT colour;

//_____Rozvítí podsvícení dané argumentem_____//
//-> argument: Barva podsvícení
void setColour(BACKLIGHT colourToSet)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	0002      	movs	r2, r0
 8000c70:	1dfb      	adds	r3, r7, #7
 8000c72:	701a      	strb	r2, [r3, #0]
	switch(colourToSet)
 8000c74:	1dfb      	adds	r3, r7, #7
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d033      	beq.n	8000ce4 <setColour+0x7c>
 8000c7c:	dc49      	bgt.n	8000d12 <setColour+0xaa>
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d002      	beq.n	8000c88 <setColour+0x20>
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d017      	beq.n	8000cb6 <setColour+0x4e>
 8000c86:	e044      	b.n	8000d12 <setColour+0xaa>
	{
	case BACKLIGHT_WHITE:
		HAL_GPIO_WritePin(BACKLIGHT_WHITE_GPIO_Port, BACKLIGHT_WHITE_Pin, GPIO_PIN_SET);
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	4830      	ldr	r0, [pc, #192]	; (8000d50 <setColour+0xe8>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	0019      	movs	r1, r3
 8000c92:	f003 fa9a 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_RESET);
 8000c96:	2380      	movs	r3, #128	; 0x80
 8000c98:	0219      	lsls	r1, r3, #8
 8000c9a:	2390      	movs	r3, #144	; 0x90
 8000c9c:	05db      	lsls	r3, r3, #23
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f003 fa92 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_GREEN_GPIO_Port, BACKLIGHT_GREEN_Pin, GPIO_PIN_RESET);
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	4829      	ldr	r0, [pc, #164]	; (8000d50 <setColour+0xe8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	0019      	movs	r1, r3
 8000cb0:	f003 fa8b 	bl	80041ca <HAL_GPIO_WritePin>
		break;
 8000cb4:	e044      	b.n	8000d40 <setColour+0xd8>

	case BACKLIGHT_GREEN:
		HAL_GPIO_WritePin(BACKLIGHT_WHITE_GPIO_Port, BACKLIGHT_WHITE_Pin, GPIO_PIN_RESET);
 8000cb6:	2380      	movs	r3, #128	; 0x80
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4825      	ldr	r0, [pc, #148]	; (8000d50 <setColour+0xe8>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	0019      	movs	r1, r3
 8000cc0:	f003 fa83 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_RESET);
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	0219      	lsls	r1, r3, #8
 8000cc8:	2390      	movs	r3, #144	; 0x90
 8000cca:	05db      	lsls	r3, r3, #23
 8000ccc:	2200      	movs	r2, #0
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f003 fa7b 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_GREEN_GPIO_Port, BACKLIGHT_GREEN_Pin, GPIO_PIN_SET);
 8000cd4:	2380      	movs	r3, #128	; 0x80
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	481d      	ldr	r0, [pc, #116]	; (8000d50 <setColour+0xe8>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	0019      	movs	r1, r3
 8000cde:	f003 fa74 	bl	80041ca <HAL_GPIO_WritePin>
		break;
 8000ce2:	e02d      	b.n	8000d40 <setColour+0xd8>

	case BACKLIGHT_RED:
		HAL_GPIO_WritePin(BACKLIGHT_WHITE_GPIO_Port, BACKLIGHT_WHITE_Pin, GPIO_PIN_RESET);
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4819      	ldr	r0, [pc, #100]	; (8000d50 <setColour+0xe8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	0019      	movs	r1, r3
 8000cee:	f003 fa6c 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_SET);
 8000cf2:	2380      	movs	r3, #128	; 0x80
 8000cf4:	0219      	lsls	r1, r3, #8
 8000cf6:	2390      	movs	r3, #144	; 0x90
 8000cf8:	05db      	lsls	r3, r3, #23
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f003 fa64 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_GREEN_GPIO_Port, BACKLIGHT_GREEN_Pin, GPIO_PIN_RESET);
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	4812      	ldr	r0, [pc, #72]	; (8000d50 <setColour+0xe8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	0019      	movs	r1, r3
 8000d0c:	f003 fa5d 	bl	80041ca <HAL_GPIO_WritePin>
		break;
 8000d10:	e016      	b.n	8000d40 <setColour+0xd8>

	default:
		HAL_GPIO_WritePin(BACKLIGHT_WHITE_GPIO_Port, BACKLIGHT_WHITE_Pin, GPIO_PIN_RESET);
 8000d12:	2380      	movs	r3, #128	; 0x80
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	480e      	ldr	r0, [pc, #56]	; (8000d50 <setColour+0xe8>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	0019      	movs	r1, r3
 8000d1c:	f003 fa55 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_RESET);
 8000d20:	2380      	movs	r3, #128	; 0x80
 8000d22:	0219      	lsls	r1, r3, #8
 8000d24:	2390      	movs	r3, #144	; 0x90
 8000d26:	05db      	lsls	r3, r3, #23
 8000d28:	2200      	movs	r2, #0
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f003 fa4d 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BACKLIGHT_GREEN_GPIO_Port, BACKLIGHT_GREEN_Pin, GPIO_PIN_RESET);
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4806      	ldr	r0, [pc, #24]	; (8000d50 <setColour+0xe8>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	0019      	movs	r1, r3
 8000d3a:	f003 fa46 	bl	80041ca <HAL_GPIO_WritePin>
		break;
 8000d3e:	46c0      	nop			; (mov r8, r8)
	}

	colour = colourToSet;
 8000d40:	4b04      	ldr	r3, [pc, #16]	; (8000d54 <setColour+0xec>)
 8000d42:	1dfa      	adds	r2, r7, #7
 8000d44:	7812      	ldrb	r2, [r2, #0]
 8000d46:	701a      	strb	r2, [r3, #0]
}
 8000d48:	46c0      	nop			; (mov r8, r8)
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b002      	add	sp, #8
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	48000400 	.word	0x48000400
 8000d54:	200001fc 	.word	0x200001fc

08000d58 <sendByte>:

//_____Pošle byte dat_____//
//-> argumenty: char - posílaný byte, Start_byte definuje zda jde o instrukci nebo data
// !!! Pracuje v blokujícím módu !!!
static DISP_STATE sendByte(char byte, START_BYTE type)
{
 8000d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	0002      	movs	r2, r0
 8000d60:	1dfb      	adds	r3, r7, #7
 8000d62:	701a      	strb	r2, [r3, #0]
 8000d64:	1dbb      	adds	r3, r7, #6
 8000d66:	1c0a      	adds	r2, r1, #0
 8000d68:	701a      	strb	r2, [r3, #0]
		{
			return SPI_ERR;
		}
	}*/
	uint8_t buffer[3];
	switch(type)
 8000d6a:	1dbb      	adds	r3, r7, #6
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d002      	beq.n	8000d78 <sendByte+0x20>
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d005      	beq.n	8000d82 <sendByte+0x2a>
 8000d76:	e009      	b.n	8000d8c <sendByte+0x34>
	{
		case INSTRUCTION:
			buffer[0] = 0xF8;
 8000d78:	2308      	movs	r3, #8
 8000d7a:	18fb      	adds	r3, r7, r3
 8000d7c:	22f8      	movs	r2, #248	; 0xf8
 8000d7e:	701a      	strb	r2, [r3, #0]
			break;
 8000d80:	e006      	b.n	8000d90 <sendByte+0x38>
		case DATA:
			buffer[0] = 0xFA;
 8000d82:	2308      	movs	r3, #8
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	22fa      	movs	r2, #250	; 0xfa
 8000d88:	701a      	strb	r2, [r3, #0]
			break;
 8000d8a:	e001      	b.n	8000d90 <sendByte+0x38>
		default:	//neošetřené možnosti
			return SPI_ERR;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	e074      	b.n	8000e7a <sendByte+0x122>
			break;
	}
	uint8_t tmp1 = 0U, tmp2 = 0U;
 8000d90:	230f      	movs	r3, #15
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	230e      	movs	r3, #14
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000da0:	230d      	movs	r3, #13
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
 8000da8:	e03a      	b.n	8000e20 <sendByte+0xc8>
	{
		if(MaskBit(byte, i))
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781a      	ldrb	r2, [r3, #0]
 8000dae:	210d      	movs	r1, #13
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	411a      	asrs	r2, r3
 8000db6:	0013      	movs	r3, r2
 8000db8:	2201      	movs	r2, #1
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d00f      	beq.n	8000dde <sendByte+0x86>
		{
			SetBit(tmp1, (7-i));
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2207      	movs	r2, #7
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	409a      	lsls	r2, r3
 8000dca:	0013      	movs	r3, r2
 8000dcc:	b25a      	sxtb	r2, r3
 8000dce:	210f      	movs	r1, #15
 8000dd0:	187b      	adds	r3, r7, r1
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b25b      	sxtb	r3, r3
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	b25a      	sxtb	r2, r3
 8000dda:	187b      	adds	r3, r7, r1
 8000ddc:	701a      	strb	r2, [r3, #0]
		}
		if(MaskBit(byte, (i+4)))
 8000dde:	1dfb      	adds	r3, r7, #7
 8000de0:	781a      	ldrb	r2, [r3, #0]
 8000de2:	210d      	movs	r1, #13
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	3304      	adds	r3, #4
 8000dea:	411a      	asrs	r2, r3
 8000dec:	0013      	movs	r3, r2
 8000dee:	2201      	movs	r2, #1
 8000df0:	4013      	ands	r3, r2
 8000df2:	d00f      	beq.n	8000e14 <sendByte+0xbc>
		{
			SetBit(tmp2, (7-i));
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2207      	movs	r2, #7
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	409a      	lsls	r2, r3
 8000e00:	0013      	movs	r3, r2
 8000e02:	b25a      	sxtb	r2, r3
 8000e04:	210e      	movs	r1, #14
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	b25b      	sxtb	r3, r3
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	b25a      	sxtb	r2, r3
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 4; i++)
 8000e14:	210d      	movs	r1, #13
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	781a      	ldrb	r2, [r3, #0]
 8000e1a:	187b      	adds	r3, r7, r1
 8000e1c:	3201      	adds	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
 8000e20:	230d      	movs	r3, #13
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b03      	cmp	r3, #3
 8000e28:	d9bf      	bls.n	8000daa <sendByte+0x52>
		}
	}
	buffer[1] = tmp1;
 8000e2a:	2508      	movs	r5, #8
 8000e2c:	197b      	adds	r3, r7, r5
 8000e2e:	220f      	movs	r2, #15
 8000e30:	18ba      	adds	r2, r7, r2
 8000e32:	7812      	ldrb	r2, [r2, #0]
 8000e34:	705a      	strb	r2, [r3, #1]
	buffer[2] = tmp2;
 8000e36:	197b      	adds	r3, r7, r5
 8000e38:	220e      	movs	r2, #14
 8000e3a:	18ba      	adds	r2, r7, r2
 8000e3c:	7812      	ldrb	r2, [r2, #0]
 8000e3e:	709a      	strb	r2, [r3, #2]

	DISP_CS_ON;
 8000e40:	4b10      	ldr	r3, [pc, #64]	; (8000e84 <sendByte+0x12c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	2140      	movs	r1, #64	; 0x40
 8000e46:	0018      	movs	r0, r3
 8000e48:	f003 f9bf 	bl	80041ca <HAL_GPIO_WritePin>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi1, buffer, 3, 100);
 8000e4c:	260c      	movs	r6, #12
 8000e4e:	19bc      	adds	r4, r7, r6
 8000e50:	1979      	adds	r1, r7, r5
 8000e52:	480d      	ldr	r0, [pc, #52]	; (8000e88 <sendByte+0x130>)
 8000e54:	2364      	movs	r3, #100	; 0x64
 8000e56:	2203      	movs	r2, #3
 8000e58:	f005 ff36 	bl	8006cc8 <HAL_SPI_Transmit>
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	7023      	strb	r3, [r4, #0]
	DISP_CS_OFF;
 8000e60:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <sendByte+0x12c>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	2140      	movs	r1, #64	; 0x40
 8000e66:	0018      	movs	r0, r3
 8000e68:	f003 f9af 	bl	80041ca <HAL_GPIO_WritePin>
	//HAL_Delay(1);
	if(ret == HAL_OK)
 8000e6c:	19bb      	adds	r3, r7, r6
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d101      	bne.n	8000e78 <sendByte+0x120>
		return DISP_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	e000      	b.n	8000e7a <sendByte+0x122>
	else
		return SPI_ERR;
 8000e78:	2302      	movs	r3, #2
}
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b005      	add	sp, #20
 8000e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	48000400 	.word	0x48000400
 8000e88:	20000590 	.word	0x20000590

08000e8c <dispInit>:
}

//_____Provede reset displeje a defaultní nastavení_____//
// !!! Pracuje v blokujícím módu !!!
void dispInit(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	//_____Reset displeje po startu_____//
	HAL_Delay(10);
 8000e90:	200a      	movs	r0, #10
 8000e92:	f002 f965 	bl	8003160 <HAL_Delay>
	HAL_GPIO_WritePin(DISP_RST_GPIO_Port,DISP_RST_Pin, GPIO_PIN_RESET);
 8000e96:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <dispInit+0x74>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2180      	movs	r1, #128	; 0x80
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f003 f994 	bl	80041ca <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000ea2:	2014      	movs	r0, #20
 8000ea4:	f002 f95c 	bl	8003160 <HAL_Delay>
	HAL_GPIO_WritePin(DISP_RST_GPIO_Port,DISP_RST_Pin, GPIO_PIN_SET);
 8000ea8:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <dispInit+0x74>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2180      	movs	r1, #128	; 0x80
 8000eae:	0018      	movs	r0, r3
 8000eb0:	f003 f98b 	bl	80041ca <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000eb4:	2005      	movs	r0, #5
 8000eb6:	f002 f953 	bl	8003160 <HAL_Delay>

	//_____Nastavit parametry_____//
	sendByte(0x31, INSTRUCTION);	//Function set
 8000eba:	2101      	movs	r1, #1
 8000ebc:	2031      	movs	r0, #49	; 0x31
 8000ebe:	f7ff ff4b 	bl	8000d58 <sendByte>
	sendByte(0x01, INSTRUCTION);	//Clear display
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f7ff ff47 	bl	8000d58 <sendByte>
	sendByte(0x13, INSTRUCTION);	//Oscilator
 8000eca:	2101      	movs	r1, #1
 8000ecc:	2013      	movs	r0, #19
 8000ece:	f7ff ff43 	bl	8000d58 <sendByte>
	sendByte(0x70, INSTRUCTION);	//Contrast
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	2070      	movs	r0, #112	; 0x70
 8000ed6:	f7ff ff3f 	bl	8000d58 <sendByte>
	sendByte(0x5C, INSTRUCTION);	//Power/Icon/Contrast
 8000eda:	2101      	movs	r1, #1
 8000edc:	205c      	movs	r0, #92	; 0x5c
 8000ede:	f7ff ff3b 	bl	8000d58 <sendByte>
	sendByte(0x6B, INSTRUCTION);	//Follower control
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	206b      	movs	r0, #107	; 0x6b
 8000ee6:	f7ff ff37 	bl	8000d58 <sendByte>
	sendByte(0x0F, INSTRUCTION);	//Display on
 8000eea:	2101      	movs	r1, #1
 8000eec:	200f      	movs	r0, #15
 8000eee:	f7ff ff33 	bl	8000d58 <sendByte>

	//_____Zapnout podsvícení_____//
	setColour(BACKLIGHT_WHITE);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f7ff feb8 	bl	8000c68 <setColour>
}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	48000400 	.word	0x48000400

08000f04 <setCursor>:
//_____Nastaví kurzor_____//
//pozice počítána od nuly//
//-> argumenty: řádek, sloupec
// !!! Pracuje v blokujícím módu !!!
DISP_STATE setCursor(uint8_t row, uint8_t col)
{
 8000f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	1dfb      	adds	r3, r7, #7
 8000f0e:	701a      	strb	r2, [r3, #0]
 8000f10:	1dbb      	adds	r3, r7, #6
 8000f12:	1c0a      	adds	r2, r1, #0
 8000f14:	701a      	strb	r2, [r3, #0]
	uint8_t addres = 0x80;	//DDRAM adresa
 8000f16:	230f      	movs	r3, #15
 8000f18:	18fb      	adds	r3, r7, r3
 8000f1a:	2280      	movs	r2, #128	; 0x80
 8000f1c:	701a      	strb	r2, [r3, #0]
	if(row > 3 || col > 15)	//displej 4x16
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	d803      	bhi.n	8000f2e <setCursor+0x2a>
 8000f26:	1dbb      	adds	r3, r7, #6
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	2b0f      	cmp	r3, #15
 8000f2c:	d901      	bls.n	8000f32 <setCursor+0x2e>
		return DISP_ERR;
 8000f2e:	2304      	movs	r3, #4
 8000f30:	e020      	b.n	8000f74 <setCursor+0x70>
	addres += row*0x20;
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	015b      	lsls	r3, r3, #5
 8000f38:	b2d9      	uxtb	r1, r3
 8000f3a:	250f      	movs	r5, #15
 8000f3c:	197b      	adds	r3, r7, r5
 8000f3e:	197a      	adds	r2, r7, r5
 8000f40:	7812      	ldrb	r2, [r2, #0]
 8000f42:	188a      	adds	r2, r1, r2
 8000f44:	701a      	strb	r2, [r3, #0]
	addres += col;
 8000f46:	197b      	adds	r3, r7, r5
 8000f48:	1979      	adds	r1, r7, r5
 8000f4a:	1dba      	adds	r2, r7, #6
 8000f4c:	7809      	ldrb	r1, [r1, #0]
 8000f4e:	7812      	ldrb	r2, [r2, #0]
 8000f50:	188a      	adds	r2, r1, r2
 8000f52:	701a      	strb	r2, [r3, #0]

	sendByte(0x38, INSTRUCTION);	//Function set RE = 0
 8000f54:	2101      	movs	r1, #1
 8000f56:	2038      	movs	r0, #56	; 0x38
 8000f58:	f7ff fefe 	bl	8000d58 <sendByte>
	//HAL_Delay(5);
	DISP_STATE ret = sendByte(addres, INSTRUCTION);
 8000f5c:	260e      	movs	r6, #14
 8000f5e:	19bc      	adds	r4, r7, r6
 8000f60:	197b      	adds	r3, r7, r5
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2101      	movs	r1, #1
 8000f66:	0018      	movs	r0, r3
 8000f68:	f7ff fef6 	bl	8000d58 <sendByte>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	7023      	strb	r3, [r4, #0]
	//HAL_Delay(5);
	return ret;
 8000f70:	19bb      	adds	r3, r7, r6
 8000f72:	781b      	ldrb	r3, [r3, #0]
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b005      	add	sp, #20
 8000f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f7c <writeChar>:

//_____Zapiš znak na dané souřadnice_____//
//-> argumenty: znak k zobrazení, řádek, sloupec
// !!! Pracuje v blokujícím módu !!!
DISP_STATE writeChar(char character, uint8_t row, uint8_t col)
{
 8000f7c:	b5b0      	push	{r4, r5, r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	0004      	movs	r4, r0
 8000f84:	0008      	movs	r0, r1
 8000f86:	0011      	movs	r1, r2
 8000f88:	1dfb      	adds	r3, r7, #7
 8000f8a:	1c22      	adds	r2, r4, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
 8000f8e:	1dbb      	adds	r3, r7, #6
 8000f90:	1c02      	adds	r2, r0, #0
 8000f92:	701a      	strb	r2, [r3, #0]
 8000f94:	1d7b      	adds	r3, r7, #5
 8000f96:	1c0a      	adds	r2, r1, #0
 8000f98:	701a      	strb	r2, [r3, #0]
	DISP_STATE ret = setCursor(row, col);
 8000f9a:	250f      	movs	r5, #15
 8000f9c:	197c      	adds	r4, r7, r5
 8000f9e:	1d7b      	adds	r3, r7, #5
 8000fa0:	781a      	ldrb	r2, [r3, #0]
 8000fa2:	1dbb      	adds	r3, r7, #6
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff ffab 	bl	8000f04 <setCursor>
 8000fae:	0003      	movs	r3, r0
 8000fb0:	7023      	strb	r3, [r4, #0]
	//HAL_Delay(5);
	if(ret == DISP_OK)
 8000fb2:	197b      	adds	r3, r7, r5
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10b      	bne.n	8000fd2 <writeChar+0x56>
	{
		//doplnit úpravu dat podle převodní tabulky displeje
		ret = sendByte(character, DATA);
 8000fba:	197c      	adds	r4, r7, r5
 8000fbc:	1dfb      	adds	r3, r7, #7
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f7ff fec8 	bl	8000d58 <sendByte>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	7023      	strb	r3, [r4, #0]
		//HAL_Delay(5);
		return ret;
 8000fcc:	197b      	adds	r3, r7, r5
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	e002      	b.n	8000fd8 <writeChar+0x5c>
	}
	else
		return ret;
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	781b      	ldrb	r3, [r3, #0]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b004      	add	sp, #16
 8000fde:	bdb0      	pop	{r4, r5, r7, pc}

08000fe0 <writeRow>:
//_____Zapiš řetězec na daný řádek_____//
//znaky přečnívající znaky budou smazány//
//-> argumenty: pole znaků, délka řetězce, řádek, zarovnání
// !!! Pracuje v blokujícím módu !!!
DISP_STATE writeRow(char* string, uint8_t lenght, uint8_t row, ALIGN align)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	000c      	movs	r4, r1
 8000fea:	0010      	movs	r0, r2
 8000fec:	0019      	movs	r1, r3
 8000fee:	1cfb      	adds	r3, r7, #3
 8000ff0:	1c22      	adds	r2, r4, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
 8000ff4:	1cbb      	adds	r3, r7, #2
 8000ff6:	1c02      	adds	r2, r0, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
 8000ffa:	1c7b      	adds	r3, r7, #1
 8000ffc:	1c0a      	adds	r2, r1, #0
 8000ffe:	701a      	strb	r2, [r3, #0]
	if(lenght > 16)	//neplatná délka řetězce
 8001000:	1cfb      	adds	r3, r7, #3
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b10      	cmp	r3, #16
 8001006:	d901      	bls.n	800100c <writeRow+0x2c>
		return DISP_ERR;
 8001008:	2304      	movs	r3, #4
 800100a:	e080      	b.n	800110e <writeRow+0x12e>
	uint8_t col;
	char newString[16];
	for(uint8_t i = 0; i < 16; i++)
 800100c:	231e      	movs	r3, #30
 800100e:	18fb      	adds	r3, r7, r3
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e00b      	b.n	800102e <writeRow+0x4e>
	{
		newString[i] = ' ';
 8001016:	201e      	movs	r0, #30
 8001018:	183b      	adds	r3, r7, r0
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	220c      	movs	r2, #12
 800101e:	18ba      	adds	r2, r7, r2
 8001020:	2120      	movs	r1, #32
 8001022:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 16; i++)
 8001024:	183b      	adds	r3, r7, r0
 8001026:	781a      	ldrb	r2, [r3, #0]
 8001028:	183b      	adds	r3, r7, r0
 800102a:	3201      	adds	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
 800102e:	231e      	movs	r3, #30
 8001030:	18fb      	adds	r3, r7, r3
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b0f      	cmp	r3, #15
 8001036:	d9ee      	bls.n	8001016 <writeRow+0x36>
	}
	switch(align)
 8001038:	1c7b      	adds	r3, r7, #1
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b02      	cmp	r3, #2
 800103e:	d012      	beq.n	8001066 <writeRow+0x86>
 8001040:	dc1e      	bgt.n	8001080 <writeRow+0xa0>
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <writeRow+0x6c>
 8001046:	2b01      	cmp	r3, #1
 8001048:	d005      	beq.n	8001056 <writeRow+0x76>
 800104a:	e019      	b.n	8001080 <writeRow+0xa0>
	{
		case LEFT:	//zarovnání doleva
			col = 0;
 800104c:	231f      	movs	r3, #31
 800104e:	18fb      	adds	r3, r7, r3
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
			break;
 8001054:	e019      	b.n	800108a <writeRow+0xaa>
		case RIGHT:
			col = 15 - lenght;
 8001056:	231f      	movs	r3, #31
 8001058:	18fb      	adds	r3, r7, r3
 800105a:	1cfa      	adds	r2, r7, #3
 800105c:	7812      	ldrb	r2, [r2, #0]
 800105e:	210f      	movs	r1, #15
 8001060:	1a8a      	subs	r2, r1, r2
 8001062:	701a      	strb	r2, [r3, #0]
			break;
 8001064:	e011      	b.n	800108a <writeRow+0xaa>
		case CENTER:
			col = (15 - lenght)/2 + 1;
 8001066:	1cfb      	adds	r3, r7, #3
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	220f      	movs	r2, #15
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	d500      	bpl.n	8001072 <writeRow+0x92>
 8001070:	3301      	adds	r3, #1
 8001072:	105b      	asrs	r3, r3, #1
 8001074:	b2da      	uxtb	r2, r3
 8001076:	231f      	movs	r3, #31
 8001078:	18fb      	adds	r3, r7, r3
 800107a:	3201      	adds	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
			break;
 800107e:	e004      	b.n	800108a <writeRow+0xaa>
		default:
			col = 0;
 8001080:	231f      	movs	r3, #31
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
			break;
 8001088:	46c0      	nop			; (mov r8, r8)
	}
	for(uint8_t i = 0; i < lenght; i++)
 800108a:	231d      	movs	r3, #29
 800108c:	18fb      	adds	r3, r7, r3
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
 8001092:	e013      	b.n	80010bc <writeRow+0xdc>
	{
		newString[col + i] = string[i];
 8001094:	201d      	movs	r0, #29
 8001096:	183b      	adds	r3, r7, r0
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	18d2      	adds	r2, r2, r3
 800109e:	231f      	movs	r3, #31
 80010a0:	18fb      	adds	r3, r7, r3
 80010a2:	7819      	ldrb	r1, [r3, #0]
 80010a4:	183b      	adds	r3, r7, r0
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	18cb      	adds	r3, r1, r3
 80010aa:	7811      	ldrb	r1, [r2, #0]
 80010ac:	220c      	movs	r2, #12
 80010ae:	18ba      	adds	r2, r7, r2
 80010b0:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < lenght; i++)
 80010b2:	183b      	adds	r3, r7, r0
 80010b4:	781a      	ldrb	r2, [r3, #0]
 80010b6:	183b      	adds	r3, r7, r0
 80010b8:	3201      	adds	r2, #1
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	231d      	movs	r3, #29
 80010be:	18fa      	adds	r2, r7, r3
 80010c0:	1cfb      	adds	r3, r7, #3
 80010c2:	7812      	ldrb	r2, [r2, #0]
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d3e4      	bcc.n	8001094 <writeRow+0xb4>
	}
	for(uint8_t i = 0; i < 16; i++)
 80010ca:	231c      	movs	r3, #28
 80010cc:	18fb      	adds	r3, r7, r3
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
 80010d2:	e016      	b.n	8001102 <writeRow+0x122>
	{
		if(writeChar(newString[i], row, i) != DISP_OK)
 80010d4:	211c      	movs	r1, #28
 80010d6:	187b      	adds	r3, r7, r1
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	220c      	movs	r2, #12
 80010dc:	18ba      	adds	r2, r7, r2
 80010de:	5cd0      	ldrb	r0, [r2, r3]
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	781a      	ldrb	r2, [r3, #0]
 80010e4:	1cbb      	adds	r3, r7, #2
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	0019      	movs	r1, r3
 80010ea:	f7ff ff47 	bl	8000f7c <writeChar>
 80010ee:	1e03      	subs	r3, r0, #0
 80010f0:	d001      	beq.n	80010f6 <writeRow+0x116>
					return SPI_ERR;
 80010f2:	2302      	movs	r3, #2
 80010f4:	e00b      	b.n	800110e <writeRow+0x12e>
	for(uint8_t i = 0; i < 16; i++)
 80010f6:	211c      	movs	r1, #28
 80010f8:	187b      	adds	r3, r7, r1
 80010fa:	781a      	ldrb	r2, [r3, #0]
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	3201      	adds	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	231c      	movs	r3, #28
 8001104:	18fb      	adds	r3, r7, r3
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b0f      	cmp	r3, #15
 800110a:	d9e3      	bls.n	80010d4 <writeRow+0xf4>
	}
	return DISP_OK;
 800110c:	2300      	movs	r3, #0
}
 800110e:	0018      	movs	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	b009      	add	sp, #36	; 0x24
 8001114:	bd90      	pop	{r4, r7, pc}
	...

08001118 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//_____Buttons interrupt callback_____//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	0002      	movs	r2, r0
 8001120:	1dbb      	adds	r3, r7, #6
 8001122:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == BUTTON_0_Pin)
 8001124:	1dbb      	adds	r3, r7, #6
 8001126:	881a      	ldrh	r2, [r3, #0]
 8001128:	2380      	movs	r3, #128	; 0x80
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	429a      	cmp	r2, r3
 800112e:	d104      	bne.n	800113a <HAL_GPIO_EXTI_Callback+0x22>
	{
		flags.buttons.butt0_int = 1;
 8001130:	4b09      	ldr	r3, [pc, #36]	; (8001158 <HAL_GPIO_EXTI_Callback+0x40>)
 8001132:	791a      	ldrb	r2, [r3, #4]
 8001134:	2101      	movs	r1, #1
 8001136:	430a      	orrs	r2, r1
 8001138:	711a      	strb	r2, [r3, #4]
	}
	if(GPIO_Pin == BUTTON_1_Pin)
 800113a:	1dbb      	adds	r3, r7, #6
 800113c:	881a      	ldrh	r2, [r3, #0]
 800113e:	2380      	movs	r3, #128	; 0x80
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	429a      	cmp	r2, r3
 8001144:	d104      	bne.n	8001150 <HAL_GPIO_EXTI_Callback+0x38>
	{
		flags.buttons.butt1_int = 1;
 8001146:	4b04      	ldr	r3, [pc, #16]	; (8001158 <HAL_GPIO_EXTI_Callback+0x40>)
 8001148:	791a      	ldrb	r2, [r3, #4]
 800114a:	2104      	movs	r1, #4
 800114c:	430a      	orrs	r2, r1
 800114e:	711a      	strb	r2, [r3, #4]
	}
}
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	2000063c 	.word	0x2000063c

0800115c <HAL_TIM_PeriodElapsedCallback>:

//_____Timer interrupt callback_____//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	if(htim == &htim14)	//Timer 14 -> každých 10 ms
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	4b06      	ldr	r3, [pc, #24]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001168:	429a      	cmp	r2, r3
 800116a:	d104      	bne.n	8001176 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		flags.time.ten_ms = 1;
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800116e:	781a      	ldrb	r2, [r3, #0]
 8001170:	2101      	movs	r1, #1
 8001172:	430a      	orrs	r2, r1
 8001174:	701a      	strb	r2, [r3, #0]
	}
}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b002      	add	sp, #8
 800117c:	bd80      	pop	{r7, pc}
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	200005f4 	.word	0x200005f4
 8001184:	2000063c 	.word	0x2000063c

08001188 <HAL_ADC_ConvCpltCallback>:

//_____ADC data ready callback_____//
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_IT(&hadc);
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	0018      	movs	r0, r3
 8001194:	f002 f9ba 	bl	800350c <HAL_ADC_Stop_IT>
	flags.meas.measDataReady = 1;
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <HAL_ADC_ConvCpltCallback+0x24>)
 800119a:	7d1a      	ldrb	r2, [r3, #20]
 800119c:	2104      	movs	r1, #4
 800119e:	430a      	orrs	r2, r1
 80011a0:	751a      	strb	r2, [r3, #20]
}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b002      	add	sp, #8
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	2000063c 	.word	0x2000063c

080011b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b0:	b590      	push	{r4, r7, lr}
 80011b2:	b087      	sub	sp, #28
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b6:	f001 ff6f 	bl	8003098 <HAL_Init>

  /* USER CODE BEGIN Init */

  //__Buffery___//
  dispBuffer = createBuffer(100);
 80011ba:	2064      	movs	r0, #100	; 0x64
 80011bc:	f001 f8d7 	bl	800236e <createBuffer>
 80011c0:	0002      	movs	r2, r0
 80011c2:	4b46      	ldr	r3, [pc, #280]	; (80012dc <main+0x12c>)
 80011c4:	601a      	str	r2, [r3, #0]
  regBuffer = createBuffer(100);
 80011c6:	2064      	movs	r0, #100	; 0x64
 80011c8:	f001 f8d1 	bl	800236e <createBuffer>
 80011cc:	0002      	movs	r2, r0
 80011ce:	4b44      	ldr	r3, [pc, #272]	; (80012e0 <main+0x130>)
 80011d0:	601a      	str	r2, [r3, #0]
  USB_Rx_Buffer = createBuffer(500);
 80011d2:	23fa      	movs	r3, #250	; 0xfa
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	0018      	movs	r0, r3
 80011d8:	f001 f8c9 	bl	800236e <createBuffer>
 80011dc:	0002      	movs	r2, r0
 80011de:	4b41      	ldr	r3, [pc, #260]	; (80012e4 <main+0x134>)
 80011e0:	601a      	str	r2, [r3, #0]
  USB_Tx_Buffer = createBuffer(500);
 80011e2:	23fa      	movs	r3, #250	; 0xfa
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	0018      	movs	r0, r3
 80011e8:	f001 f8c1 	bl	800236e <createBuffer>
 80011ec:	0002      	movs	r2, r0
 80011ee:	4b3e      	ldr	r3, [pc, #248]	; (80012e8 <main+0x138>)
 80011f0:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f2:	f000 f885 	bl	8001300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f6:	f000 facf 	bl	8001798 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80011fa:	f00b fbbb 	bl	800c974 <MX_USB_DEVICE_Init>
  MX_ADC_Init();
 80011fe:	f000 f8eb 	bl	80013d8 <MX_ADC_Init>
  MX_SPI1_Init();
 8001202:	f000 fa07 	bl	8001614 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001206:	f000 fa97 	bl	8001738 <MX_USART3_UART_Init>
  MX_TIM14_Init();
 800120a:	f000 fa49 	bl	80016a0 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  //___Inicializace displeje___//
  dispInit();
 800120e:	f7ff fe3d 	bl	8000e8c <dispInit>
  char line1[] = "Zahoreni";
 8001212:	200c      	movs	r0, #12
 8001214:	183b      	adds	r3, r7, r0
 8001216:	4a35      	ldr	r2, [pc, #212]	; (80012ec <main+0x13c>)
 8001218:	ca12      	ldmia	r2!, {r1, r4}
 800121a:	c312      	stmia	r3!, {r1, r4}
 800121c:	7812      	ldrb	r2, [r2, #0]
 800121e:	701a      	strb	r2, [r3, #0]
  char line2[] = "zdroju";
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	4a33      	ldr	r2, [pc, #204]	; (80012f0 <main+0x140>)
 8001224:	6811      	ldr	r1, [r2, #0]
 8001226:	6019      	str	r1, [r3, #0]
 8001228:	8891      	ldrh	r1, [r2, #4]
 800122a:	8099      	strh	r1, [r3, #4]
 800122c:	7992      	ldrb	r2, [r2, #6]
 800122e:	719a      	strb	r2, [r3, #6]
  writeRow(line1, 8, 1, CENTER);
 8001230:	1838      	adds	r0, r7, r0
 8001232:	2302      	movs	r3, #2
 8001234:	2201      	movs	r2, #1
 8001236:	2108      	movs	r1, #8
 8001238:	f7ff fed2 	bl	8000fe0 <writeRow>
  writeRow(line2, 6, 2, CENTER);
 800123c:	1d38      	adds	r0, r7, #4
 800123e:	2302      	movs	r3, #2
 8001240:	2202      	movs	r2, #2
 8001242:	2106      	movs	r1, #6
 8001244:	f7ff fecc 	bl	8000fe0 <writeRow>

  LOAD_MIN_OFF;
 8001248:	4b2a      	ldr	r3, [pc, #168]	; (80012f4 <main+0x144>)
 800124a:	2200      	movs	r2, #0
 800124c:	2180      	movs	r1, #128	; 0x80
 800124e:	0018      	movs	r0, r3
 8001250:	f002 ffbb 	bl	80041ca <HAL_GPIO_WritePin>
  LOAD_MAX_OFF;
 8001254:	4b27      	ldr	r3, [pc, #156]	; (80012f4 <main+0x144>)
 8001256:	2200      	movs	r2, #0
 8001258:	2140      	movs	r1, #64	; 0x40
 800125a:	0018      	movs	r0, r3
 800125c:	f002 ffb5 	bl	80041ca <HAL_GPIO_WritePin>

  if(regInit() != REG_OK)	//inicializace shift registrů
 8001260:	f001 f9d2 	bl	8002608 <regInit>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d004      	beq.n	8001272 <main+0xc2>
  {
	  flags.conErr = 1;
 8001268:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <main+0x148>)
 800126a:	7e1a      	ldrb	r2, [r3, #24]
 800126c:	2108      	movs	r1, #8
 800126e:	430a      	orrs	r2, r1
 8001270:	761a      	strb	r2, [r3, #24]
	  //Odešli zprávu do PC
  }

  // Start timer
  HAL_TIM_Base_Start_IT(&htim14);
 8001272:	4b22      	ldr	r3, [pc, #136]	; (80012fc <main+0x14c>)
 8001274:	0018      	movs	r0, r3
 8001276:	f006 fa17 	bl	80076a8 <HAL_TIM_Base_Start_IT>

  flags.ui.longBeep = 1;
 800127a:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <main+0x148>)
 800127c:	7c1a      	ldrb	r2, [r3, #16]
 800127e:	2102      	movs	r1, #2
 8001280:	430a      	orrs	r2, r1
 8001282:	741a      	strb	r2, [r3, #16]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(flags.time.ten_ms)	// 10 ms
 8001284:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <main+0x148>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	07db      	lsls	r3, r3, #31
 800128a:	0fdb      	lsrs	r3, r3, #31
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0f8      	beq.n	8001284 <main+0xd4>
	  {
		  clkHandler();
 8001292:	f000 fb6d 	bl	8001970 <clkHandler>
		  buttonDebounce();
 8001296:	f000 fbe9 	bl	8001a6c <buttonDebounce>
		  comHandler();
 800129a:	f7ff f8bd 	bl	8000418 <comHandler>
		  if(flags.instructions.calibRequest)
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <main+0x148>)
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	071b      	lsls	r3, r3, #28
 80012a4:	0fdb      	lsrs	r3, r3, #31
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00e      	beq.n	80012ca <main+0x11a>
		  {
			  flags.meas.measRequest = 1;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <main+0x148>)
 80012ae:	7d1a      	ldrb	r2, [r3, #20]
 80012b0:	2101      	movs	r1, #1
 80012b2:	430a      	orrs	r2, r1
 80012b4:	751a      	strb	r2, [r3, #20]
			  flags.meas.calibMeas = 1;
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <main+0x148>)
 80012b8:	7d1a      	ldrb	r2, [r3, #20]
 80012ba:	2140      	movs	r1, #64	; 0x40
 80012bc:	430a      	orrs	r2, r1
 80012be:	751a      	strb	r2, [r3, #20]
			  flags.instructions.calibRequest = 0;
 80012c0:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <main+0x148>)
 80012c2:	7b1a      	ldrb	r2, [r3, #12]
 80012c4:	2108      	movs	r1, #8
 80012c6:	438a      	bics	r2, r1
 80012c8:	731a      	strb	r2, [r3, #12]
		  }
		  dispHandler();
 80012ca:	f000 fc57 	bl	8001b7c <dispHandler>
		  UI_Handler();
 80012ce:	f000 fe31 	bl	8001f34 <UI_Handler>
		  testHandler();
 80012d2:	f001 fc49 	bl	8002b68 <testHandler>
		  measHandler();
 80012d6:	f000 ff93 	bl	8002200 <measHandler>
	  if(flags.time.ten_ms)	// 10 ms
 80012da:	e7d3      	b.n	8001284 <main+0xd4>
 80012dc:	200004b0 	.word	0x200004b0
 80012e0:	200006a0 	.word	0x200006a0
 80012e4:	20001140 	.word	0x20001140
 80012e8:	2000049c 	.word	0x2000049c
 80012ec:	0800dd44 	.word	0x0800dd44
 80012f0:	0800dd50 	.word	0x0800dd50
 80012f4:	48000800 	.word	0x48000800
 80012f8:	2000063c 	.word	0x2000063c
 80012fc:	200005f4 	.word	0x200005f4

08001300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b099      	sub	sp, #100	; 0x64
 8001304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001306:	242c      	movs	r4, #44	; 0x2c
 8001308:	193b      	adds	r3, r7, r4
 800130a:	0018      	movs	r0, r3
 800130c:	2334      	movs	r3, #52	; 0x34
 800130e:	001a      	movs	r2, r3
 8001310:	2100      	movs	r1, #0
 8001312:	f00c f8dc 	bl	800d4ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001316:	231c      	movs	r3, #28
 8001318:	18fb      	adds	r3, r7, r3
 800131a:	0018      	movs	r0, r3
 800131c:	2310      	movs	r3, #16
 800131e:	001a      	movs	r2, r3
 8001320:	2100      	movs	r1, #0
 8001322:	f00c f8d4 	bl	800d4ce <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001326:	003b      	movs	r3, r7
 8001328:	0018      	movs	r0, r3
 800132a:	231c      	movs	r3, #28
 800132c:	001a      	movs	r2, r3
 800132e:	2100      	movs	r1, #0
 8001330:	f00c f8cd 	bl	800d4ce <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001334:	0021      	movs	r1, r4
 8001336:	187b      	adds	r3, r7, r1
 8001338:	2232      	movs	r2, #50	; 0x32
 800133a:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133c:	187b      	adds	r3, r7, r1
 800133e:	2201      	movs	r2, #1
 8001340:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001342:	187b      	adds	r3, r7, r1
 8001344:	2201      	movs	r2, #1
 8001346:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001348:	187b      	adds	r3, r7, r1
 800134a:	2201      	movs	r2, #1
 800134c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800134e:	187b      	adds	r3, r7, r1
 8001350:	2210      	movs	r2, #16
 8001352:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001354:	187b      	adds	r3, r7, r1
 8001356:	2210      	movs	r2, #16
 8001358:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800135a:	187b      	adds	r3, r7, r1
 800135c:	2202      	movs	r2, #2
 800135e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001360:	187b      	adds	r3, r7, r1
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	0212      	lsls	r2, r2, #8
 8001366:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001368:	187b      	adds	r3, r7, r1
 800136a:	2200      	movs	r2, #0
 800136c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800136e:	187b      	adds	r3, r7, r1
 8001370:	2200      	movs	r2, #0
 8001372:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001374:	187b      	adds	r3, r7, r1
 8001376:	0018      	movs	r0, r3
 8001378:	f004 fdee 	bl	8005f58 <HAL_RCC_OscConfig>
 800137c:	1e03      	subs	r3, r0, #0
 800137e:	d001      	beq.n	8001384 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001380:	f000 fff0 	bl	8002364 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001384:	211c      	movs	r1, #28
 8001386:	187b      	adds	r3, r7, r1
 8001388:	2207      	movs	r2, #7
 800138a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800138c:	187b      	adds	r3, r7, r1
 800138e:	2202      	movs	r2, #2
 8001390:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001392:	187b      	adds	r3, r7, r1
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001398:	187b      	adds	r3, r7, r1
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800139e:	187b      	adds	r3, r7, r1
 80013a0:	2100      	movs	r1, #0
 80013a2:	0018      	movs	r0, r3
 80013a4:	f005 f95e 	bl	8006664 <HAL_RCC_ClockConfig>
 80013a8:	1e03      	subs	r3, r0, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80013ac:	f000 ffda 	bl	8002364 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80013b0:	003b      	movs	r3, r7
 80013b2:	2280      	movs	r2, #128	; 0x80
 80013b4:	0292      	lsls	r2, r2, #10
 80013b6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80013b8:	003b      	movs	r3, r7
 80013ba:	2200      	movs	r2, #0
 80013bc:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013be:	003b      	movs	r3, r7
 80013c0:	0018      	movs	r0, r3
 80013c2:	f005 facb 	bl	800695c <HAL_RCCEx_PeriphCLKConfig>
 80013c6:	1e03      	subs	r3, r0, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0xce>
  {
    Error_Handler();
 80013ca:	f000 ffcb 	bl	8002364 <Error_Handler>
  }
}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b019      	add	sp, #100	; 0x64
 80013d4:	bd90      	pop	{r4, r7, pc}
	...

080013d8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013de:	1d3b      	adds	r3, r7, #4
 80013e0:	0018      	movs	r0, r3
 80013e2:	230c      	movs	r3, #12
 80013e4:	001a      	movs	r2, r3
 80013e6:	2100      	movs	r1, #0
 80013e8:	f00c f871 	bl	800d4ce <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80013ec:	4b87      	ldr	r3, [pc, #540]	; (800160c <MX_ADC_Init+0x234>)
 80013ee:	4a88      	ldr	r2, [pc, #544]	; (8001610 <MX_ADC_Init+0x238>)
 80013f0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013f2:	4b86      	ldr	r3, [pc, #536]	; (800160c <MX_ADC_Init+0x234>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80013f8:	4b84      	ldr	r3, [pc, #528]	; (800160c <MX_ADC_Init+0x234>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013fe:	4b83      	ldr	r3, [pc, #524]	; (800160c <MX_ADC_Init+0x234>)
 8001400:	2200      	movs	r2, #0
 8001402:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001404:	4b81      	ldr	r3, [pc, #516]	; (800160c <MX_ADC_Init+0x234>)
 8001406:	2201      	movs	r2, #1
 8001408:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800140a:	4b80      	ldr	r3, [pc, #512]	; (800160c <MX_ADC_Init+0x234>)
 800140c:	2204      	movs	r2, #4
 800140e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001410:	4b7e      	ldr	r3, [pc, #504]	; (800160c <MX_ADC_Init+0x234>)
 8001412:	2200      	movs	r2, #0
 8001414:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001416:	4b7d      	ldr	r3, [pc, #500]	; (800160c <MX_ADC_Init+0x234>)
 8001418:	2200      	movs	r2, #0
 800141a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800141c:	4b7b      	ldr	r3, [pc, #492]	; (800160c <MX_ADC_Init+0x234>)
 800141e:	2200      	movs	r2, #0
 8001420:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001422:	4b7a      	ldr	r3, [pc, #488]	; (800160c <MX_ADC_Init+0x234>)
 8001424:	2200      	movs	r2, #0
 8001426:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001428:	4b78      	ldr	r3, [pc, #480]	; (800160c <MX_ADC_Init+0x234>)
 800142a:	22c2      	movs	r2, #194	; 0xc2
 800142c:	32ff      	adds	r2, #255	; 0xff
 800142e:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001430:	4b76      	ldr	r3, [pc, #472]	; (800160c <MX_ADC_Init+0x234>)
 8001432:	2200      	movs	r2, #0
 8001434:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001436:	4b75      	ldr	r3, [pc, #468]	; (800160c <MX_ADC_Init+0x234>)
 8001438:	2224      	movs	r2, #36	; 0x24
 800143a:	2100      	movs	r1, #0
 800143c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800143e:	4b73      	ldr	r3, [pc, #460]	; (800160c <MX_ADC_Init+0x234>)
 8001440:	2201      	movs	r2, #1
 8001442:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001444:	4b71      	ldr	r3, [pc, #452]	; (800160c <MX_ADC_Init+0x234>)
 8001446:	0018      	movs	r0, r3
 8001448:	f001 feae 	bl	80031a8 <HAL_ADC_Init>
 800144c:	1e03      	subs	r3, r0, #0
 800144e:	d001      	beq.n	8001454 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001450:	f000 ff88 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2280      	movs	r2, #128	; 0x80
 800145e:	0152      	lsls	r2, r2, #5
 8001460:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	2205      	movs	r2, #5
 8001466:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001468:	1d3a      	adds	r2, r7, #4
 800146a:	4b68      	ldr	r3, [pc, #416]	; (800160c <MX_ADC_Init+0x234>)
 800146c:	0011      	movs	r1, r2
 800146e:	0018      	movs	r0, r3
 8001470:	f002 f96a 	bl	8003748 <HAL_ADC_ConfigChannel>
 8001474:	1e03      	subs	r3, r0, #0
 8001476:	d001      	beq.n	800147c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8001478:	f000 ff74 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001482:	1d3a      	adds	r2, r7, #4
 8001484:	4b61      	ldr	r3, [pc, #388]	; (800160c <MX_ADC_Init+0x234>)
 8001486:	0011      	movs	r1, r2
 8001488:	0018      	movs	r0, r3
 800148a:	f002 f95d 	bl	8003748 <HAL_ADC_ConfigChannel>
 800148e:	1e03      	subs	r3, r0, #0
 8001490:	d001      	beq.n	8001496 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8001492:	f000 ff67 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	2202      	movs	r2, #2
 800149a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800149c:	1d3a      	adds	r2, r7, #4
 800149e:	4b5b      	ldr	r3, [pc, #364]	; (800160c <MX_ADC_Init+0x234>)
 80014a0:	0011      	movs	r1, r2
 80014a2:	0018      	movs	r0, r3
 80014a4:	f002 f950 	bl	8003748 <HAL_ADC_ConfigChannel>
 80014a8:	1e03      	subs	r3, r0, #0
 80014aa:	d001      	beq.n	80014b0 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 80014ac:	f000 ff5a 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	2203      	movs	r2, #3
 80014b4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80014b6:	1d3a      	adds	r2, r7, #4
 80014b8:	4b54      	ldr	r3, [pc, #336]	; (800160c <MX_ADC_Init+0x234>)
 80014ba:	0011      	movs	r1, r2
 80014bc:	0018      	movs	r0, r3
 80014be:	f002 f943 	bl	8003748 <HAL_ADC_ConfigChannel>
 80014c2:	1e03      	subs	r3, r0, #0
 80014c4:	d001      	beq.n	80014ca <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 80014c6:	f000 ff4d 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	2204      	movs	r2, #4
 80014ce:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80014d0:	1d3a      	adds	r2, r7, #4
 80014d2:	4b4e      	ldr	r3, [pc, #312]	; (800160c <MX_ADC_Init+0x234>)
 80014d4:	0011      	movs	r1, r2
 80014d6:	0018      	movs	r0, r3
 80014d8:	f002 f936 	bl	8003748 <HAL_ADC_ConfigChannel>
 80014dc:	1e03      	subs	r3, r0, #0
 80014de:	d001      	beq.n	80014e4 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 80014e0:	f000 ff40 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2205      	movs	r2, #5
 80014e8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80014ea:	1d3a      	adds	r2, r7, #4
 80014ec:	4b47      	ldr	r3, [pc, #284]	; (800160c <MX_ADC_Init+0x234>)
 80014ee:	0011      	movs	r1, r2
 80014f0:	0018      	movs	r0, r3
 80014f2:	f002 f929 	bl	8003748 <HAL_ADC_ConfigChannel>
 80014f6:	1e03      	subs	r3, r0, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC_Init+0x126>
  {
    Error_Handler();
 80014fa:	f000 ff33 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2206      	movs	r2, #6
 8001502:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001504:	1d3a      	adds	r2, r7, #4
 8001506:	4b41      	ldr	r3, [pc, #260]	; (800160c <MX_ADC_Init+0x234>)
 8001508:	0011      	movs	r1, r2
 800150a:	0018      	movs	r0, r3
 800150c:	f002 f91c 	bl	8003748 <HAL_ADC_ConfigChannel>
 8001510:	1e03      	subs	r3, r0, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC_Init+0x140>
  {
    Error_Handler();
 8001514:	f000 ff26 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2207      	movs	r2, #7
 800151c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800151e:	1d3a      	adds	r2, r7, #4
 8001520:	4b3a      	ldr	r3, [pc, #232]	; (800160c <MX_ADC_Init+0x234>)
 8001522:	0011      	movs	r1, r2
 8001524:	0018      	movs	r0, r3
 8001526:	f002 f90f 	bl	8003748 <HAL_ADC_ConfigChannel>
 800152a:	1e03      	subs	r3, r0, #0
 800152c:	d001      	beq.n	8001532 <MX_ADC_Init+0x15a>
  {
    Error_Handler();
 800152e:	f000 ff19 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2208      	movs	r2, #8
 8001536:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001538:	1d3a      	adds	r2, r7, #4
 800153a:	4b34      	ldr	r3, [pc, #208]	; (800160c <MX_ADC_Init+0x234>)
 800153c:	0011      	movs	r1, r2
 800153e:	0018      	movs	r0, r3
 8001540:	f002 f902 	bl	8003748 <HAL_ADC_ConfigChannel>
 8001544:	1e03      	subs	r3, r0, #0
 8001546:	d001      	beq.n	800154c <MX_ADC_Init+0x174>
  {
    Error_Handler();
 8001548:	f000 ff0c 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	2209      	movs	r2, #9
 8001550:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001552:	1d3a      	adds	r2, r7, #4
 8001554:	4b2d      	ldr	r3, [pc, #180]	; (800160c <MX_ADC_Init+0x234>)
 8001556:	0011      	movs	r1, r2
 8001558:	0018      	movs	r0, r3
 800155a:	f002 f8f5 	bl	8003748 <HAL_ADC_ConfigChannel>
 800155e:	1e03      	subs	r3, r0, #0
 8001560:	d001      	beq.n	8001566 <MX_ADC_Init+0x18e>
  {
    Error_Handler();
 8001562:	f000 feff 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	220a      	movs	r2, #10
 800156a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800156c:	1d3a      	adds	r2, r7, #4
 800156e:	4b27      	ldr	r3, [pc, #156]	; (800160c <MX_ADC_Init+0x234>)
 8001570:	0011      	movs	r1, r2
 8001572:	0018      	movs	r0, r3
 8001574:	f002 f8e8 	bl	8003748 <HAL_ADC_ConfigChannel>
 8001578:	1e03      	subs	r3, r0, #0
 800157a:	d001      	beq.n	8001580 <MX_ADC_Init+0x1a8>
  {
    Error_Handler();
 800157c:	f000 fef2 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001580:	1d3b      	adds	r3, r7, #4
 8001582:	220b      	movs	r2, #11
 8001584:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001586:	1d3a      	adds	r2, r7, #4
 8001588:	4b20      	ldr	r3, [pc, #128]	; (800160c <MX_ADC_Init+0x234>)
 800158a:	0011      	movs	r1, r2
 800158c:	0018      	movs	r0, r3
 800158e:	f002 f8db 	bl	8003748 <HAL_ADC_ConfigChannel>
 8001592:	1e03      	subs	r3, r0, #0
 8001594:	d001      	beq.n	800159a <MX_ADC_Init+0x1c2>
  {
    Error_Handler();
 8001596:	f000 fee5 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	220c      	movs	r2, #12
 800159e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80015a0:	1d3a      	adds	r2, r7, #4
 80015a2:	4b1a      	ldr	r3, [pc, #104]	; (800160c <MX_ADC_Init+0x234>)
 80015a4:	0011      	movs	r1, r2
 80015a6:	0018      	movs	r0, r3
 80015a8:	f002 f8ce 	bl	8003748 <HAL_ADC_ConfigChannel>
 80015ac:	1e03      	subs	r3, r0, #0
 80015ae:	d001      	beq.n	80015b4 <MX_ADC_Init+0x1dc>
  {
    Error_Handler();
 80015b0:	f000 fed8 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	220d      	movs	r2, #13
 80015b8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80015ba:	1d3a      	adds	r2, r7, #4
 80015bc:	4b13      	ldr	r3, [pc, #76]	; (800160c <MX_ADC_Init+0x234>)
 80015be:	0011      	movs	r1, r2
 80015c0:	0018      	movs	r0, r3
 80015c2:	f002 f8c1 	bl	8003748 <HAL_ADC_ConfigChannel>
 80015c6:	1e03      	subs	r3, r0, #0
 80015c8:	d001      	beq.n	80015ce <MX_ADC_Init+0x1f6>
  {
    Error_Handler();
 80015ca:	f000 fecb 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	220e      	movs	r2, #14
 80015d2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80015d4:	1d3a      	adds	r2, r7, #4
 80015d6:	4b0d      	ldr	r3, [pc, #52]	; (800160c <MX_ADC_Init+0x234>)
 80015d8:	0011      	movs	r1, r2
 80015da:	0018      	movs	r0, r3
 80015dc:	f002 f8b4 	bl	8003748 <HAL_ADC_ConfigChannel>
 80015e0:	1e03      	subs	r3, r0, #0
 80015e2:	d001      	beq.n	80015e8 <MX_ADC_Init+0x210>
  {
    Error_Handler();
 80015e4:	f000 febe 	bl	8002364 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	220f      	movs	r2, #15
 80015ec:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80015ee:	1d3a      	adds	r2, r7, #4
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <MX_ADC_Init+0x234>)
 80015f2:	0011      	movs	r1, r2
 80015f4:	0018      	movs	r0, r3
 80015f6:	f002 f8a7 	bl	8003748 <HAL_ADC_ConfigChannel>
 80015fa:	1e03      	subs	r3, r0, #0
 80015fc:	d001      	beq.n	8001602 <MX_ADC_Init+0x22a>
  {
    Error_Handler();
 80015fe:	f000 feb1 	bl	8002364 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	46bd      	mov	sp, r7
 8001606:	b004      	add	sp, #16
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	20000658 	.word	0x20000658
 8001610:	40012400 	.word	0x40012400

08001614 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001618:	4b1e      	ldr	r3, [pc, #120]	; (8001694 <MX_SPI1_Init+0x80>)
 800161a:	4a1f      	ldr	r2, [pc, #124]	; (8001698 <MX_SPI1_Init+0x84>)
 800161c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800161e:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <MX_SPI1_Init+0x80>)
 8001620:	2282      	movs	r2, #130	; 0x82
 8001622:	0052      	lsls	r2, r2, #1
 8001624:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001626:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <MX_SPI1_Init+0x80>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800162c:	4b19      	ldr	r3, [pc, #100]	; (8001694 <MX_SPI1_Init+0x80>)
 800162e:	22e0      	movs	r2, #224	; 0xe0
 8001630:	00d2      	lsls	r2, r2, #3
 8001632:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001634:	4b17      	ldr	r3, [pc, #92]	; (8001694 <MX_SPI1_Init+0x80>)
 8001636:	2202      	movs	r2, #2
 8001638:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800163a:	4b16      	ldr	r3, [pc, #88]	; (8001694 <MX_SPI1_Init+0x80>)
 800163c:	2201      	movs	r2, #1
 800163e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001640:	4b14      	ldr	r3, [pc, #80]	; (8001694 <MX_SPI1_Init+0x80>)
 8001642:	2280      	movs	r2, #128	; 0x80
 8001644:	0092      	lsls	r2, r2, #2
 8001646:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <MX_SPI1_Init+0x80>)
 800164a:	2238      	movs	r2, #56	; 0x38
 800164c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800164e:	4b11      	ldr	r3, [pc, #68]	; (8001694 <MX_SPI1_Init+0x80>)
 8001650:	2200      	movs	r2, #0
 8001652:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <MX_SPI1_Init+0x80>)
 8001656:	2200      	movs	r2, #0
 8001658:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <MX_SPI1_Init+0x80>)
 800165c:	2200      	movs	r2, #0
 800165e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <MX_SPI1_Init+0x80>)
 8001662:	2207      	movs	r2, #7
 8001664:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001666:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <MX_SPI1_Init+0x80>)
 8001668:	2200      	movs	r2, #0
 800166a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800166c:	4b09      	ldr	r3, [pc, #36]	; (8001694 <MX_SPI1_Init+0x80>)
 800166e:	2200      	movs	r2, #0
 8001670:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001672:	4b08      	ldr	r3, [pc, #32]	; (8001694 <MX_SPI1_Init+0x80>)
 8001674:	0018      	movs	r0, r3
 8001676:	f005 fa6f 	bl	8006b58 <HAL_SPI_Init>
 800167a:	1e03      	subs	r3, r0, #0
 800167c:	d001      	beq.n	8001682 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800167e:	f000 fe71 	bl	8002364 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  DISP_CS_OFF;
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <MX_SPI1_Init+0x88>)
 8001684:	2201      	movs	r2, #1
 8001686:	2140      	movs	r1, #64	; 0x40
 8001688:	0018      	movs	r0, r3
 800168a:	f002 fd9e 	bl	80041ca <HAL_GPIO_WritePin>
  /* USER CODE END SPI1_Init 2 */

}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000590 	.word	0x20000590
 8001698:	40013000 	.word	0x40013000
 800169c:	48000400 	.word	0x48000400

080016a0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b088      	sub	sp, #32
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	0018      	movs	r0, r3
 80016aa:	231c      	movs	r3, #28
 80016ac:	001a      	movs	r2, r3
 80016ae:	2100      	movs	r1, #0
 80016b0:	f00b ff0d 	bl	800d4ce <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80016b4:	4b1d      	ldr	r3, [pc, #116]	; (800172c <MX_TIM14_Init+0x8c>)
 80016b6:	4a1e      	ldr	r2, [pc, #120]	; (8001730 <MX_TIM14_Init+0x90>)
 80016b8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16-1;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <MX_TIM14_Init+0x8c>)
 80016bc:	220f      	movs	r2, #15
 80016be:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	; (800172c <MX_TIM14_Init+0x8c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000-1;
 80016c6:	4b19      	ldr	r3, [pc, #100]	; (800172c <MX_TIM14_Init+0x8c>)
 80016c8:	4a1a      	ldr	r2, [pc, #104]	; (8001734 <MX_TIM14_Init+0x94>)
 80016ca:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016cc:	4b17      	ldr	r3, [pc, #92]	; (800172c <MX_TIM14_Init+0x8c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d2:	4b16      	ldr	r3, [pc, #88]	; (800172c <MX_TIM14_Init+0x8c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80016d8:	4b14      	ldr	r3, [pc, #80]	; (800172c <MX_TIM14_Init+0x8c>)
 80016da:	0018      	movs	r0, r3
 80016dc:	f005 ff94 	bl	8007608 <HAL_TIM_Base_Init>
 80016e0:	1e03      	subs	r3, r0, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 80016e4:	f000 fe3e 	bl	8002364 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 80016e8:	4b10      	ldr	r3, [pc, #64]	; (800172c <MX_TIM14_Init+0x8c>)
 80016ea:	0018      	movs	r0, r3
 80016ec:	f006 f82e 	bl	800774c <HAL_TIM_OC_Init>
 80016f0:	1e03      	subs	r3, r0, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 80016f4:	f000 fe36 	bl	8002364 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001710:	1d39      	adds	r1, r7, #4
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <MX_TIM14_Init+0x8c>)
 8001714:	2200      	movs	r2, #0
 8001716:	0018      	movs	r0, r3
 8001718:	f006 f986 	bl	8007a28 <HAL_TIM_OC_ConfigChannel>
 800171c:	1e03      	subs	r3, r0, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8001720:	f000 fe20 	bl	8002364 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001724:	46c0      	nop			; (mov r8, r8)
 8001726:	46bd      	mov	sp, r7
 8001728:	b008      	add	sp, #32
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200005f4 	.word	0x200005f4
 8001730:	40002000 	.word	0x40002000
 8001734:	0000270f 	.word	0x0000270f

08001738 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <MX_USART3_UART_Init+0x58>)
 800173e:	4a15      	ldr	r2, [pc, #84]	; (8001794 <MX_USART3_UART_Init+0x5c>)
 8001740:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <MX_USART3_UART_Init+0x58>)
 8001744:	2296      	movs	r2, #150	; 0x96
 8001746:	0212      	lsls	r2, r2, #8
 8001748:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <MX_USART3_UART_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <MX_USART3_UART_Init+0x58>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <MX_USART3_UART_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <MX_USART3_UART_Init+0x58>)
 800175e:	220c      	movs	r2, #12
 8001760:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <MX_USART3_UART_Init+0x58>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <MX_USART3_UART_Init+0x58>)
 800176a:	2200      	movs	r2, #0
 800176c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800176e:	4b08      	ldr	r3, [pc, #32]	; (8001790 <MX_USART3_UART_Init+0x58>)
 8001770:	2200      	movs	r2, #0
 8001772:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <MX_USART3_UART_Init+0x58>)
 8001776:	2200      	movs	r2, #0
 8001778:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <MX_USART3_UART_Init+0x58>)
 800177c:	0018      	movs	r0, r3
 800177e:	f006 fc57 	bl	8008030 <HAL_UART_Init>
 8001782:	1e03      	subs	r3, r0, #0
 8001784:	d001      	beq.n	800178a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001786:	f000 fded 	bl	8002364 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	2000050c 	.word	0x2000050c
 8001794:	40004800 	.word	0x40004800

08001798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b08b      	sub	sp, #44	; 0x2c
 800179c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179e:	2414      	movs	r4, #20
 80017a0:	193b      	adds	r3, r7, r4
 80017a2:	0018      	movs	r0, r3
 80017a4:	2314      	movs	r3, #20
 80017a6:	001a      	movs	r2, r3
 80017a8:	2100      	movs	r1, #0
 80017aa:	f00b fe90 	bl	800d4ce <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017ae:	4b6b      	ldr	r3, [pc, #428]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	4b6a      	ldr	r3, [pc, #424]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	03c9      	lsls	r1, r1, #15
 80017b8:	430a      	orrs	r2, r1
 80017ba:	615a      	str	r2, [r3, #20]
 80017bc:	4b67      	ldr	r3, [pc, #412]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017be:	695a      	ldr	r2, [r3, #20]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	03db      	lsls	r3, r3, #15
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ca:	4b64      	ldr	r3, [pc, #400]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017cc:	695a      	ldr	r2, [r3, #20]
 80017ce:	4b63      	ldr	r3, [pc, #396]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017d0:	2180      	movs	r1, #128	; 0x80
 80017d2:	0309      	lsls	r1, r1, #12
 80017d4:	430a      	orrs	r2, r1
 80017d6:	615a      	str	r2, [r3, #20]
 80017d8:	4b60      	ldr	r3, [pc, #384]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017da:	695a      	ldr	r2, [r3, #20]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	031b      	lsls	r3, r3, #12
 80017e0:	4013      	ands	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e6:	4b5d      	ldr	r3, [pc, #372]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017e8:	695a      	ldr	r2, [r3, #20]
 80017ea:	4b5c      	ldr	r3, [pc, #368]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017ec:	2180      	movs	r1, #128	; 0x80
 80017ee:	0289      	lsls	r1, r1, #10
 80017f0:	430a      	orrs	r2, r1
 80017f2:	615a      	str	r2, [r3, #20]
 80017f4:	4b59      	ldr	r3, [pc, #356]	; (800195c <MX_GPIO_Init+0x1c4>)
 80017f6:	695a      	ldr	r2, [r3, #20]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	029b      	lsls	r3, r3, #10
 80017fc:	4013      	ands	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001802:	4b56      	ldr	r3, [pc, #344]	; (800195c <MX_GPIO_Init+0x1c4>)
 8001804:	695a      	ldr	r2, [r3, #20]
 8001806:	4b55      	ldr	r3, [pc, #340]	; (800195c <MX_GPIO_Init+0x1c4>)
 8001808:	2180      	movs	r1, #128	; 0x80
 800180a:	02c9      	lsls	r1, r1, #11
 800180c:	430a      	orrs	r2, r1
 800180e:	615a      	str	r2, [r3, #20]
 8001810:	4b52      	ldr	r3, [pc, #328]	; (800195c <MX_GPIO_Init+0x1c4>)
 8001812:	695a      	ldr	r2, [r3, #20]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	02db      	lsls	r3, r3, #11
 8001818:	4013      	ands	r3, r2
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800181e:	4b4f      	ldr	r3, [pc, #316]	; (800195c <MX_GPIO_Init+0x1c4>)
 8001820:	695a      	ldr	r2, [r3, #20]
 8001822:	4b4e      	ldr	r3, [pc, #312]	; (800195c <MX_GPIO_Init+0x1c4>)
 8001824:	2180      	movs	r1, #128	; 0x80
 8001826:	0349      	lsls	r1, r1, #13
 8001828:	430a      	orrs	r2, r1
 800182a:	615a      	str	r2, [r3, #20]
 800182c:	4b4b      	ldr	r3, [pc, #300]	; (800195c <MX_GPIO_Init+0x1c4>)
 800182e:	695a      	ldr	r2, [r3, #20]
 8001830:	2380      	movs	r3, #128	; 0x80
 8001832:	035b      	lsls	r3, r3, #13
 8001834:	4013      	ands	r3, r2
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _5V_BAT_OFF_Pin|DEBUG_Pin|SR_CLR_Pin|SR_RCLK_Pin
 800183a:	4949      	ldr	r1, [pc, #292]	; (8001960 <MX_GPIO_Init+0x1c8>)
 800183c:	4b49      	ldr	r3, [pc, #292]	; (8001964 <MX_GPIO_Init+0x1cc>)
 800183e:	2200      	movs	r2, #0
 8001840:	0018      	movs	r0, r3
 8001842:	f002 fcc2 	bl	80041ca <HAL_GPIO_WritePin>
                          |SR_OE_Pin|DISP_CS_Pin|DISP_RST_Pin|BACKLIGHT_GREEN_Pin
                          |BACKLIGHT_WHITE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LOAD_MAX_Pin|LOAD_MIN_Pin|EM_HEATER_CTRL_Pin|HEATER_CTRL_Pin
 8001846:	239e      	movs	r3, #158	; 0x9e
 8001848:	015b      	lsls	r3, r3, #5
 800184a:	4847      	ldr	r0, [pc, #284]	; (8001968 <MX_GPIO_Init+0x1d0>)
 800184c:	2200      	movs	r2, #0
 800184e:	0019      	movs	r1, r3
 8001850:	f002 fcbb 	bl	80041ca <HAL_GPIO_WritePin>
                          |BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_RESET);
 8001854:	2380      	movs	r3, #128	; 0x80
 8001856:	0219      	lsls	r1, r3, #8
 8001858:	2390      	movs	r3, #144	; 0x90
 800185a:	05db      	lsls	r3, r3, #23
 800185c:	2200      	movs	r2, #0
 800185e:	0018      	movs	r0, r3
 8001860:	f002 fcb3 	bl	80041ca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : _5V_BAT_OFF_Pin DEBUG_Pin SR_CLR_Pin SR_RCLK_Pin
                           SR_OE_Pin DISP_CS_Pin DISP_RST_Pin BACKLIGHT_GREEN_Pin
                           BACKLIGHT_WHITE_Pin */
  GPIO_InitStruct.Pin = _5V_BAT_OFF_Pin|DEBUG_Pin|SR_CLR_Pin|SR_RCLK_Pin
 8001864:	193b      	adds	r3, r7, r4
 8001866:	4a3e      	ldr	r2, [pc, #248]	; (8001960 <MX_GPIO_Init+0x1c8>)
 8001868:	601a      	str	r2, [r3, #0]
                          |SR_OE_Pin|DISP_CS_Pin|DISP_RST_Pin|BACKLIGHT_GREEN_Pin
                          |BACKLIGHT_WHITE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	193b      	adds	r3, r7, r4
 800186c:	2201      	movs	r2, #1
 800186e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	193b      	adds	r3, r7, r4
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001876:	193b      	adds	r3, r7, r4
 8001878:	2200      	movs	r2, #0
 800187a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187c:	193b      	adds	r3, r7, r4
 800187e:	4a39      	ldr	r2, [pc, #228]	; (8001964 <MX_GPIO_Init+0x1cc>)
 8001880:	0019      	movs	r1, r3
 8001882:	0010      	movs	r0, r2
 8001884:	f002 fb0c 	bl	8003ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_MAX_Pin LOAD_MIN_Pin EM_HEATER_CTRL_Pin HEATER_CTRL_Pin
                           BUZZER_Pin */
  GPIO_InitStruct.Pin = LOAD_MAX_Pin|LOAD_MIN_Pin|EM_HEATER_CTRL_Pin|HEATER_CTRL_Pin
 8001888:	0021      	movs	r1, r4
 800188a:	187b      	adds	r3, r7, r1
 800188c:	229e      	movs	r2, #158	; 0x9e
 800188e:	0152      	lsls	r2, r2, #5
 8001890:	601a      	str	r2, [r3, #0]
                          |BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	000c      	movs	r4, r1
 8001894:	193b      	adds	r3, r7, r4
 8001896:	2201      	movs	r2, #1
 8001898:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	193b      	adds	r3, r7, r4
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a0:	193b      	adds	r3, r7, r4
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a6:	193b      	adds	r3, r7, r4
 80018a8:	4a2f      	ldr	r2, [pc, #188]	; (8001968 <MX_GPIO_Init+0x1d0>)
 80018aa:	0019      	movs	r1, r3
 80018ac:	0010      	movs	r0, r2
 80018ae:	f002 faf7 	bl	8003ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_0_Pin;
 80018b2:	193b      	adds	r3, r7, r4
 80018b4:	22c0      	movs	r2, #192	; 0xc0
 80018b6:	0092      	lsls	r2, r2, #2
 80018b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	2288      	movs	r2, #136	; 0x88
 80018be:	0352      	lsls	r2, r2, #13
 80018c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018c2:	193b      	adds	r3, r7, r4
 80018c4:	2202      	movs	r2, #2
 80018c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c8:	193a      	adds	r2, r7, r4
 80018ca:	2390      	movs	r3, #144	; 0x90
 80018cc:	05db      	lsls	r3, r3, #23
 80018ce:	0011      	movs	r1, r2
 80018d0:	0018      	movs	r0, r3
 80018d2:	f002 fae5 	bl	8003ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80018d6:	193b      	adds	r3, r7, r4
 80018d8:	2280      	movs	r2, #128	; 0x80
 80018da:	00d2      	lsls	r2, r2, #3
 80018dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018de:	193b      	adds	r3, r7, r4
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	193b      	adds	r3, r7, r4
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80018ea:	193a      	adds	r2, r7, r4
 80018ec:	2390      	movs	r3, #144	; 0x90
 80018ee:	05db      	lsls	r3, r3, #23
 80018f0:	0011      	movs	r1, r2
 80018f2:	0018      	movs	r0, r3
 80018f4:	f002 fad4 	bl	8003ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BACKLIGHT_RED_Pin */
  GPIO_InitStruct.Pin = BACKLIGHT_RED_Pin;
 80018f8:	0021      	movs	r1, r4
 80018fa:	187b      	adds	r3, r7, r1
 80018fc:	2280      	movs	r2, #128	; 0x80
 80018fe:	0212      	lsls	r2, r2, #8
 8001900:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	000c      	movs	r4, r1
 8001904:	193b      	adds	r3, r7, r4
 8001906:	2201      	movs	r2, #1
 8001908:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	193b      	adds	r3, r7, r4
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	193b      	adds	r3, r7, r4
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BACKLIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 8001916:	193a      	adds	r2, r7, r4
 8001918:	2390      	movs	r3, #144	; 0x90
 800191a:	05db      	lsls	r3, r3, #23
 800191c:	0011      	movs	r1, r2
 800191e:	0018      	movs	r0, r3
 8001920:	f002 fabe 	bl	8003ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONNECTION_ERR_Pin */
  GPIO_InitStruct.Pin = CONNECTION_ERR_Pin;
 8001924:	193b      	adds	r3, r7, r4
 8001926:	2204      	movs	r2, #4
 8001928:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192a:	193b      	adds	r3, r7, r4
 800192c:	2200      	movs	r2, #0
 800192e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	193b      	adds	r3, r7, r4
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CONNECTION_ERR_GPIO_Port, &GPIO_InitStruct);
 8001936:	193b      	adds	r3, r7, r4
 8001938:	4a0c      	ldr	r2, [pc, #48]	; (800196c <MX_GPIO_Init+0x1d4>)
 800193a:	0019      	movs	r1, r3
 800193c:	0010      	movs	r0, r2
 800193e:	f002 faaf 	bl	8003ea0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	2007      	movs	r0, #7
 8001948:	f002 f9fa 	bl	8003d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800194c:	2007      	movs	r0, #7
 800194e:	f002 fa0c 	bl	8003d6a <HAL_NVIC_EnableIRQ>

}
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	46bd      	mov	sp, r7
 8001956:	b00b      	add	sp, #44	; 0x2c
 8001958:	bd90      	pop	{r4, r7, pc}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	40021000 	.word	0x40021000
 8001960:	0000f3c4 	.word	0x0000f3c4
 8001964:	48000400 	.word	0x48000400
 8001968:	48000800 	.word	0x48000800
 800196c:	48000c00 	.word	0x48000c00

08001970 <clkHandler>:

/* USER CODE BEGIN 4 */

//_____Hodiny_____//
void clkHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	//___nulování všech flagů___//
	flags.time.ten_ms = 0;
 8001974:	4b3b      	ldr	r3, [pc, #236]	; (8001a64 <clkHandler+0xf4>)
 8001976:	781a      	ldrb	r2, [r3, #0]
 8001978:	2101      	movs	r1, #1
 800197a:	438a      	bics	r2, r1
 800197c:	701a      	strb	r2, [r3, #0]
	flags.time.sec	= 0;
 800197e:	4b39      	ldr	r3, [pc, #228]	; (8001a64 <clkHandler+0xf4>)
 8001980:	781a      	ldrb	r2, [r3, #0]
 8001982:	2102      	movs	r1, #2
 8001984:	438a      	bics	r2, r1
 8001986:	701a      	strb	r2, [r3, #0]
	flags.time.min	= 0;
 8001988:	4b36      	ldr	r3, [pc, #216]	; (8001a64 <clkHandler+0xf4>)
 800198a:	781a      	ldrb	r2, [r3, #0]
 800198c:	2104      	movs	r1, #4
 800198e:	438a      	bics	r2, r1
 8001990:	701a      	strb	r2, [r3, #0]
	flags.time.hour	= 0;
 8001992:	4b34      	ldr	r3, [pc, #208]	; (8001a64 <clkHandler+0xf4>)
 8001994:	781a      	ldrb	r2, [r3, #0]
 8001996:	2108      	movs	r1, #8
 8001998:	438a      	bics	r2, r1
 800199a:	701a      	strb	r2, [r3, #0]

	sysTime[SYSTIME_TEN_MS]++;	//uplynulo dalších 10 ms
 800199c:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <clkHandler+0xf8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	1c5a      	adds	r2, r3, #1
 80019a2:	4b31      	ldr	r3, [pc, #196]	; (8001a68 <clkHandler+0xf8>)
 80019a4:	601a      	str	r2, [r3, #0]

#ifdef __DEBUG_FAST__
	if((sysTime[SYSTIME_TEN_MS] % 10) == 0)	//0,1 s
 80019a6:	4b30      	ldr	r3, [pc, #192]	; (8001a68 <clkHandler+0xf8>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	210a      	movs	r1, #10
 80019ac:	0018      	movs	r0, r3
 80019ae:	f7fe fc43 	bl	8000238 <__aeabi_uidivmod>
 80019b2:	1e0b      	subs	r3, r1, #0
 80019b4:	d109      	bne.n	80019ca <clkHandler+0x5a>
#else
	if((sysTime[SYSTIME_TEN_MS] % 100) == 0)	//1 s
#endif
	{
		sysTime[SYSTIME_SEC]++;
 80019b6:	4b2c      	ldr	r3, [pc, #176]	; (8001a68 <clkHandler+0xf8>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	4b2a      	ldr	r3, [pc, #168]	; (8001a68 <clkHandler+0xf8>)
 80019be:	605a      	str	r2, [r3, #4]
		flags.time.sec = 1;
 80019c0:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <clkHandler+0xf4>)
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	2102      	movs	r1, #2
 80019c6:	430a      	orrs	r2, r1
 80019c8:	701a      	strb	r2, [r3, #0]
	}

	if(flags.time.sec)	//Uplynula 1 s
 80019ca:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <clkHandler+0xf4>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	079b      	lsls	r3, r3, #30
 80019d0:	0fdb      	lsrs	r3, r3, #31
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d042      	beq.n	8001a5e <clkHandler+0xee>
	{
		if((sysTime[SYSTIME_SEC] % 60) == 0 && sysTime[SYSTIME_TEN_MS] != 0)	//1 min
 80019d8:	4b23      	ldr	r3, [pc, #140]	; (8001a68 <clkHandler+0xf8>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	213c      	movs	r1, #60	; 0x3c
 80019de:	0018      	movs	r0, r3
 80019e0:	f7fe fc2a 	bl	8000238 <__aeabi_uidivmod>
 80019e4:	1e0b      	subs	r3, r1, #0
 80019e6:	d110      	bne.n	8001a0a <clkHandler+0x9a>
 80019e8:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <clkHandler+0xf8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00c      	beq.n	8001a0a <clkHandler+0x9a>
		{
			sysTime[SYSTIME_SEC] = 0;
 80019f0:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <clkHandler+0xf8>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	605a      	str	r2, [r3, #4]
			sysTime[SYSTIME_MIN]++;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <clkHandler+0xf8>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	1c5a      	adds	r2, r3, #1
 80019fc:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <clkHandler+0xf8>)
 80019fe:	609a      	str	r2, [r3, #8]
			flags.time.min = 1;
 8001a00:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <clkHandler+0xf4>)
 8001a02:	781a      	ldrb	r2, [r3, #0]
 8001a04:	2104      	movs	r1, #4
 8001a06:	430a      	orrs	r2, r1
 8001a08:	701a      	strb	r2, [r3, #0]
		}

		if(flags.time.min)	//Uplynula 1 min
 8001a0a:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <clkHandler+0xf4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	075b      	lsls	r3, r3, #29
 8001a10:	0fdb      	lsrs	r3, r3, #31
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d022      	beq.n	8001a5e <clkHandler+0xee>
		{
			if((sysTime[SYSTIME_MIN] % 60) == 0 && sysTime[SYSTIME_TEN_MS] != 0)	//1 min
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <clkHandler+0xf8>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	213c      	movs	r1, #60	; 0x3c
 8001a1e:	0018      	movs	r0, r3
 8001a20:	f7fe fc0a 	bl	8000238 <__aeabi_uidivmod>
 8001a24:	1e0b      	subs	r3, r1, #0
 8001a26:	d11a      	bne.n	8001a5e <clkHandler+0xee>
 8001a28:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <clkHandler+0xf8>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d016      	beq.n	8001a5e <clkHandler+0xee>
			{

				sysTime[SYSTIME_SEC] = 0;
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <clkHandler+0xf8>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
				sysTime[SYSTIME_MIN] = 0;
 8001a36:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <clkHandler+0xf8>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
				sysTime[SYSTIME_HOUR]++;
 8001a3c:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <clkHandler+0xf8>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <clkHandler+0xf8>)
 8001a44:	60da      	str	r2, [r3, #12]
				flags.time.hour = 1;
 8001a46:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <clkHandler+0xf4>)
 8001a48:	781a      	ldrb	r2, [r3, #0]
 8001a4a:	2108      	movs	r1, #8
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	701a      	strb	r2, [r3, #0]
				if(sysTime[SYSTIME_HOUR] >= 23)
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <clkHandler+0xf8>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	2b16      	cmp	r3, #22
 8001a56:	d902      	bls.n	8001a5e <clkHandler+0xee>
					sysTime[SYSTIME_HOUR] = 0;
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <clkHandler+0xf8>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	60da      	str	r2, [r3, #12]
		char timeStamp[30];
		sprintf(timeStamp, "%d : %d : %d\n", sysTime[SYSTIME_HOUR], sysTime[SYSTIME_MIN], sysTime[SYSTIME_SEC]);
		pushStr(USB_Tx_Buffer, timeStamp, strlen(timeStamp));	//odešli čas
	}
#endif
}
 8001a5e:	46c0      	nop			; (mov r8, r8)
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	2000063c 	.word	0x2000063c
 8001a68:	20000240 	.word	0x20000240

08001a6c <buttonDebounce>:

//_____Debounce tlačítek_____//
void buttonDebounce(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	//___nulování flagů___//
	flags.buttons.butt0_ver = 0;
 8001a70:	4b3f      	ldr	r3, [pc, #252]	; (8001b70 <buttonDebounce+0x104>)
 8001a72:	791a      	ldrb	r2, [r3, #4]
 8001a74:	2102      	movs	r1, #2
 8001a76:	438a      	bics	r2, r1
 8001a78:	711a      	strb	r2, [r3, #4]
	flags.buttons.butt1_ver = 0;
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	; (8001b70 <buttonDebounce+0x104>)
 8001a7c:	791a      	ldrb	r2, [r3, #4]
 8001a7e:	2108      	movs	r1, #8
 8001a80:	438a      	bics	r2, r1
 8001a82:	711a      	strb	r2, [r3, #4]

	if(flags.buttons.butt0_int)	//interrupt tlačítka 0
 8001a84:	4b3a      	ldr	r3, [pc, #232]	; (8001b70 <buttonDebounce+0x104>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	07db      	lsls	r3, r3, #31
 8001a8a:	0fdb      	lsrs	r3, r3, #31
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d031      	beq.n	8001af6 <buttonDebounce+0x8a>
	{
		if(HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port,BUTTON_0_Pin) == GPIO_PIN_SET)
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	009a      	lsls	r2, r3, #2
 8001a96:	2390      	movs	r3, #144	; 0x90
 8001a98:	05db      	lsls	r3, r3, #23
 8001a9a:	0011      	movs	r1, r2
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f002 fb77 	bl	8004190 <HAL_GPIO_ReadPin>
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d107      	bne.n	8001ab8 <buttonDebounce+0x4c>
		{
			button0_Debounce++;
 8001aa8:	4b32      	ldr	r3, [pc, #200]	; (8001b74 <buttonDebounce+0x108>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	4b30      	ldr	r3, [pc, #192]	; (8001b74 <buttonDebounce+0x108>)
 8001ab4:	701a      	strb	r2, [r3, #0]
 8001ab6:	e007      	b.n	8001ac8 <buttonDebounce+0x5c>
		}
		else	//pin tlačítka na Low -> šlo o zákmit
		{
			button0_Debounce = 0;
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	; (8001b74 <buttonDebounce+0x108>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
			flags.buttons.butt0_int = 0;
 8001abe:	4b2c      	ldr	r3, [pc, #176]	; (8001b70 <buttonDebounce+0x104>)
 8001ac0:	791a      	ldrb	r2, [r3, #4]
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	711a      	strb	r2, [r3, #4]
		}
		if(button0_Debounce >= 5)	//pin tlačítka na High 5*10 ms -> ustálený stisk
 8001ac8:	4b2a      	ldr	r3, [pc, #168]	; (8001b74 <buttonDebounce+0x108>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	d911      	bls.n	8001af6 <buttonDebounce+0x8a>
		{
			flags.buttons.butt0_ver = 1;
 8001ad2:	4b27      	ldr	r3, [pc, #156]	; (8001b70 <buttonDebounce+0x104>)
 8001ad4:	791a      	ldrb	r2, [r3, #4]
 8001ad6:	2102      	movs	r1, #2
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	711a      	strb	r2, [r3, #4]
			flags.buttons.butt0_int = 0;
 8001adc:	4b24      	ldr	r3, [pc, #144]	; (8001b70 <buttonDebounce+0x104>)
 8001ade:	791a      	ldrb	r2, [r3, #4]
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	438a      	bics	r2, r1
 8001ae4:	711a      	strb	r2, [r3, #4]
			button0_Debounce = 0;
 8001ae6:	4b23      	ldr	r3, [pc, #140]	; (8001b74 <buttonDebounce+0x108>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]

			flags.ui.active = 1;
 8001aec:	4b20      	ldr	r3, [pc, #128]	; (8001b70 <buttonDebounce+0x104>)
 8001aee:	7c1a      	ldrb	r2, [r3, #16]
 8001af0:	2120      	movs	r1, #32
 8001af2:	430a      	orrs	r2, r1
 8001af4:	741a      	strb	r2, [r3, #16]
			//writeChar('a', 1, 5);
#endif
		}
	}

	if(flags.buttons.butt1_int)	//interrupt tlačítka 1
 8001af6:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <buttonDebounce+0x104>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	075b      	lsls	r3, r3, #29
 8001afc:	0fdb      	lsrs	r3, r3, #31
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d031      	beq.n	8001b68 <buttonDebounce+0xfc>
	{
		if(HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port,BUTTON_1_Pin) == GPIO_PIN_SET)
 8001b04:	2380      	movs	r3, #128	; 0x80
 8001b06:	005a      	lsls	r2, r3, #1
 8001b08:	2390      	movs	r3, #144	; 0x90
 8001b0a:	05db      	lsls	r3, r3, #23
 8001b0c:	0011      	movs	r1, r2
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f002 fb3e 	bl	8004190 <HAL_GPIO_ReadPin>
 8001b14:	0003      	movs	r3, r0
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d107      	bne.n	8001b2a <buttonDebounce+0xbe>
		{
			button1_Debounce++;
 8001b1a:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <buttonDebounce+0x10c>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <buttonDebounce+0x10c>)
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e007      	b.n	8001b3a <buttonDebounce+0xce>
		}
		else	//pin tlačítka na Low -> šlo o zákmit
		{
			button1_Debounce = 0;
 8001b2a:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <buttonDebounce+0x10c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
			flags.buttons.butt1_int = 0;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <buttonDebounce+0x104>)
 8001b32:	791a      	ldrb	r2, [r3, #4]
 8001b34:	2104      	movs	r1, #4
 8001b36:	438a      	bics	r2, r1
 8001b38:	711a      	strb	r2, [r3, #4]
		}
		if(button1_Debounce >= 5)	//pin tlačítka na High 5*10 ms -> ustálený stisk
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <buttonDebounce+0x10c>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	d911      	bls.n	8001b68 <buttonDebounce+0xfc>
		{
			flags.buttons.butt1_ver = 1;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <buttonDebounce+0x104>)
 8001b46:	791a      	ldrb	r2, [r3, #4]
 8001b48:	2108      	movs	r1, #8
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	711a      	strb	r2, [r3, #4]
			flags.buttons.butt1_int = 0;
 8001b4e:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <buttonDebounce+0x104>)
 8001b50:	791a      	ldrb	r2, [r3, #4]
 8001b52:	2104      	movs	r1, #4
 8001b54:	438a      	bics	r2, r1
 8001b56:	711a      	strb	r2, [r3, #4]
			button1_Debounce = 0;
 8001b58:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <buttonDebounce+0x10c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]

			flags.ui.active = 1;
 8001b5e:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <buttonDebounce+0x104>)
 8001b60:	7c1a      	ldrb	r2, [r3, #16]
 8001b62:	2120      	movs	r1, #32
 8001b64:	430a      	orrs	r2, r1
 8001b66:	741a      	strb	r2, [r3, #16]
#ifdef __DEBUG_BUTT__
			HAL_GPIO_TogglePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin);
#endif
		}
	}
}
 8001b68:	46c0      	nop			; (mov r8, r8)
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	2000063c 	.word	0x2000063c
 8001b74:	20000250 	.word	0x20000250
 8001b78:	20000251 	.word	0x20000251

08001b7c <dispHandler>:

//_____Obsluha výtisků textu na displej_____//
void dispHandler()
{
 8001b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b7e:	b0bd      	sub	sp, #244	; 0xf4
 8001b80:	af02      	add	r7, sp, #8
	char emptyString[] = "                ";
 8001b82:	25cc      	movs	r5, #204	; 0xcc
 8001b84:	197b      	adds	r3, r7, r5
 8001b86:	4ada      	ldr	r2, [pc, #872]	; (8001ef0 <dispHandler+0x374>)
 8001b88:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001b8a:	c313      	stmia	r3!, {r0, r1, r4}
 8001b8c:	6811      	ldr	r1, [r2, #0]
 8001b8e:	6019      	str	r1, [r3, #0]
 8001b90:	7912      	ldrb	r2, [r2, #4]
 8001b92:	711a      	strb	r2, [r3, #4]
	char* strings[4] = {emptyString};
 8001b94:	24bc      	movs	r4, #188	; 0xbc
 8001b96:	193b      	adds	r3, r7, r4
 8001b98:	0018      	movs	r0, r3
 8001b9a:	2310      	movs	r3, #16
 8001b9c:	001a      	movs	r2, r3
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	f00b fc95 	bl	800d4ce <memset>
 8001ba4:	193b      	adds	r3, r7, r4
 8001ba6:	197a      	adds	r2, r7, r5
 8001ba8:	601a      	str	r2, [r3, #0]
	ALIGN align[4] = {CENTER};
 8001baa:	25b8      	movs	r5, #184	; 0xb8
 8001bac:	197b      	adds	r3, r7, r5
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	197b      	adds	r3, r7, r5
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	701a      	strb	r2, [r3, #0]

	if(flags.testProgress && !flags.instructions.stopRequest)
 8001bb8:	4bce      	ldr	r3, [pc, #824]	; (8001ef4 <dispHandler+0x378>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	079b      	lsls	r3, r3, #30
 8001bbe:	0fdb      	lsrs	r3, r3, #31
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d100      	bne.n	8001bc8 <dispHandler+0x4c>
 8001bc6:	e0f6      	b.n	8001db6 <dispHandler+0x23a>
 8001bc8:	4bca      	ldr	r3, [pc, #808]	; (8001ef4 <dispHandler+0x378>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	079b      	lsls	r3, r3, #30
 8001bce:	0fdb      	lsrs	r3, r3, #31
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d000      	beq.n	8001bd8 <dispHandler+0x5c>
 8001bd6:	e0ee      	b.n	8001db6 <dispHandler+0x23a>
	{
		if(currentPhase() != WAITING)
 8001bd8:	f000 ffbc 	bl	8002b54 <currentPhase>
 8001bdc:	1e03      	subs	r3, r0, #0
 8001bde:	d010      	beq.n	8001c02 <dispHandler+0x86>
		{
			char supplyInTestingNum[6];
			sprintf(supplyInTestingNum, "%d/%d", supplyToTest+1, regCount);
 8001be0:	4bc5      	ldr	r3, [pc, #788]	; (8001ef8 <dispHandler+0x37c>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	1c5a      	adds	r2, r3, #1
 8001be8:	4bc4      	ldr	r3, [pc, #784]	; (8001efc <dispHandler+0x380>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	49c4      	ldr	r1, [pc, #784]	; (8001f00 <dispHandler+0x384>)
 8001bee:	26b0      	movs	r6, #176	; 0xb0
 8001bf0:	19b8      	adds	r0, r7, r6
 8001bf2:	f00b fd2f 	bl	800d654 <siprintf>

			strings[0] = supplyInTestingNum;
 8001bf6:	193b      	adds	r3, r7, r4
 8001bf8:	19ba      	adds	r2, r7, r6
 8001bfa:	601a      	str	r2, [r3, #0]
			align[0] = LEFT;
 8001bfc:	197b      	adds	r3, r7, r5
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
		}

		switch(currentPhase())
 8001c02:	f000 ffa7 	bl	8002b54 <currentPhase>
 8001c06:	0003      	movs	r3, r0
 8001c08:	2b06      	cmp	r3, #6
 8001c0a:	d900      	bls.n	8001c0e <dispHandler+0x92>
 8001c0c:	e087      	b.n	8001d1e <dispHandler+0x1a2>
 8001c0e:	009a      	lsls	r2, r3, #2
 8001c10:	4bbc      	ldr	r3, [pc, #752]	; (8001f04 <dispHandler+0x388>)
 8001c12:	18d3      	adds	r3, r2, r3
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	469f      	mov	pc, r3
		{
		case START:
		{
			char start1[] = "Spousteni";
 8001c18:	21a4      	movs	r1, #164	; 0xa4
 8001c1a:	187b      	adds	r3, r7, r1
 8001c1c:	4aba      	ldr	r2, [pc, #744]	; (8001f08 <dispHandler+0x38c>)
 8001c1e:	ca11      	ldmia	r2!, {r0, r4}
 8001c20:	c311      	stmia	r3!, {r0, r4}
 8001c22:	8812      	ldrh	r2, [r2, #0]
 8001c24:	801a      	strh	r2, [r3, #0]
			strings[1] = start1;
 8001c26:	23bc      	movs	r3, #188	; 0xbc
 8001c28:	18fb      	adds	r3, r7, r3
 8001c2a:	187a      	adds	r2, r7, r1
 8001c2c:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001c2e:	23b8      	movs	r3, #184	; 0xb8
 8001c30:	18fb      	adds	r3, r7, r3
 8001c32:	2202      	movs	r2, #2
 8001c34:	705a      	strb	r2, [r3, #1]

			break;
 8001c36:	e091      	b.n	8001d5c <dispHandler+0x1e0>
		}
		case START_DONE:
		{
			char start1[] = "Spousteni";
 8001c38:	2198      	movs	r1, #152	; 0x98
 8001c3a:	187b      	adds	r3, r7, r1
 8001c3c:	4ab2      	ldr	r2, [pc, #712]	; (8001f08 <dispHandler+0x38c>)
 8001c3e:	ca11      	ldmia	r2!, {r0, r4}
 8001c40:	c311      	stmia	r3!, {r0, r4}
 8001c42:	8812      	ldrh	r2, [r2, #0]
 8001c44:	801a      	strh	r2, [r3, #0]
			char start2[] = "dokonceno";
 8001c46:	208c      	movs	r0, #140	; 0x8c
 8001c48:	183b      	adds	r3, r7, r0
 8001c4a:	4ab0      	ldr	r2, [pc, #704]	; (8001f0c <dispHandler+0x390>)
 8001c4c:	ca30      	ldmia	r2!, {r4, r5}
 8001c4e:	c330      	stmia	r3!, {r4, r5}
 8001c50:	8812      	ldrh	r2, [r2, #0]
 8001c52:	801a      	strh	r2, [r3, #0]
			strings[1] = start1;
 8001c54:	24bc      	movs	r4, #188	; 0xbc
 8001c56:	193b      	adds	r3, r7, r4
 8001c58:	187a      	adds	r2, r7, r1
 8001c5a:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001c5c:	21b8      	movs	r1, #184	; 0xb8
 8001c5e:	187b      	adds	r3, r7, r1
 8001c60:	2202      	movs	r2, #2
 8001c62:	705a      	strb	r2, [r3, #1]
			strings[2] = start2;
 8001c64:	193b      	adds	r3, r7, r4
 8001c66:	183a      	adds	r2, r7, r0
 8001c68:	609a      	str	r2, [r3, #8]
			align[2] = CENTER;
 8001c6a:	187b      	adds	r3, r7, r1
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	709a      	strb	r2, [r3, #2]
			break;
 8001c70:	e074      	b.n	8001d5c <dispHandler+0x1e0>
		}
		case MAIN_TEST:
		{
			char main1[] = "Hlavni test";
 8001c72:	2180      	movs	r1, #128	; 0x80
 8001c74:	187b      	adds	r3, r7, r1
 8001c76:	4aa6      	ldr	r2, [pc, #664]	; (8001f10 <dispHandler+0x394>)
 8001c78:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001c7a:	c331      	stmia	r3!, {r0, r4, r5}
			strings[1] = main1;
 8001c7c:	23bc      	movs	r3, #188	; 0xbc
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	187a      	adds	r2, r7, r1
 8001c82:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001c84:	23b8      	movs	r3, #184	; 0xb8
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	2202      	movs	r2, #2
 8001c8a:	705a      	strb	r2, [r3, #1]
			break;
 8001c8c:	e066      	b.n	8001d5c <dispHandler+0x1e0>
		}
		case MAIN_TEST_DONE:
		{
			char main1[] = "Hlavni test";
 8001c8e:	2174      	movs	r1, #116	; 0x74
 8001c90:	187b      	adds	r3, r7, r1
 8001c92:	4a9f      	ldr	r2, [pc, #636]	; (8001f10 <dispHandler+0x394>)
 8001c94:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001c96:	c331      	stmia	r3!, {r0, r4, r5}
			char main2[] = "dokoncen";
 8001c98:	2068      	movs	r0, #104	; 0x68
 8001c9a:	183b      	adds	r3, r7, r0
 8001c9c:	4a9d      	ldr	r2, [pc, #628]	; (8001f14 <dispHandler+0x398>)
 8001c9e:	ca30      	ldmia	r2!, {r4, r5}
 8001ca0:	c330      	stmia	r3!, {r4, r5}
 8001ca2:	7812      	ldrb	r2, [r2, #0]
 8001ca4:	701a      	strb	r2, [r3, #0]
			strings[1] = main1;
 8001ca6:	24bc      	movs	r4, #188	; 0xbc
 8001ca8:	193b      	adds	r3, r7, r4
 8001caa:	187a      	adds	r2, r7, r1
 8001cac:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001cae:	21b8      	movs	r1, #184	; 0xb8
 8001cb0:	187b      	adds	r3, r7, r1
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	705a      	strb	r2, [r3, #1]
			strings[2] = main2;
 8001cb6:	193b      	adds	r3, r7, r4
 8001cb8:	183a      	adds	r2, r7, r0
 8001cba:	609a      	str	r2, [r3, #8]
			align[2] = CENTER;
 8001cbc:	187b      	adds	r3, r7, r1
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	709a      	strb	r2, [r3, #2]
			break;
 8001cc2:	e04b      	b.n	8001d5c <dispHandler+0x1e0>
		}
		case BATTERY_TEST:
		{
			char bat1[] = "Test baterie";
 8001cc4:	2158      	movs	r1, #88	; 0x58
 8001cc6:	187b      	adds	r3, r7, r1
 8001cc8:	4a93      	ldr	r2, [pc, #588]	; (8001f18 <dispHandler+0x39c>)
 8001cca:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001ccc:	c331      	stmia	r3!, {r0, r4, r5}
 8001cce:	7812      	ldrb	r2, [r2, #0]
 8001cd0:	701a      	strb	r2, [r3, #0]
			strings[1] = bat1;
 8001cd2:	23bc      	movs	r3, #188	; 0xbc
 8001cd4:	18fb      	adds	r3, r7, r3
 8001cd6:	187a      	adds	r2, r7, r1
 8001cd8:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001cda:	23b8      	movs	r3, #184	; 0xb8
 8001cdc:	18fb      	adds	r3, r7, r3
 8001cde:	2202      	movs	r2, #2
 8001ce0:	705a      	strb	r2, [r3, #1]
			break;
 8001ce2:	e03b      	b.n	8001d5c <dispHandler+0x1e0>
		}
		case BATTERY_TEST_DONE:
		{
			char bat1[] = "Test baterie";
 8001ce4:	2148      	movs	r1, #72	; 0x48
 8001ce6:	187b      	adds	r3, r7, r1
 8001ce8:	4a8b      	ldr	r2, [pc, #556]	; (8001f18 <dispHandler+0x39c>)
 8001cea:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001cec:	c331      	stmia	r3!, {r0, r4, r5}
 8001cee:	7812      	ldrb	r2, [r2, #0]
 8001cf0:	701a      	strb	r2, [r3, #0]
			char bat2[] = "dokoncen";
 8001cf2:	203c      	movs	r0, #60	; 0x3c
 8001cf4:	183b      	adds	r3, r7, r0
 8001cf6:	4a87      	ldr	r2, [pc, #540]	; (8001f14 <dispHandler+0x398>)
 8001cf8:	ca30      	ldmia	r2!, {r4, r5}
 8001cfa:	c330      	stmia	r3!, {r4, r5}
 8001cfc:	7812      	ldrb	r2, [r2, #0]
 8001cfe:	701a      	strb	r2, [r3, #0]
			strings[1] = bat1;
 8001d00:	24bc      	movs	r4, #188	; 0xbc
 8001d02:	193b      	adds	r3, r7, r4
 8001d04:	187a      	adds	r2, r7, r1
 8001d06:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001d08:	21b8      	movs	r1, #184	; 0xb8
 8001d0a:	187b      	adds	r3, r7, r1
 8001d0c:	2202      	movs	r2, #2
 8001d0e:	705a      	strb	r2, [r3, #1]
			strings[2] = bat2;
 8001d10:	193b      	adds	r3, r7, r4
 8001d12:	183a      	adds	r2, r7, r0
 8001d14:	609a      	str	r2, [r3, #8]
			align[2] = CENTER;
 8001d16:	187b      	adds	r3, r7, r1
 8001d18:	2202      	movs	r2, #2
 8001d1a:	709a      	strb	r2, [r3, #2]
			break;
 8001d1c:	e01e      	b.n	8001d5c <dispHandler+0x1e0>
		}
		default:
		{
			char default1[] = "Zahoreni";
 8001d1e:	2030      	movs	r0, #48	; 0x30
 8001d20:	183b      	adds	r3, r7, r0
 8001d22:	4a7e      	ldr	r2, [pc, #504]	; (8001f1c <dispHandler+0x3a0>)
 8001d24:	ca12      	ldmia	r2!, {r1, r4}
 8001d26:	c312      	stmia	r3!, {r1, r4}
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	701a      	strb	r2, [r3, #0]
			char default2[] = "zdroju";
 8001d2c:	2428      	movs	r4, #40	; 0x28
 8001d2e:	193b      	adds	r3, r7, r4
 8001d30:	4a7b      	ldr	r2, [pc, #492]	; (8001f20 <dispHandler+0x3a4>)
 8001d32:	6811      	ldr	r1, [r2, #0]
 8001d34:	6019      	str	r1, [r3, #0]
 8001d36:	8891      	ldrh	r1, [r2, #4]
 8001d38:	8099      	strh	r1, [r3, #4]
 8001d3a:	7992      	ldrb	r2, [r2, #6]
 8001d3c:	719a      	strb	r2, [r3, #6]
			strings[1] = default1;
 8001d3e:	21bc      	movs	r1, #188	; 0xbc
 8001d40:	187b      	adds	r3, r7, r1
 8001d42:	183a      	adds	r2, r7, r0
 8001d44:	605a      	str	r2, [r3, #4]
			align[1] = CENTER;
 8001d46:	20b8      	movs	r0, #184	; 0xb8
 8001d48:	183b      	adds	r3, r7, r0
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	705a      	strb	r2, [r3, #1]
			strings[2] = default2;
 8001d4e:	187b      	adds	r3, r7, r1
 8001d50:	193a      	adds	r2, r7, r4
 8001d52:	609a      	str	r2, [r3, #8]
			align[2] = CENTER;
 8001d54:	183b      	adds	r3, r7, r0
 8001d56:	2202      	movs	r2, #2
 8001d58:	709a      	strb	r2, [r3, #2]

			break;
 8001d5a:	46c0      	nop			; (mov r8, r8)
		}
		}

		for(int i = 0; i < 4; i++)
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	22e4      	movs	r2, #228	; 0xe4
 8001d60:	18ba      	adds	r2, r7, r2
 8001d62:	6013      	str	r3, [r2, #0]
 8001d64:	e022      	b.n	8001dac <dispHandler+0x230>
		{
			writeRow(strings[i], strlen(strings[i]), i, align[i]);
 8001d66:	21bc      	movs	r1, #188	; 0xbc
 8001d68:	187b      	adds	r3, r7, r1
 8001d6a:	25e4      	movs	r5, #228	; 0xe4
 8001d6c:	197a      	adds	r2, r7, r5
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	0092      	lsls	r2, r2, #2
 8001d72:	58d4      	ldr	r4, [r2, r3]
 8001d74:	187b      	adds	r3, r7, r1
 8001d76:	197a      	adds	r2, r7, r5
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	0092      	lsls	r2, r2, #2
 8001d7c:	58d3      	ldr	r3, [r2, r3]
 8001d7e:	0018      	movs	r0, r3
 8001d80:	f7fe f9c2 	bl	8000108 <strlen>
 8001d84:	0003      	movs	r3, r0
 8001d86:	b2d9      	uxtb	r1, r3
 8001d88:	197b      	adds	r3, r7, r5
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	b2d8      	uxtb	r0, r3
 8001d8e:	23b8      	movs	r3, #184	; 0xb8
 8001d90:	18fa      	adds	r2, r7, r3
 8001d92:	197b      	adds	r3, r7, r5
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	18d3      	adds	r3, r2, r3
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	0020      	movs	r0, r4
 8001d9e:	f7ff f91f 	bl	8000fe0 <writeRow>
		for(int i = 0; i < 4; i++)
 8001da2:	197b      	adds	r3, r7, r5
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	3301      	adds	r3, #1
 8001da8:	197a      	adds	r2, r7, r5
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	23e4      	movs	r3, #228	; 0xe4
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	ddd7      	ble.n	8001d66 <dispHandler+0x1ea>
		}
	}

	//_____Zobrazení času u hlavních testů_____//
	if(flags.time.sec)
 8001db6:	4b4f      	ldr	r3, [pc, #316]	; (8001ef4 <dispHandler+0x378>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	079b      	lsls	r3, r3, #30
 8001dbc:	0fdb      	lsrs	r3, r3, #31
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d051      	beq.n	8001e68 <dispHandler+0x2ec>
	{
		switch(currentPhase())
 8001dc4:	f000 fec6 	bl	8002b54 <currentPhase>
 8001dc8:	0003      	movs	r3, r0
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d002      	beq.n	8001dd4 <dispHandler+0x258>
 8001dce:	2b05      	cmp	r3, #5
 8001dd0:	d028      	beq.n	8001e24 <dispHandler+0x2a8>
			sprintf(time, "%d:%d", 14-sysTime[SYSTIME_MIN], 60-sysTime[SYSTIME_SEC]);
			writeRow(time, strlen(time), 2, CENTER);
			break;
		}
		default:
			break;
 8001dd2:	e04a      	b.n	8001e6a <dispHandler+0x2ee>
			char time[9] = {0};
 8001dd4:	251c      	movs	r5, #28
 8001dd6:	197b      	adds	r3, r7, r5
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	2205      	movs	r2, #5
 8001de0:	2100      	movs	r1, #0
 8001de2:	0018      	movs	r0, r3
 8001de4:	f00b fb73 	bl	800d4ce <memset>
			sprintf(time, "%d:%d:%d", 2-sysTime[SYSTIME_HOUR], 59-sysTime[SYSTIME_MIN], 60-sysTime[SYSTIME_SEC]);
 8001de8:	4b4e      	ldr	r3, [pc, #312]	; (8001f24 <dispHandler+0x3a8>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	2202      	movs	r2, #2
 8001dee:	1ad2      	subs	r2, r2, r3
 8001df0:	4b4c      	ldr	r3, [pc, #304]	; (8001f24 <dispHandler+0x3a8>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	213b      	movs	r1, #59	; 0x3b
 8001df6:	1acc      	subs	r4, r1, r3
 8001df8:	4b4a      	ldr	r3, [pc, #296]	; (8001f24 <dispHandler+0x3a8>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	213c      	movs	r1, #60	; 0x3c
 8001dfe:	1acb      	subs	r3, r1, r3
 8001e00:	4949      	ldr	r1, [pc, #292]	; (8001f28 <dispHandler+0x3ac>)
 8001e02:	1978      	adds	r0, r7, r5
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	0023      	movs	r3, r4
 8001e08:	f00b fc24 	bl	800d654 <siprintf>
			writeRow(time, strlen(time), 2, CENTER);
 8001e0c:	197b      	adds	r3, r7, r5
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f7fe f97a 	bl	8000108 <strlen>
 8001e14:	0003      	movs	r3, r0
 8001e16:	b2d9      	uxtb	r1, r3
 8001e18:	1978      	adds	r0, r7, r5
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	f7ff f8df 	bl	8000fe0 <writeRow>
			break;
 8001e22:	e022      	b.n	8001e6a <dispHandler+0x2ee>
			char time[9] = {0};
 8001e24:	2410      	movs	r4, #16
 8001e26:	193b      	adds	r3, r7, r4
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	2205      	movs	r2, #5
 8001e30:	2100      	movs	r1, #0
 8001e32:	0018      	movs	r0, r3
 8001e34:	f00b fb4b 	bl	800d4ce <memset>
			sprintf(time, "%d:%d", 14-sysTime[SYSTIME_MIN], 60-sysTime[SYSTIME_SEC]);
 8001e38:	4b3a      	ldr	r3, [pc, #232]	; (8001f24 <dispHandler+0x3a8>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	220e      	movs	r2, #14
 8001e3e:	1ad2      	subs	r2, r2, r3
 8001e40:	4b38      	ldr	r3, [pc, #224]	; (8001f24 <dispHandler+0x3a8>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	213c      	movs	r1, #60	; 0x3c
 8001e46:	1acb      	subs	r3, r1, r3
 8001e48:	4938      	ldr	r1, [pc, #224]	; (8001f2c <dispHandler+0x3b0>)
 8001e4a:	1938      	adds	r0, r7, r4
 8001e4c:	f00b fc02 	bl	800d654 <siprintf>
			writeRow(time, strlen(time), 2, CENTER);
 8001e50:	193b      	adds	r3, r7, r4
 8001e52:	0018      	movs	r0, r3
 8001e54:	f7fe f958 	bl	8000108 <strlen>
 8001e58:	0003      	movs	r3, r0
 8001e5a:	b2d9      	uxtb	r1, r3
 8001e5c:	1938      	adds	r0, r7, r4
 8001e5e:	2302      	movs	r3, #2
 8001e60:	2202      	movs	r2, #2
 8001e62:	f7ff f8bd 	bl	8000fe0 <writeRow>
			break;
 8001e66:	e000      	b.n	8001e6a <dispHandler+0x2ee>
		}
	}
 8001e68:	46c0      	nop			; (mov r8, r8)

	if(flags.instructions.stopRequest || flags.testCanceled)
 8001e6a:	4b22      	ldr	r3, [pc, #136]	; (8001ef4 <dispHandler+0x378>)
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	079b      	lsls	r3, r3, #30
 8001e70:	0fdb      	lsrs	r3, r3, #31
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d106      	bne.n	8001e86 <dispHandler+0x30a>
 8001e78:	4b1e      	ldr	r3, [pc, #120]	; (8001ef4 <dispHandler+0x378>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	075b      	lsls	r3, r3, #29
 8001e7e:	0fdb      	lsrs	r3, r3, #31
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d030      	beq.n	8001ee8 <dispHandler+0x36c>
	{
		char err[] = "Preruseni";
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	4a29      	ldr	r2, [pc, #164]	; (8001f30 <dispHandler+0x3b4>)
 8001e8a:	ca03      	ldmia	r2!, {r0, r1}
 8001e8c:	c303      	stmia	r3!, {r0, r1}
 8001e8e:	8812      	ldrh	r2, [r2, #0]
 8001e90:	801a      	strh	r2, [r3, #0]
		strings[1] = err;
 8001e92:	23bc      	movs	r3, #188	; 0xbc
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	1d3a      	adds	r2, r7, #4
 8001e98:	605a      	str	r2, [r3, #4]

		for(int i = 0; i < 4; i++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	22e0      	movs	r2, #224	; 0xe0
 8001e9e:	18ba      	adds	r2, r7, r2
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e01c      	b.n	8001ede <dispHandler+0x362>
		{
			writeRow(strings[i], strlen(strings[i]), i, CENTER);
 8001ea4:	21bc      	movs	r1, #188	; 0xbc
 8001ea6:	187b      	adds	r3, r7, r1
 8001ea8:	25e0      	movs	r5, #224	; 0xe0
 8001eaa:	197a      	adds	r2, r7, r5
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	0092      	lsls	r2, r2, #2
 8001eb0:	58d4      	ldr	r4, [r2, r3]
 8001eb2:	187b      	adds	r3, r7, r1
 8001eb4:	197a      	adds	r2, r7, r5
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	0092      	lsls	r2, r2, #2
 8001eba:	58d3      	ldr	r3, [r2, r3]
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	f7fe f923 	bl	8000108 <strlen>
 8001ec2:	0003      	movs	r3, r0
 8001ec4:	b2d9      	uxtb	r1, r3
 8001ec6:	197b      	adds	r3, r7, r5
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	2302      	movs	r3, #2
 8001ece:	0020      	movs	r0, r4
 8001ed0:	f7ff f886 	bl	8000fe0 <writeRow>
		for(int i = 0; i < 4; i++)
 8001ed4:	197b      	adds	r3, r7, r5
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	197a      	adds	r2, r7, r5
 8001edc:	6013      	str	r3, [r2, #0]
 8001ede:	23e0      	movs	r3, #224	; 0xe0
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	dddd      	ble.n	8001ea4 <dispHandler+0x328>
		}
	}
}
 8001ee8:	46c0      	nop			; (mov r8, r8)
 8001eea:	46bd      	mov	sp, r7
 8001eec:	b03b      	add	sp, #236	; 0xec
 8001eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ef0:	0800dd74 	.word	0x0800dd74
 8001ef4:	2000063c 	.word	0x2000063c
 8001ef8:	20000252 	.word	0x20000252
 8001efc:	2000069d 	.word	0x2000069d
 8001f00:	0800dd58 	.word	0x0800dd58
 8001f04:	0800df00 	.word	0x0800df00
 8001f08:	0800dd88 	.word	0x0800dd88
 8001f0c:	0800dd94 	.word	0x0800dd94
 8001f10:	0800dda0 	.word	0x0800dda0
 8001f14:	0800ddac 	.word	0x0800ddac
 8001f18:	0800ddb8 	.word	0x0800ddb8
 8001f1c:	0800dd44 	.word	0x0800dd44
 8001f20:	0800dd50 	.word	0x0800dd50
 8001f24:	20000240 	.word	0x20000240
 8001f28:	0800dd60 	.word	0x0800dd60
 8001f2c:	0800dd6c 	.word	0x0800dd6c
 8001f30:	0800ddc8 	.word	0x0800ddc8

08001f34 <UI_Handler>:

//_____Obsluha piezo + podsvícení displeje_____//
void UI_Handler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	//_____Vypínání podsvětlení displeje při nečinnosti_____//
	static uint32_t startTime_LCD = 0;

	if(flags.testProgress)
 8001f38:	4ba8      	ldr	r3, [pc, #672]	; (80021dc <UI_Handler+0x2a8>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	079b      	lsls	r3, r3, #30
 8001f3e:	0fdb      	lsrs	r3, r3, #31
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d004      	beq.n	8001f50 <UI_Handler+0x1c>
		flags.ui.active = 1;
 8001f46:	4ba5      	ldr	r3, [pc, #660]	; (80021dc <UI_Handler+0x2a8>)
 8001f48:	7c1a      	ldrb	r2, [r3, #16]
 8001f4a:	2120      	movs	r1, #32
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	741a      	strb	r2, [r3, #16]
	if(flags.instructions.calibRequest || flags.instructions.startRequest || flags.instructions.stopRequest || flags.instructions.pauseRequest)
 8001f50:	4ba2      	ldr	r3, [pc, #648]	; (80021dc <UI_Handler+0x2a8>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	071b      	lsls	r3, r3, #28
 8001f56:	0fdb      	lsrs	r3, r3, #31
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d114      	bne.n	8001f88 <UI_Handler+0x54>
 8001f5e:	4b9f      	ldr	r3, [pc, #636]	; (80021dc <UI_Handler+0x2a8>)
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	07db      	lsls	r3, r3, #31
 8001f64:	0fdb      	lsrs	r3, r3, #31
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10d      	bne.n	8001f88 <UI_Handler+0x54>
 8001f6c:	4b9b      	ldr	r3, [pc, #620]	; (80021dc <UI_Handler+0x2a8>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	079b      	lsls	r3, r3, #30
 8001f72:	0fdb      	lsrs	r3, r3, #31
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d106      	bne.n	8001f88 <UI_Handler+0x54>
 8001f7a:	4b98      	ldr	r3, [pc, #608]	; (80021dc <UI_Handler+0x2a8>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	075b      	lsls	r3, r3, #29
 8001f80:	0fdb      	lsrs	r3, r3, #31
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d004      	beq.n	8001f92 <UI_Handler+0x5e>
		flags.ui.active = 1;
 8001f88:	4b94      	ldr	r3, [pc, #592]	; (80021dc <UI_Handler+0x2a8>)
 8001f8a:	7c1a      	ldrb	r2, [r3, #16]
 8001f8c:	2120      	movs	r1, #32
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	741a      	strb	r2, [r3, #16]

	if(flags.ui.active)
 8001f92:	4b92      	ldr	r3, [pc, #584]	; (80021dc <UI_Handler+0x2a8>)
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	069b      	lsls	r3, r3, #26
 8001f98:	0fdb      	lsrs	r3, r3, #31
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d006      	beq.n	8001fae <UI_Handler+0x7a>
	{
		startTime_LCD = sysTime[SYSTIME_TEN_MS];
 8001fa0:	4b8f      	ldr	r3, [pc, #572]	; (80021e0 <UI_Handler+0x2ac>)
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	4b8f      	ldr	r3, [pc, #572]	; (80021e4 <UI_Handler+0x2b0>)
 8001fa6:	601a      	str	r2, [r3, #0]
		setColour(BACKLIGHT_WHITE);
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f7fe fe5d 	bl	8000c68 <setColour>
	}

	if((sysTime[SYSTIME_TEN_MS] - startTime_LCD) >= 6000)	//1min
 8001fae:	4b8c      	ldr	r3, [pc, #560]	; (80021e0 <UI_Handler+0x2ac>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	4b8c      	ldr	r3, [pc, #560]	; (80021e4 <UI_Handler+0x2b0>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	4a8b      	ldr	r2, [pc, #556]	; (80021e8 <UI_Handler+0x2b4>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d902      	bls.n	8001fc4 <UI_Handler+0x90>
	{
		setColour(BACKLIGHT_OFF);
 8001fbe:	2003      	movs	r0, #3
 8001fc0:	f7fe fe52 	bl	8000c68 <setColour>
	}

	flags.ui.active = 0;
 8001fc4:	4b85      	ldr	r3, [pc, #532]	; (80021dc <UI_Handler+0x2a8>)
 8001fc6:	7c1a      	ldrb	r2, [r3, #16]
 8001fc8:	2120      	movs	r1, #32
 8001fca:	438a      	bics	r2, r1
 8001fcc:	741a      	strb	r2, [r3, #16]

	static uint32_t startTime;	//proměnná pro časování dějů

	//___Nastavení stavu podle požadavků___//
	//___Stavy výše mají vyšší prioritu (error nejvyšší)___//
	if(flags.ui.error && (UI_State != ERROR))
 8001fce:	4b83      	ldr	r3, [pc, #524]	; (80021dc <UI_Handler+0x2a8>)
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	075b      	lsls	r3, r3, #29
 8001fd4:	0fdb      	lsrs	r3, r3, #31
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00b      	beq.n	8001ff4 <UI_Handler+0xc0>
 8001fdc:	4b83      	ldr	r3, [pc, #524]	; (80021ec <UI_Handler+0x2b8>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d007      	beq.n	8001ff4 <UI_Handler+0xc0>
	{
		UI_State = ERROR;
 8001fe4:	4b81      	ldr	r3, [pc, #516]	; (80021ec <UI_Handler+0x2b8>)
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001fea:	4b7d      	ldr	r3, [pc, #500]	; (80021e0 <UI_Handler+0x2ac>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	4b80      	ldr	r3, [pc, #512]	; (80021f0 <UI_Handler+0x2bc>)
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	e05e      	b.n	80020b2 <UI_Handler+0x17e>
	}
	else if(flags.ui.notice && (UI_State == OFF))
 8001ff4:	4b79      	ldr	r3, [pc, #484]	; (80021dc <UI_Handler+0x2a8>)
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	071b      	lsls	r3, r3, #28
 8001ffa:	0fdb      	lsrs	r3, r3, #31
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d010      	beq.n	8002024 <UI_Handler+0xf0>
 8002002:	4b7a      	ldr	r3, [pc, #488]	; (80021ec <UI_Handler+0x2b8>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d10c      	bne.n	8002024 <UI_Handler+0xf0>
	{
		UI_State = NOTICE;
 800200a:	4b78      	ldr	r3, [pc, #480]	; (80021ec <UI_Handler+0x2b8>)
 800200c:	2204      	movs	r2, #4
 800200e:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8002010:	4b73      	ldr	r3, [pc, #460]	; (80021e0 <UI_Handler+0x2ac>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b76      	ldr	r3, [pc, #472]	; (80021f0 <UI_Handler+0x2bc>)
 8002016:	601a      	str	r2, [r3, #0]
		flags.ui.notice = 0;
 8002018:	4b70      	ldr	r3, [pc, #448]	; (80021dc <UI_Handler+0x2a8>)
 800201a:	7c1a      	ldrb	r2, [r3, #16]
 800201c:	2108      	movs	r1, #8
 800201e:	438a      	bics	r2, r1
 8002020:	741a      	strb	r2, [r3, #16]
 8002022:	e046      	b.n	80020b2 <UI_Handler+0x17e>
	}
	else if(flags.ui.done && (UI_State == OFF))
 8002024:	4b6d      	ldr	r3, [pc, #436]	; (80021dc <UI_Handler+0x2a8>)
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	06db      	lsls	r3, r3, #27
 800202a:	0fdb      	lsrs	r3, r3, #31
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d010      	beq.n	8002054 <UI_Handler+0x120>
 8002032:	4b6e      	ldr	r3, [pc, #440]	; (80021ec <UI_Handler+0x2b8>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10c      	bne.n	8002054 <UI_Handler+0x120>
	{
		UI_State = DONE;
 800203a:	4b6c      	ldr	r3, [pc, #432]	; (80021ec <UI_Handler+0x2b8>)
 800203c:	2205      	movs	r2, #5
 800203e:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8002040:	4b67      	ldr	r3, [pc, #412]	; (80021e0 <UI_Handler+0x2ac>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b6a      	ldr	r3, [pc, #424]	; (80021f0 <UI_Handler+0x2bc>)
 8002046:	601a      	str	r2, [r3, #0]
		flags.ui.done = 0;
 8002048:	4b64      	ldr	r3, [pc, #400]	; (80021dc <UI_Handler+0x2a8>)
 800204a:	7c1a      	ldrb	r2, [r3, #16]
 800204c:	2110      	movs	r1, #16
 800204e:	438a      	bics	r2, r1
 8002050:	741a      	strb	r2, [r3, #16]
 8002052:	e02e      	b.n	80020b2 <UI_Handler+0x17e>
	}
	else if(flags.ui.longBeep && (UI_State == OFF))
 8002054:	4b61      	ldr	r3, [pc, #388]	; (80021dc <UI_Handler+0x2a8>)
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	079b      	lsls	r3, r3, #30
 800205a:	0fdb      	lsrs	r3, r3, #31
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d010      	beq.n	8002084 <UI_Handler+0x150>
 8002062:	4b62      	ldr	r3, [pc, #392]	; (80021ec <UI_Handler+0x2b8>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10c      	bne.n	8002084 <UI_Handler+0x150>
	{
		UI_State = LONG_BEEP;
 800206a:	4b60      	ldr	r3, [pc, #384]	; (80021ec <UI_Handler+0x2b8>)
 800206c:	2202      	movs	r2, #2
 800206e:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8002070:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <UI_Handler+0x2ac>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b5e      	ldr	r3, [pc, #376]	; (80021f0 <UI_Handler+0x2bc>)
 8002076:	601a      	str	r2, [r3, #0]
		flags.ui.longBeep = 0;
 8002078:	4b58      	ldr	r3, [pc, #352]	; (80021dc <UI_Handler+0x2a8>)
 800207a:	7c1a      	ldrb	r2, [r3, #16]
 800207c:	2102      	movs	r1, #2
 800207e:	438a      	bics	r2, r1
 8002080:	741a      	strb	r2, [r3, #16]
 8002082:	e016      	b.n	80020b2 <UI_Handler+0x17e>
	}
	else if(flags.ui.shortBeep && (UI_State == OFF))
 8002084:	4b55      	ldr	r3, [pc, #340]	; (80021dc <UI_Handler+0x2a8>)
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	07db      	lsls	r3, r3, #31
 800208a:	0fdb      	lsrs	r3, r3, #31
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00f      	beq.n	80020b2 <UI_Handler+0x17e>
 8002092:	4b56      	ldr	r3, [pc, #344]	; (80021ec <UI_Handler+0x2b8>)
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10b      	bne.n	80020b2 <UI_Handler+0x17e>
	{
		UI_State = SHORT_BEEP;
 800209a:	4b54      	ldr	r3, [pc, #336]	; (80021ec <UI_Handler+0x2b8>)
 800209c:	2201      	movs	r2, #1
 800209e:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 80020a0:	4b4f      	ldr	r3, [pc, #316]	; (80021e0 <UI_Handler+0x2ac>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	4b52      	ldr	r3, [pc, #328]	; (80021f0 <UI_Handler+0x2bc>)
 80020a6:	601a      	str	r2, [r3, #0]
		flags.ui.shortBeep = 0;
 80020a8:	4b4c      	ldr	r3, [pc, #304]	; (80021dc <UI_Handler+0x2a8>)
 80020aa:	7c1a      	ldrb	r2, [r3, #16]
 80020ac:	2101      	movs	r1, #1
 80020ae:	438a      	bics	r2, r1
 80020b0:	741a      	strb	r2, [r3, #16]
	}

	switch(UI_State)
 80020b2:	4b4e      	ldr	r3, [pc, #312]	; (80021ec <UI_Handler+0x2b8>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	2b05      	cmp	r3, #5
 80020b8:	d900      	bls.n	80020bc <UI_Handler+0x188>
 80020ba:	e07a      	b.n	80021b2 <UI_Handler+0x27e>
 80020bc:	009a      	lsls	r2, r3, #2
 80020be:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <UI_Handler+0x2c0>)
 80020c0:	18d3      	adds	r3, r2, r3
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	469f      	mov	pc, r3
	{
	case SHORT_BEEP:
#ifndef __SILENT__
			BUZZER_ON;
#endif
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 50)		//0,5s
 80020c6:	4b46      	ldr	r3, [pc, #280]	; (80021e0 <UI_Handler+0x2ac>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	4b49      	ldr	r3, [pc, #292]	; (80021f0 <UI_Handler+0x2bc>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b31      	cmp	r3, #49	; 0x31
 80020d2:	d800      	bhi.n	80020d6 <UI_Handler+0x1a2>
 80020d4:	e075      	b.n	80021c2 <UI_Handler+0x28e>
		{
			UI_State = OFF;
 80020d6:	4b45      	ldr	r3, [pc, #276]	; (80021ec <UI_Handler+0x2b8>)
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]
			BUZZER_OFF;
 80020dc:	2380      	movs	r3, #128	; 0x80
 80020de:	015b      	lsls	r3, r3, #5
 80020e0:	4845      	ldr	r0, [pc, #276]	; (80021f8 <UI_Handler+0x2c4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	0019      	movs	r1, r3
 80020e6:	f002 f870 	bl	80041ca <HAL_GPIO_WritePin>
		}
		break;
 80020ea:	e06a      	b.n	80021c2 <UI_Handler+0x28e>

	case LONG_BEEP:
#ifndef __SILENT__
			BUZZER_ON;
#endif
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 100)	//1s
 80020ec:	4b3c      	ldr	r3, [pc, #240]	; (80021e0 <UI_Handler+0x2ac>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	4b3f      	ldr	r3, [pc, #252]	; (80021f0 <UI_Handler+0x2bc>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b63      	cmp	r3, #99	; 0x63
 80020f8:	d965      	bls.n	80021c6 <UI_Handler+0x292>
		{
			UI_State = OFF;
 80020fa:	4b3c      	ldr	r3, [pc, #240]	; (80021ec <UI_Handler+0x2b8>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
			BUZZER_OFF;
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	015b      	lsls	r3, r3, #5
 8002104:	483c      	ldr	r0, [pc, #240]	; (80021f8 <UI_Handler+0x2c4>)
 8002106:	2200      	movs	r2, #0
 8002108:	0019      	movs	r1, r3
 800210a:	f002 f85e 	bl	80041ca <HAL_GPIO_WritePin>
		}
		break;
 800210e:	e05a      	b.n	80021c6 <UI_Handler+0x292>

	case ERROR:
		if(!flags.ui.error)	//dokud není požadavek zrušen provádí se error
 8002110:	4b32      	ldr	r3, [pc, #200]	; (80021dc <UI_Handler+0x2a8>)
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	075b      	lsls	r3, r3, #29
 8002116:	0fdb      	lsrs	r3, r3, #31
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d102      	bne.n	8002124 <UI_Handler+0x1f0>
			UI_State = OFF;
 800211e:	4b33      	ldr	r3, [pc, #204]	; (80021ec <UI_Handler+0x2b8>)
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 50))	//každých 0,5s
 8002124:	4b2e      	ldr	r3, [pc, #184]	; (80021e0 <UI_Handler+0x2ac>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b31      	ldr	r3, [pc, #196]	; (80021f0 <UI_Handler+0x2bc>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2132      	movs	r1, #50	; 0x32
 8002130:	0018      	movs	r0, r3
 8002132:	f7fe f881 	bl	8000238 <__aeabi_uidivmod>
 8002136:	1e0b      	subs	r3, r1, #0
 8002138:	d147      	bne.n	80021ca <UI_Handler+0x296>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
#endif
			BACKLIGHT_RED_Toggle;
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	021a      	lsls	r2, r3, #8
 800213e:	2390      	movs	r3, #144	; 0x90
 8002140:	05db      	lsls	r3, r3, #23
 8002142:	0011      	movs	r1, r2
 8002144:	0018      	movs	r0, r3
 8002146:	f002 f85d 	bl	8004204 <HAL_GPIO_TogglePin>
		}
		break;
 800214a:	e03e      	b.n	80021ca <UI_Handler+0x296>

	case NOTICE:
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 35))	//každých 0,35s
 800214c:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <UI_Handler+0x2ac>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4b27      	ldr	r3, [pc, #156]	; (80021f0 <UI_Handler+0x2bc>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2123      	movs	r1, #35	; 0x23
 8002158:	0018      	movs	r0, r3
 800215a:	f7fe f86d 	bl	8000238 <__aeabi_uidivmod>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
#endif
		}
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 209)	//Po 2,1s ukonči
 800215e:	4b20      	ldr	r3, [pc, #128]	; (80021e0 <UI_Handler+0x2ac>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	4b23      	ldr	r3, [pc, #140]	; (80021f0 <UI_Handler+0x2bc>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	2bd0      	cmp	r3, #208	; 0xd0
 800216a:	d930      	bls.n	80021ce <UI_Handler+0x29a>
			UI_State = OFF;
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <UI_Handler+0x2b8>)
 800216e:	2200      	movs	r2, #0
 8002170:	701a      	strb	r2, [r3, #0]
		break;
 8002172:	e02c      	b.n	80021ce <UI_Handler+0x29a>

	case DONE:
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 50))	//každých 0,5s
 8002174:	4b1a      	ldr	r3, [pc, #104]	; (80021e0 <UI_Handler+0x2ac>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b1d      	ldr	r3, [pc, #116]	; (80021f0 <UI_Handler+0x2bc>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2132      	movs	r1, #50	; 0x32
 8002180:	0018      	movs	r0, r3
 8002182:	f7fe f859 	bl	8000238 <__aeabi_uidivmod>
 8002186:	1e0b      	subs	r3, r1, #0
 8002188:	d106      	bne.n	8002198 <UI_Handler+0x264>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
#endif
			BACKLIGHT_GREEN_Toggle;
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4a1b      	ldr	r2, [pc, #108]	; (80021fc <UI_Handler+0x2c8>)
 8002190:	0019      	movs	r1, r3
 8002192:	0010      	movs	r0, r2
 8002194:	f002 f836 	bl	8004204 <HAL_GPIO_TogglePin>
		}
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 299)	//Po 3s ukonči
 8002198:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <UI_Handler+0x2ac>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4b14      	ldr	r3, [pc, #80]	; (80021f0 <UI_Handler+0x2bc>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	1ad2      	subs	r2, r2, r3
 80021a2:	2395      	movs	r3, #149	; 0x95
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d913      	bls.n	80021d2 <UI_Handler+0x29e>
			UI_State = OFF;
 80021aa:	4b10      	ldr	r3, [pc, #64]	; (80021ec <UI_Handler+0x2b8>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	701a      	strb	r2, [r3, #0]
		break;
 80021b0:	e00f      	b.n	80021d2 <UI_Handler+0x29e>

	default:	//Ošetřuje i UI_State == OFF
		BUZZER_OFF;
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	015b      	lsls	r3, r3, #5
 80021b6:	4810      	ldr	r0, [pc, #64]	; (80021f8 <UI_Handler+0x2c4>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	0019      	movs	r1, r3
 80021bc:	f002 f805 	bl	80041ca <HAL_GPIO_WritePin>
#ifndef __DEBUG_BUTT__
		//setColour(BACKLIGHT_OFF);
#endif
		break;
 80021c0:	e008      	b.n	80021d4 <UI_Handler+0x2a0>
		break;
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	e006      	b.n	80021d4 <UI_Handler+0x2a0>
		break;
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	e004      	b.n	80021d4 <UI_Handler+0x2a0>
		break;
 80021ca:	46c0      	nop			; (mov r8, r8)
 80021cc:	e002      	b.n	80021d4 <UI_Handler+0x2a0>
		break;
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	e000      	b.n	80021d4 <UI_Handler+0x2a0>
		break;
 80021d2:	46c0      	nop			; (mov r8, r8)

	}
}
 80021d4:	46c0      	nop			; (mov r8, r8)
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	2000063c 	.word	0x2000063c
 80021e0:	20000240 	.word	0x20000240
 80021e4:	20000254 	.word	0x20000254
 80021e8:	0000176f 	.word	0x0000176f
 80021ec:	20000258 	.word	0x20000258
 80021f0:	2000025c 	.word	0x2000025c
 80021f4:	0800df1c 	.word	0x0800df1c
 80021f8:	48000800 	.word	0x48000800
 80021fc:	48000400 	.word	0x48000400

08002200 <measHandler>:

//_____Osluha AD převodníků_____//
void measHandler(void)
{
 8002200:	b5b0      	push	{r4, r5, r7, lr}
 8002202:	af00      	add	r7, sp, #0
	static ADC_State_Type ADC_State;

	//___Nulování flagů___//
	flags.meas.measComplete = 0;
 8002204:	4b51      	ldr	r3, [pc, #324]	; (800234c <measHandler+0x14c>)
 8002206:	7d1a      	ldrb	r2, [r3, #20]
 8002208:	2102      	movs	r1, #2
 800220a:	438a      	bics	r2, r1
 800220c:	751a      	strb	r2, [r3, #20]
	flags.meas.measConflict = 0;
 800220e:	4b4f      	ldr	r3, [pc, #316]	; (800234c <measHandler+0x14c>)
 8002210:	7d1a      	ldrb	r2, [r3, #20]
 8002212:	2110      	movs	r1, #16
 8002214:	438a      	bics	r2, r1
 8002216:	751a      	strb	r2, [r3, #20]

	if(flags.meas.measRequest)
 8002218:	4b4c      	ldr	r3, [pc, #304]	; (800234c <measHandler+0x14c>)
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	07db      	lsls	r3, r3, #31
 800221e:	0fdb      	lsrs	r3, r3, #31
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d045      	beq.n	80022b2 <measHandler+0xb2>
	{
		if(!flags.meas.measRunning)
 8002226:	4b49      	ldr	r3, [pc, #292]	; (800234c <measHandler+0x14c>)
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	071b      	lsls	r3, r3, #28
 800222c:	0fdb      	lsrs	r3, r3, #31
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d134      	bne.n	800229e <measHandler+0x9e>
		{
			flags.meas.measRunning = 1;
 8002234:	4b45      	ldr	r3, [pc, #276]	; (800234c <measHandler+0x14c>)
 8002236:	7d1a      	ldrb	r2, [r3, #20]
 8002238:	2108      	movs	r1, #8
 800223a:	430a      	orrs	r2, r1
 800223c:	751a      	strb	r2, [r3, #20]
			if(currentPhase() == BATTERY_TEST || currentPhase() == BATTERY_TEST_DONE)	//probíhá battery test
 800223e:	f000 fc89 	bl	8002b54 <currentPhase>
 8002242:	0003      	movs	r3, r0
 8002244:	2b05      	cmp	r3, #5
 8002246:	d004      	beq.n	8002252 <measHandler+0x52>
 8002248:	f000 fc84 	bl	8002b54 <currentPhase>
 800224c:	0003      	movs	r3, r0
 800224e:	2b06      	cmp	r3, #6
 8002250:	d110      	bne.n	8002274 <measHandler+0x74>
			{
				flags.meas.onlyBattery = 1;
 8002252:	4b3e      	ldr	r3, [pc, #248]	; (800234c <measHandler+0x14c>)
 8002254:	7d1a      	ldrb	r2, [r3, #20]
 8002256:	2120      	movs	r1, #32
 8002258:	430a      	orrs	r2, r1
 800225a:	751a      	strb	r2, [r3, #20]
				ADC_State = U_BAT;
 800225c:	4b3c      	ldr	r3, [pc, #240]	; (8002350 <measHandler+0x150>)
 800225e:	220d      	movs	r2, #13
 8002260:	701a      	strb	r2, [r3, #0]
				ADC1->CHSELR = ADC_ChannelConf[ADC_State-1];
 8002262:	4b3b      	ldr	r3, [pc, #236]	; (8002350 <measHandler+0x150>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	1e59      	subs	r1, r3, #1
 8002268:	4b3a      	ldr	r3, [pc, #232]	; (8002354 <measHandler+0x154>)
 800226a:	4a3b      	ldr	r2, [pc, #236]	; (8002358 <measHandler+0x158>)
 800226c:	0089      	lsls	r1, r1, #2
 800226e:	588a      	ldr	r2, [r1, r2]
 8002270:	629a      	str	r2, [r3, #40]	; 0x28
 8002272:	e00f      	b.n	8002294 <measHandler+0x94>
			}
			else
			{
				flags.meas.onlyBattery = 0;
 8002274:	4b35      	ldr	r3, [pc, #212]	; (800234c <measHandler+0x14c>)
 8002276:	7d1a      	ldrb	r2, [r3, #20]
 8002278:	2120      	movs	r1, #32
 800227a:	438a      	bics	r2, r1
 800227c:	751a      	strb	r2, [r3, #20]
				ADC_State = U15V;
 800227e:	4b34      	ldr	r3, [pc, #208]	; (8002350 <measHandler+0x150>)
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
				ADC1->CHSELR = ADC_ChannelConf[ADC_State-1];
 8002284:	4b32      	ldr	r3, [pc, #200]	; (8002350 <measHandler+0x150>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	1e59      	subs	r1, r3, #1
 800228a:	4b32      	ldr	r3, [pc, #200]	; (8002354 <measHandler+0x154>)
 800228c:	4a32      	ldr	r2, [pc, #200]	; (8002358 <measHandler+0x158>)
 800228e:	0089      	lsls	r1, r1, #2
 8002290:	588a      	ldr	r2, [r1, r2]
 8002292:	629a      	str	r2, [r3, #40]	; 0x28
			}
			HAL_ADC_Start_IT(&hadc);
 8002294:	4b31      	ldr	r3, [pc, #196]	; (800235c <measHandler+0x15c>)
 8002296:	0018      	movs	r0, r3
 8002298:	f001 f8c6 	bl	8003428 <HAL_ADC_Start_IT>
 800229c:	e004      	b.n	80022a8 <measHandler+0xa8>
		}
		else
		{
			flags.meas.measConflict = 1;
 800229e:	4b2b      	ldr	r3, [pc, #172]	; (800234c <measHandler+0x14c>)
 80022a0:	7d1a      	ldrb	r2, [r3, #20]
 80022a2:	2110      	movs	r1, #16
 80022a4:	430a      	orrs	r2, r1
 80022a6:	751a      	strb	r2, [r3, #20]
		}
		flags.meas.measRequest = 0;
 80022a8:	4b28      	ldr	r3, [pc, #160]	; (800234c <measHandler+0x14c>)
 80022aa:	7d1a      	ldrb	r2, [r3, #20]
 80022ac:	2101      	movs	r1, #1
 80022ae:	438a      	bics	r2, r1
 80022b0:	751a      	strb	r2, [r3, #20]
	}

	if(ADC_State != ADC_WAITING)
 80022b2:	4b27      	ldr	r3, [pc, #156]	; (8002350 <measHandler+0x150>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d045      	beq.n	8002346 <measHandler+0x146>
	{
		if(flags.meas.measDataReady)
 80022ba:	4b24      	ldr	r3, [pc, #144]	; (800234c <measHandler+0x14c>)
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	075b      	lsls	r3, r3, #29
 80022c0:	0fdb      	lsrs	r3, r3, #31
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d03e      	beq.n	8002346 <measHandler+0x146>
		{
			flags.meas.measDataReady = 0;
 80022c8:	4b20      	ldr	r3, [pc, #128]	; (800234c <measHandler+0x14c>)
 80022ca:	7d1a      	ldrb	r2, [r3, #20]
 80022cc:	2104      	movs	r1, #4
 80022ce:	438a      	bics	r2, r1
 80022d0:	751a      	strb	r2, [r3, #20]

			if(ADC_State == U_BAT)	//U_BAT je vždy měřeno jako poslední
 80022d2:	4b1f      	ldr	r3, [pc, #124]	; (8002350 <measHandler+0x150>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b0d      	cmp	r3, #13
 80022d8:	d118      	bne.n	800230c <measHandler+0x10c>
			{
				ADC_Results[ADC_State-1] = HAL_ADC_GetValue(&hadc);
 80022da:	4b1d      	ldr	r3, [pc, #116]	; (8002350 <measHandler+0x150>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	1e5c      	subs	r4, r3, #1
 80022e0:	4b1e      	ldr	r3, [pc, #120]	; (800235c <measHandler+0x15c>)
 80022e2:	0018      	movs	r0, r3
 80022e4:	f001 f95c 	bl	80035a0 <HAL_ADC_GetValue>
 80022e8:	0001      	movs	r1, r0
 80022ea:	4b1d      	ldr	r3, [pc, #116]	; (8002360 <measHandler+0x160>)
 80022ec:	00a2      	lsls	r2, r4, #2
 80022ee:	50d1      	str	r1, [r2, r3]
				flags.meas.measComplete = 1;
 80022f0:	4b16      	ldr	r3, [pc, #88]	; (800234c <measHandler+0x14c>)
 80022f2:	7d1a      	ldrb	r2, [r3, #20]
 80022f4:	2102      	movs	r1, #2
 80022f6:	430a      	orrs	r2, r1
 80022f8:	751a      	strb	r2, [r3, #20]
				flags.meas.measRunning = 0;
 80022fa:	4b14      	ldr	r3, [pc, #80]	; (800234c <measHandler+0x14c>)
 80022fc:	7d1a      	ldrb	r2, [r3, #20]
 80022fe:	2108      	movs	r1, #8
 8002300:	438a      	bics	r2, r1
 8002302:	751a      	strb	r2, [r3, #20]
				ADC_State = ADC_WAITING;
 8002304:	4b12      	ldr	r3, [pc, #72]	; (8002350 <measHandler+0x150>)
 8002306:	2200      	movs	r2, #0
 8002308:	701a      	strb	r2, [r3, #0]

				HAL_ADC_Start_IT(&hadc);
			}
		}
	}
}
 800230a:	e01c      	b.n	8002346 <measHandler+0x146>
				ADC_Results[ADC_State-1] = HAL_ADC_GetValue(&hadc);
 800230c:	4b10      	ldr	r3, [pc, #64]	; (8002350 <measHandler+0x150>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	1e5c      	subs	r4, r3, #1
 8002312:	4b12      	ldr	r3, [pc, #72]	; (800235c <measHandler+0x15c>)
 8002314:	0018      	movs	r0, r3
 8002316:	f001 f943 	bl	80035a0 <HAL_ADC_GetValue>
 800231a:	0001      	movs	r1, r0
 800231c:	4b10      	ldr	r3, [pc, #64]	; (8002360 <measHandler+0x160>)
 800231e:	00a2      	lsls	r2, r4, #2
 8002320:	50d1      	str	r1, [r2, r3]
				ADC_State += 2;	//Měř další kanál (měření proudů se přeskakuje)
 8002322:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <measHandler+0x150>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	3302      	adds	r3, #2
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4b09      	ldr	r3, [pc, #36]	; (8002350 <measHandler+0x150>)
 800232c:	701a      	strb	r2, [r3, #0]
				ADC1->CHSELR = ADC_ChannelConf[ADC_State-1];	//Nastav měřený kanál
 800232e:	4b08      	ldr	r3, [pc, #32]	; (8002350 <measHandler+0x150>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	1e59      	subs	r1, r3, #1
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <measHandler+0x154>)
 8002336:	4a08      	ldr	r2, [pc, #32]	; (8002358 <measHandler+0x158>)
 8002338:	0089      	lsls	r1, r1, #2
 800233a:	588a      	ldr	r2, [r1, r2]
 800233c:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_ADC_Start_IT(&hadc);
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <measHandler+0x15c>)
 8002340:	0018      	movs	r0, r3
 8002342:	f001 f871 	bl	8003428 <HAL_ADC_Start_IT>
}
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	46bd      	mov	sp, r7
 800234a:	bdb0      	pop	{r4, r5, r7, pc}
 800234c:	2000063c 	.word	0x2000063c
 8002350:	20000260 	.word	0x20000260
 8002354:	40012400 	.word	0x40012400
 8002358:	0800dec0 	.word	0x0800dec0
 800235c:	20000658 	.word	0x20000658
 8002360:	20000200 	.word	0x20000200

08002364 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002368:	b672      	cpsid	i
}
 800236a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800236c:	e7fe      	b.n	800236c <Error_Handler+0x8>

0800236e <createBuffer>:

//_____Vytvoří buffer v dynamické paměti_____//
//Návratová hodnota - ukazatel na vytvořený buffer (NULL = chyba)
//Argument - velikost bufferu
RING_BUFFER* createBuffer(int size)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b084      	sub	sp, #16
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
	RING_BUFFER* buffer = (RING_BUFFER*) malloc(sizeof(RING_BUFFER));
 8002376:	2018      	movs	r0, #24
 8002378:	f00b f88c 	bl	800d494 <malloc>
 800237c:	0003      	movs	r3, r0
 800237e:	60fb      	str	r3, [r7, #12]
	if(buffer == NULL)			//Nepodařilo se alokovat paměť
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <createBuffer+0x1c>
	{
		return NULL;
 8002386:	2300      	movs	r3, #0
 8002388:	e022      	b.n	80023d0 <createBuffer+0x62>
	}
	buffer->buffer = (char*) malloc(size * sizeof(char));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	0018      	movs	r0, r3
 800238e:	f00b f881 	bl	800d494 <malloc>
 8002392:	0003      	movs	r3, r0
 8002394:	001a      	movs	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	601a      	str	r2, [r3, #0]
	if(buffer->buffer == NULL)	//Nepodařilo se alokovat paměť
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d105      	bne.n	80023ae <createBuffer+0x40>
	{
		free(buffer);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	0018      	movs	r0, r3
 80023a6:	f00b f87f 	bl	800d4a8 <free>
		return NULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	e010      	b.n	80023d0 <createBuffer+0x62>
	}

	buffer->bufferSize = size;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	605a      	str	r2, [r3, #4]
	buffer->filled = 0;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
	buffer->first = 0;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	60da      	str	r2, [r3, #12]
	buffer->last = size-1;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	1e5a      	subs	r2, r3, #1
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	611a      	str	r2, [r3, #16]
	buffer->status = BUFFER_EMPTY;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	751a      	strb	r2, [r3, #20]

	return buffer;
 80023ce:	68fb      	ldr	r3, [r7, #12]
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b004      	add	sp, #16
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <clearBuffer>:
	free(buffer);
}

//_____Uvede buffer do výchzího stavu_____//
void clearBuffer(RING_BUFFER* buffer)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	buffer->filled = 0;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
	buffer->first = 0;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	60da      	str	r2, [r3, #12]
	buffer->last = buffer->bufferSize-1;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	1e5a      	subs	r2, r3, #1
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	611a      	str	r2, [r3, #16]
	buffer->status = BUFFER_EMPTY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	751a      	strb	r2, [r3, #20]
}
 80023fc:	46c0      	nop			; (mov r8, r8)
 80023fe:	46bd      	mov	sp, r7
 8002400:	b002      	add	sp, #8
 8002402:	bd80      	pop	{r7, pc}

08002404 <push>:
	return buffer->status;
}

//_____Uloží znak do bufferu_____//
BUFFER_STATE push(RING_BUFFER* buffer, char character)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	000a      	movs	r2, r1
 800240e:	1cfb      	adds	r3, r7, #3
 8002410:	701a      	strb	r2, [r3, #0]
	if(buffer->status == BUFFER_FULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	7d1b      	ldrb	r3, [r3, #20]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d101      	bne.n	800241e <push+0x1a>
		return BUFFER_FULL;
 800241a:	2302      	movs	r3, #2
 800241c:	e025      	b.n	800246a <push+0x66>

	buffer->last = (buffer->last + 1) % (buffer->bufferSize);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	0019      	movs	r1, r3
 800242a:	0010      	movs	r0, r2
 800242c:	f7fd ffee 	bl	800040c <__aeabi_idivmod>
 8002430:	000b      	movs	r3, r1
 8002432:	001a      	movs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	611a      	str	r2, [r3, #16]
	buffer->filled++;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	1c5a      	adds	r2, r3, #1
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	609a      	str	r2, [r3, #8]
	buffer->buffer[buffer->last] = character;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	18d3      	adds	r3, r2, r3
 800244c:	1cfa      	adds	r2, r7, #3
 800244e:	7812      	ldrb	r2, [r2, #0]
 8002450:	701a      	strb	r2, [r3, #0]
	buffer->status = (buffer->filled >= buffer->bufferSize)? BUFFER_FULL : BUFFER_OK;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	429a      	cmp	r2, r3
 800245c:	db01      	blt.n	8002462 <push+0x5e>
 800245e:	2202      	movs	r2, #2
 8002460:	e000      	b.n	8002464 <push+0x60>
 8002462:	2200      	movs	r2, #0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	751a      	strb	r2, [r3, #20]

	return BUFFER_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b002      	add	sp, #8
 8002470:	bd80      	pop	{r7, pc}

08002472 <pushStr>:

//_____Uloží řetězec do bufferu_____//
BUFFER_STATE pushStr(RING_BUFFER* buffer, char* str, int len)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b086      	sub	sp, #24
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
	if(buffer->bufferSize < (buffer->filled + len))
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6899      	ldr	r1, [r3, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	18cb      	adds	r3, r1, r3
 800248a:	429a      	cmp	r2, r3
 800248c:	da01      	bge.n	8002492 <pushStr+0x20>
		return BUFFER_FULL;
 800248e:	2302      	movs	r3, #2
 8002490:	e013      	b.n	80024ba <pushStr+0x48>

	for(int i = 0; i < len; i++)
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	e00b      	b.n	80024b0 <pushStr+0x3e>
	{
		push(buffer, str[i]);
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	18d3      	adds	r3, r2, r3
 800249e:	781a      	ldrb	r2, [r3, #0]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	0011      	movs	r1, r2
 80024a4:	0018      	movs	r0, r3
 80024a6:	f7ff ffad 	bl	8002404 <push>
	for(int i = 0; i < len; i++)
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	3301      	adds	r3, #1
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	dbef      	blt.n	8002498 <pushStr+0x26>
	}

	return BUFFER_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	0018      	movs	r0, r3
 80024bc:	46bd      	mov	sp, r7
 80024be:	b006      	add	sp, #24
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <pop>:

//_____Přečte a odstraní poslední znak z bufferu_____//
//Znak bude uložen na adresu v argumentu
BUFFER_STATE pop(RING_BUFFER* buffer, char* character)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	6039      	str	r1, [r7, #0]
	if(buffer->status == BUFFER_EMPTY)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	7d1b      	ldrb	r3, [r3, #20]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d101      	bne.n	80024d8 <pop+0x16>
		return BUFFER_EMPTY;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e023      	b.n	8002520 <pop+0x5e>

	*character = buffer->buffer[buffer->first];
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	18d3      	adds	r3, r2, r3
 80024e2:	781a      	ldrb	r2, [r3, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	701a      	strb	r2, [r3, #0]
	buffer->first = (buffer->first + 1) % (buffer->bufferSize);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	0019      	movs	r1, r3
 80024f4:	0010      	movs	r0, r2
 80024f6:	f7fd ff89 	bl	800040c <__aeabi_idivmod>
 80024fa:	000b      	movs	r3, r1
 80024fc:	001a      	movs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	60da      	str	r2, [r3, #12]
	buffer->filled--;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	1e5a      	subs	r2, r3, #1
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	609a      	str	r2, [r3, #8]
	buffer->status = (buffer->filled <= 0)? BUFFER_EMPTY : BUFFER_OK;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	1e5a      	subs	r2, r3, #1
 8002512:	4313      	orrs	r3, r2
 8002514:	0fdb      	lsrs	r3, r3, #31
 8002516:	b2db      	uxtb	r3, r3
 8002518:	001a      	movs	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	751a      	strb	r2, [r3, #20]

	return BUFFER_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	0018      	movs	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	b002      	add	sp, #8
 8002526:	bd80      	pop	{r7, pc}

08002528 <at>:

//_____Přečte a zachová hodnotu na dané pozici od prvního uloženého znaku_____//
BUFFER_STATE at(RING_BUFFER* buffer, int index, char* character)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
	if(buffer->status == BUFFER_EMPTY)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	7d1b      	ldrb	r3, [r3, #20]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <at+0x18>
		return BUFFER_EMPTY;
 800253c:	2301      	movs	r3, #1
 800253e:	e01a      	b.n	8002576 <at+0x4e>

	 if((index + 1) > buffer->filled)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	429a      	cmp	r2, r3
 8002548:	db01      	blt.n	800254e <at+0x26>
		 return BUFFER_ERR;
 800254a:	2303      	movs	r3, #3
 800254c:	e013      	b.n	8002576 <at+0x4e>

	 int tmp = (buffer->first + index) % (buffer->bufferSize);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	18d2      	adds	r2, r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	0019      	movs	r1, r3
 800255c:	0010      	movs	r0, r2
 800255e:	f7fd ff55 	bl	800040c <__aeabi_idivmod>
 8002562:	000b      	movs	r3, r1
 8002564:	617b      	str	r3, [r7, #20]
	 *character = buffer->buffer[tmp];
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	18d3      	adds	r3, r2, r3
 800256e:	781a      	ldrb	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	701a      	strb	r2, [r3, #0]

	 return BUFFER_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	0018      	movs	r0, r3
 8002578:	46bd      	mov	sp, r7
 800257a:	b006      	add	sp, #24
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <getCount>:



//_____Zjistí počet registrů_____//
static uint8_t getCount(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af02      	add	r7, sp, #8
	uint8_t question;
	uint8_t answer;
	regCount = 0;
 8002586:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <getCount+0x7c>)
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]

	do
	{
		question = 42;
 800258c:	1dfb      	adds	r3, r7, #7
 800258e:	222a      	movs	r2, #42	; 0x2a
 8002590:	701a      	strb	r2, [r3, #0]
		answer = 0;
 8002592:	1dbb      	adds	r3, r7, #6
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]
		if(HAL_SPI_TransmitReceive(&hspi1, &question, &answer, 1, 100) != HAL_OK)
 8002598:	1dba      	adds	r2, r7, #6
 800259a:	1df9      	adds	r1, r7, #7
 800259c:	4818      	ldr	r0, [pc, #96]	; (8002600 <getCount+0x80>)
 800259e:	2364      	movs	r3, #100	; 0x64
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	2301      	movs	r3, #1
 80025a4:	f004 fce8 	bl	8006f78 <HAL_SPI_TransmitReceive>
 80025a8:	1e03      	subs	r3, r0, #0
 80025aa:	d001      	beq.n	80025b0 <getCount+0x30>
			return 0;
 80025ac:	2300      	movs	r3, #0
 80025ae:	e021      	b.n	80025f4 <getCount+0x74>
		regCount++;
 80025b0:	4b12      	ldr	r3, [pc, #72]	; (80025fc <getCount+0x7c>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	3301      	adds	r3, #1
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	4b10      	ldr	r3, [pc, #64]	; (80025fc <getCount+0x7c>)
 80025ba:	701a      	strb	r2, [r3, #0]

		HAL_Delay(1);
 80025bc:	2001      	movs	r0, #1
 80025be:	f000 fdcf 	bl	8003160 <HAL_Delay>

		if(regCount >= 100)	//Ošetření nepřipojených relé desek
 80025c2:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <getCount+0x7c>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b63      	cmp	r3, #99	; 0x63
 80025c8:	d906      	bls.n	80025d8 <getCount+0x58>
		{
			flags.conErr = 1;
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <getCount+0x84>)
 80025cc:	7e1a      	ldrb	r2, [r3, #24]
 80025ce:	2108      	movs	r1, #8
 80025d0:	430a      	orrs	r2, r1
 80025d2:	761a      	strb	r2, [r3, #24]
			return 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	e00d      	b.n	80025f4 <getCount+0x74>
		}
	}
	while(answer != question);
 80025d8:	1dbb      	adds	r3, r7, #6
 80025da:	781a      	ldrb	r2, [r3, #0]
 80025dc:	1dfb      	adds	r3, r7, #7
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d1d3      	bne.n	800258c <getCount+0xc>

	regCount--;
 80025e4:	4b05      	ldr	r3, [pc, #20]	; (80025fc <getCount+0x7c>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	3b01      	subs	r3, #1
 80025ea:	b2da      	uxtb	r2, r3
 80025ec:	4b03      	ldr	r3, [pc, #12]	; (80025fc <getCount+0x7c>)
 80025ee:	701a      	strb	r2, [r3, #0]

	return regCount;
 80025f0:	4b02      	ldr	r3, [pc, #8]	; (80025fc <getCount+0x7c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
}
 80025f4:	0018      	movs	r0, r3
 80025f6:	46bd      	mov	sp, r7
 80025f8:	b002      	add	sp, #8
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	2000069d 	.word	0x2000069d
 8002600:	20000590 	.word	0x20000590
 8002604:	2000063c 	.word	0x2000063c

08002608 <regInit>:

//_____Inicializuje registry_____//
REG_STATE regInit(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
	//___Clear registrů___//
	REG_CLR_ACTIVE;
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	019b      	lsls	r3, r3, #6
 8002612:	4827      	ldr	r0, [pc, #156]	; (80026b0 <regInit+0xa8>)
 8002614:	2200      	movs	r2, #0
 8002616:	0019      	movs	r1, r3
 8002618:	f001 fdd7 	bl	80041ca <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800261c:	2005      	movs	r0, #5
 800261e:	f000 fd9f 	bl	8003160 <HAL_Delay>
	REG_CLR_INACTIVE;
 8002622:	2380      	movs	r3, #128	; 0x80
 8002624:	019b      	lsls	r3, r3, #6
 8002626:	4822      	ldr	r0, [pc, #136]	; (80026b0 <regInit+0xa8>)
 8002628:	2201      	movs	r2, #1
 800262a:	0019      	movs	r1, r3
 800262c:	f001 fdcd 	bl	80041ca <HAL_GPIO_WritePin>

	REG_DISABLE;
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	021b      	lsls	r3, r3, #8
 8002634:	481e      	ldr	r0, [pc, #120]	; (80026b0 <regInit+0xa8>)
 8002636:	2201      	movs	r2, #1
 8002638:	0019      	movs	r1, r3
 800263a:	f001 fdc6 	bl	80041ca <HAL_GPIO_WritePin>

		if(getCount() == 0)
 800263e:	f7ff ff9f 	bl	8002580 <getCount>
 8002642:	1e03      	subs	r3, r0, #0
 8002644:	d101      	bne.n	800264a <regInit+0x42>
		{
			return REG_CON_ERR;	//Connection error
 8002646:	2301      	movs	r3, #1
 8002648:	e02e      	b.n	80026a8 <regInit+0xa0>
		}

		regValues = (uint8_t*) malloc(regCount * sizeof(uint8_t));
 800264a:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <regInit+0xac>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	0018      	movs	r0, r3
 8002650:	f00a ff20 	bl	800d494 <malloc>
 8002654:	0003      	movs	r3, r0
 8002656:	001a      	movs	r2, r3
 8002658:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <regInit+0xb0>)
 800265a:	601a      	str	r2, [r3, #0]
		if(regValues == NULL)
 800265c:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <regInit+0xb0>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d104      	bne.n	800266e <regInit+0x66>
		{
			regState = REG_ERR;
 8002664:	4b15      	ldr	r3, [pc, #84]	; (80026bc <regInit+0xb4>)
 8002666:	2202      	movs	r2, #2
 8002668:	701a      	strb	r2, [r3, #0]
			return REG_ERR;
 800266a:	2302      	movs	r3, #2
 800266c:	e01c      	b.n	80026a8 <regInit+0xa0>
		}

		for(int i = 0; i < regCount; i++)
 800266e:	2300      	movs	r3, #0
 8002670:	607b      	str	r3, [r7, #4]
 8002672:	e008      	b.n	8002686 <regInit+0x7e>
		{
			regValues[i] = 0;
 8002674:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <regInit+0xb0>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	18d3      	adds	r3, r2, r3
 800267c:	2200      	movs	r2, #0
 800267e:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < regCount; i++)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3301      	adds	r3, #1
 8002684:	607b      	str	r3, [r7, #4]
 8002686:	4b0b      	ldr	r3, [pc, #44]	; (80026b4 <regInit+0xac>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	001a      	movs	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4293      	cmp	r3, r2
 8002690:	dbf0      	blt.n	8002674 <regInit+0x6c>
		}

		sendData();
 8002692:	f000 f815 	bl	80026c0 <sendData>

	REG_ENABLE;
 8002696:	2380      	movs	r3, #128	; 0x80
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	4805      	ldr	r0, [pc, #20]	; (80026b0 <regInit+0xa8>)
 800269c:	2200      	movs	r2, #0
 800269e:	0019      	movs	r1, r3
 80026a0:	f001 fd93 	bl	80041ca <HAL_GPIO_WritePin>

	return regState;
 80026a4:	4b05      	ldr	r3, [pc, #20]	; (80026bc <regInit+0xb4>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
}
 80026a8:	0018      	movs	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	b002      	add	sp, #8
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	48000400 	.word	0x48000400
 80026b4:	2000069d 	.word	0x2000069d
 80026b8:	20000698 	.word	0x20000698
 80026bc:	2000069c 	.word	0x2000069c

080026c0 <sendData>:

//_____Pošle data z regValues do registrů_____//
REG_STATE sendData(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
	if(HAL_SPI_Transmit(&hspi1, &regValues[0], regCount, 100) == HAL_OK)
 80026c4:	4b17      	ldr	r3, [pc, #92]	; (8002724 <sendData+0x64>)
 80026c6:	6819      	ldr	r1, [r3, #0]
 80026c8:	4b17      	ldr	r3, [pc, #92]	; (8002728 <sendData+0x68>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	4817      	ldr	r0, [pc, #92]	; (800272c <sendData+0x6c>)
 80026d0:	2364      	movs	r3, #100	; 0x64
 80026d2:	f004 faf9 	bl	8006cc8 <HAL_SPI_Transmit>
 80026d6:	1e03      	subs	r3, r0, #0
 80026d8:	d114      	bne.n	8002704 <sendData+0x44>
	{
		//vytvoř pulz na RCLK¨
		REG_RCLK_HIGH;
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	01db      	lsls	r3, r3, #7
 80026de:	4814      	ldr	r0, [pc, #80]	; (8002730 <sendData+0x70>)
 80026e0:	2201      	movs	r2, #1
 80026e2:	0019      	movs	r1, r3
 80026e4:	f001 fd71 	bl	80041ca <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80026e8:	2001      	movs	r0, #1
 80026ea:	f000 fd39 	bl	8003160 <HAL_Delay>
		REG_RCLK_LOW;
 80026ee:	2380      	movs	r3, #128	; 0x80
 80026f0:	01db      	lsls	r3, r3, #7
 80026f2:	480f      	ldr	r0, [pc, #60]	; (8002730 <sendData+0x70>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	0019      	movs	r1, r3
 80026f8:	f001 fd67 	bl	80041ca <HAL_GPIO_WritePin>

		regState = REG_OK;
 80026fc:	4b0d      	ldr	r3, [pc, #52]	; (8002734 <sendData+0x74>)
 80026fe:	2200      	movs	r2, #0
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	e009      	b.n	8002718 <sendData+0x58>
	}
	else
	{
		regState = REG_ERR;
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <sendData+0x74>)
 8002706:	2202      	movs	r2, #2
 8002708:	701a      	strb	r2, [r3, #0]

		REG_DISABLE;	//výstup ve stavu vysoké impedance (zabrání nechtěnému nastavení relé)
 800270a:	2380      	movs	r3, #128	; 0x80
 800270c:	021b      	lsls	r3, r3, #8
 800270e:	4808      	ldr	r0, [pc, #32]	; (8002730 <sendData+0x70>)
 8002710:	2201      	movs	r2, #1
 8002712:	0019      	movs	r1, r3
 8002714:	f001 fd59 	bl	80041ca <HAL_GPIO_WritePin>
	}

	return regState;
 8002718:	4b06      	ldr	r3, [pc, #24]	; (8002734 <sendData+0x74>)
 800271a:	781b      	ldrb	r3, [r3, #0]
}
 800271c:	0018      	movs	r0, r3
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	20000698 	.word	0x20000698
 8002728:	2000069d 	.word	0x2000069d
 800272c:	20000590 	.word	0x20000590
 8002730:	48000400 	.word	0x48000400
 8002734:	2000069c 	.word	0x2000069c

08002738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800273e:	4b0f      	ldr	r3, [pc, #60]	; (800277c <HAL_MspInit+0x44>)
 8002740:	699a      	ldr	r2, [r3, #24]
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <HAL_MspInit+0x44>)
 8002744:	2101      	movs	r1, #1
 8002746:	430a      	orrs	r2, r1
 8002748:	619a      	str	r2, [r3, #24]
 800274a:	4b0c      	ldr	r3, [pc, #48]	; (800277c <HAL_MspInit+0x44>)
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	2201      	movs	r2, #1
 8002750:	4013      	ands	r3, r2
 8002752:	607b      	str	r3, [r7, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002756:	4b09      	ldr	r3, [pc, #36]	; (800277c <HAL_MspInit+0x44>)
 8002758:	69da      	ldr	r2, [r3, #28]
 800275a:	4b08      	ldr	r3, [pc, #32]	; (800277c <HAL_MspInit+0x44>)
 800275c:	2180      	movs	r1, #128	; 0x80
 800275e:	0549      	lsls	r1, r1, #21
 8002760:	430a      	orrs	r2, r1
 8002762:	61da      	str	r2, [r3, #28]
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_MspInit+0x44>)
 8002766:	69da      	ldr	r2, [r3, #28]
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	055b      	lsls	r3, r3, #21
 800276c:	4013      	ands	r3, r2
 800276e:	603b      	str	r3, [r7, #0]
 8002770:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002772:	46c0      	nop			; (mov r8, r8)
 8002774:	46bd      	mov	sp, r7
 8002776:	b002      	add	sp, #8
 8002778:	bd80      	pop	{r7, pc}
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	40021000 	.word	0x40021000

08002780 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002780:	b590      	push	{r4, r7, lr}
 8002782:	b08d      	sub	sp, #52	; 0x34
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	241c      	movs	r4, #28
 800278a:	193b      	adds	r3, r7, r4
 800278c:	0018      	movs	r0, r3
 800278e:	2314      	movs	r3, #20
 8002790:	001a      	movs	r2, r3
 8002792:	2100      	movs	r1, #0
 8002794:	f00a fe9b 	bl	800d4ce <memset>
  if(hadc->Instance==ADC1)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a3a      	ldr	r2, [pc, #232]	; (8002888 <HAL_ADC_MspInit+0x108>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d16d      	bne.n	800287e <HAL_ADC_MspInit+0xfe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027a2:	4b3a      	ldr	r3, [pc, #232]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027a4:	699a      	ldr	r2, [r3, #24]
 80027a6:	4b39      	ldr	r3, [pc, #228]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027a8:	2180      	movs	r1, #128	; 0x80
 80027aa:	0089      	lsls	r1, r1, #2
 80027ac:	430a      	orrs	r2, r1
 80027ae:	619a      	str	r2, [r3, #24]
 80027b0:	4b36      	ldr	r3, [pc, #216]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027b2:	699a      	ldr	r2, [r3, #24]
 80027b4:	2380      	movs	r3, #128	; 0x80
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
 80027bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027be:	4b33      	ldr	r3, [pc, #204]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027c0:	695a      	ldr	r2, [r3, #20]
 80027c2:	4b32      	ldr	r3, [pc, #200]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027c4:	2180      	movs	r1, #128	; 0x80
 80027c6:	0309      	lsls	r1, r1, #12
 80027c8:	430a      	orrs	r2, r1
 80027ca:	615a      	str	r2, [r3, #20]
 80027cc:	4b2f      	ldr	r3, [pc, #188]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	2380      	movs	r3, #128	; 0x80
 80027d2:	031b      	lsls	r3, r3, #12
 80027d4:	4013      	ands	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027da:	4b2c      	ldr	r3, [pc, #176]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027dc:	695a      	ldr	r2, [r3, #20]
 80027de:	4b2b      	ldr	r3, [pc, #172]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027e0:	2180      	movs	r1, #128	; 0x80
 80027e2:	0289      	lsls	r1, r1, #10
 80027e4:	430a      	orrs	r2, r1
 80027e6:	615a      	str	r2, [r3, #20]
 80027e8:	4b28      	ldr	r3, [pc, #160]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027ea:	695a      	ldr	r2, [r3, #20]
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	029b      	lsls	r3, r3, #10
 80027f0:	4013      	ands	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]
 80027f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f6:	4b25      	ldr	r3, [pc, #148]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027f8:	695a      	ldr	r2, [r3, #20]
 80027fa:	4b24      	ldr	r3, [pc, #144]	; (800288c <HAL_ADC_MspInit+0x10c>)
 80027fc:	2180      	movs	r1, #128	; 0x80
 80027fe:	02c9      	lsls	r1, r1, #11
 8002800:	430a      	orrs	r2, r1
 8002802:	615a      	str	r2, [r3, #20]
 8002804:	4b21      	ldr	r3, [pc, #132]	; (800288c <HAL_ADC_MspInit+0x10c>)
 8002806:	695a      	ldr	r2, [r3, #20]
 8002808:	2380      	movs	r3, #128	; 0x80
 800280a:	02db      	lsls	r3, r3, #11
 800280c:	4013      	ands	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002812:	193b      	adds	r3, r7, r4
 8002814:	223f      	movs	r2, #63	; 0x3f
 8002816:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002818:	193b      	adds	r3, r7, r4
 800281a:	2203      	movs	r2, #3
 800281c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	193b      	adds	r3, r7, r4
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002824:	193b      	adds	r3, r7, r4
 8002826:	4a1a      	ldr	r2, [pc, #104]	; (8002890 <HAL_ADC_MspInit+0x110>)
 8002828:	0019      	movs	r1, r3
 800282a:	0010      	movs	r0, r2
 800282c:	f001 fb38 	bl	8003ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002830:	193b      	adds	r3, r7, r4
 8002832:	22ff      	movs	r2, #255	; 0xff
 8002834:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002836:	193b      	adds	r3, r7, r4
 8002838:	2203      	movs	r2, #3
 800283a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	193b      	adds	r3, r7, r4
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002842:	193a      	adds	r2, r7, r4
 8002844:	2390      	movs	r3, #144	; 0x90
 8002846:	05db      	lsls	r3, r3, #23
 8002848:	0011      	movs	r1, r2
 800284a:	0018      	movs	r0, r3
 800284c:	f001 fb28 	bl	8003ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002850:	193b      	adds	r3, r7, r4
 8002852:	2203      	movs	r2, #3
 8002854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002856:	193b      	adds	r3, r7, r4
 8002858:	2203      	movs	r2, #3
 800285a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285c:	193b      	adds	r3, r7, r4
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002862:	193b      	adds	r3, r7, r4
 8002864:	4a0b      	ldr	r2, [pc, #44]	; (8002894 <HAL_ADC_MspInit+0x114>)
 8002866:	0019      	movs	r1, r3
 8002868:	0010      	movs	r0, r2
 800286a:	f001 fb19 	bl	8003ea0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 800286e:	2200      	movs	r2, #0
 8002870:	2100      	movs	r1, #0
 8002872:	200c      	movs	r0, #12
 8002874:	f001 fa64 	bl	8003d40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8002878:	200c      	movs	r0, #12
 800287a:	f001 fa76 	bl	8003d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	46bd      	mov	sp, r7
 8002882:	b00d      	add	sp, #52	; 0x34
 8002884:	bd90      	pop	{r4, r7, pc}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	40012400 	.word	0x40012400
 800288c:	40021000 	.word	0x40021000
 8002890:	48000800 	.word	0x48000800
 8002894:	48000400 	.word	0x48000400

08002898 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002898:	b590      	push	{r4, r7, lr}
 800289a:	b08b      	sub	sp, #44	; 0x2c
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a0:	2414      	movs	r4, #20
 80028a2:	193b      	adds	r3, r7, r4
 80028a4:	0018      	movs	r0, r3
 80028a6:	2314      	movs	r3, #20
 80028a8:	001a      	movs	r2, r3
 80028aa:	2100      	movs	r1, #0
 80028ac:	f00a fe0f 	bl	800d4ce <memset>
  if(hspi->Instance==SPI1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a1c      	ldr	r2, [pc, #112]	; (8002928 <HAL_SPI_MspInit+0x90>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d131      	bne.n	800291e <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <HAL_SPI_MspInit+0x94>)
 80028bc:	699a      	ldr	r2, [r3, #24]
 80028be:	4b1b      	ldr	r3, [pc, #108]	; (800292c <HAL_SPI_MspInit+0x94>)
 80028c0:	2180      	movs	r1, #128	; 0x80
 80028c2:	0149      	lsls	r1, r1, #5
 80028c4:	430a      	orrs	r2, r1
 80028c6:	619a      	str	r2, [r3, #24]
 80028c8:	4b18      	ldr	r3, [pc, #96]	; (800292c <HAL_SPI_MspInit+0x94>)
 80028ca:	699a      	ldr	r2, [r3, #24]
 80028cc:	2380      	movs	r3, #128	; 0x80
 80028ce:	015b      	lsls	r3, r3, #5
 80028d0:	4013      	ands	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d6:	4b15      	ldr	r3, [pc, #84]	; (800292c <HAL_SPI_MspInit+0x94>)
 80028d8:	695a      	ldr	r2, [r3, #20]
 80028da:	4b14      	ldr	r3, [pc, #80]	; (800292c <HAL_SPI_MspInit+0x94>)
 80028dc:	2180      	movs	r1, #128	; 0x80
 80028de:	02c9      	lsls	r1, r1, #11
 80028e0:	430a      	orrs	r2, r1
 80028e2:	615a      	str	r2, [r3, #20]
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <HAL_SPI_MspInit+0x94>)
 80028e6:	695a      	ldr	r2, [r3, #20]
 80028e8:	2380      	movs	r3, #128	; 0x80
 80028ea:	02db      	lsls	r3, r3, #11
 80028ec:	4013      	ands	r3, r2
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80028f2:	0021      	movs	r1, r4
 80028f4:	187b      	adds	r3, r7, r1
 80028f6:	2238      	movs	r2, #56	; 0x38
 80028f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	2202      	movs	r2, #2
 80028fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	187b      	adds	r3, r7, r1
 8002902:	2200      	movs	r2, #0
 8002904:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002906:	187b      	adds	r3, r7, r1
 8002908:	2203      	movs	r2, #3
 800290a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800290c:	187b      	adds	r3, r7, r1
 800290e:	2200      	movs	r2, #0
 8002910:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002912:	187b      	adds	r3, r7, r1
 8002914:	4a06      	ldr	r2, [pc, #24]	; (8002930 <HAL_SPI_MspInit+0x98>)
 8002916:	0019      	movs	r1, r3
 8002918:	0010      	movs	r0, r2
 800291a:	f001 fac1 	bl	8003ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	46bd      	mov	sp, r7
 8002922:	b00b      	add	sp, #44	; 0x2c
 8002924:	bd90      	pop	{r4, r7, pc}
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	40013000 	.word	0x40013000
 800292c:	40021000 	.word	0x40021000
 8002930:	48000400 	.word	0x48000400

08002934 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a0e      	ldr	r2, [pc, #56]	; (800297c <HAL_TIM_Base_MspInit+0x48>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d115      	bne.n	8002972 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002946:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_TIM_Base_MspInit+0x4c>)
 8002948:	69da      	ldr	r2, [r3, #28]
 800294a:	4b0d      	ldr	r3, [pc, #52]	; (8002980 <HAL_TIM_Base_MspInit+0x4c>)
 800294c:	2180      	movs	r1, #128	; 0x80
 800294e:	0049      	lsls	r1, r1, #1
 8002950:	430a      	orrs	r2, r1
 8002952:	61da      	str	r2, [r3, #28]
 8002954:	4b0a      	ldr	r3, [pc, #40]	; (8002980 <HAL_TIM_Base_MspInit+0x4c>)
 8002956:	69da      	ldr	r2, [r3, #28]
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4013      	ands	r3, r2
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002962:	2200      	movs	r2, #0
 8002964:	2100      	movs	r1, #0
 8002966:	2013      	movs	r0, #19
 8002968:	f001 f9ea 	bl	8003d40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800296c:	2013      	movs	r0, #19
 800296e:	f001 f9fc 	bl	8003d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	46bd      	mov	sp, r7
 8002976:	b004      	add	sp, #16
 8002978:	bd80      	pop	{r7, pc}
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	40002000 	.word	0x40002000
 8002980:	40021000 	.word	0x40021000

08002984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b08b      	sub	sp, #44	; 0x2c
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298c:	2414      	movs	r4, #20
 800298e:	193b      	adds	r3, r7, r4
 8002990:	0018      	movs	r0, r3
 8002992:	2314      	movs	r3, #20
 8002994:	001a      	movs	r2, r3
 8002996:	2100      	movs	r1, #0
 8002998:	f00a fd99 	bl	800d4ce <memset>
  if(huart->Instance==USART3)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a20      	ldr	r2, [pc, #128]	; (8002a24 <HAL_UART_MspInit+0xa0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d13a      	bne.n	8002a1c <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <HAL_UART_MspInit+0xa4>)
 80029a8:	69da      	ldr	r2, [r3, #28]
 80029aa:	4b1f      	ldr	r3, [pc, #124]	; (8002a28 <HAL_UART_MspInit+0xa4>)
 80029ac:	2180      	movs	r1, #128	; 0x80
 80029ae:	02c9      	lsls	r1, r1, #11
 80029b0:	430a      	orrs	r2, r1
 80029b2:	61da      	str	r2, [r3, #28]
 80029b4:	4b1c      	ldr	r3, [pc, #112]	; (8002a28 <HAL_UART_MspInit+0xa4>)
 80029b6:	69da      	ldr	r2, [r3, #28]
 80029b8:	2380      	movs	r3, #128	; 0x80
 80029ba:	02db      	lsls	r3, r3, #11
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029c2:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_UART_MspInit+0xa4>)
 80029c4:	695a      	ldr	r2, [r3, #20]
 80029c6:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <HAL_UART_MspInit+0xa4>)
 80029c8:	2180      	movs	r1, #128	; 0x80
 80029ca:	0309      	lsls	r1, r1, #12
 80029cc:	430a      	orrs	r2, r1
 80029ce:	615a      	str	r2, [r3, #20]
 80029d0:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <HAL_UART_MspInit+0xa4>)
 80029d2:	695a      	ldr	r2, [r3, #20]
 80029d4:	2380      	movs	r3, #128	; 0x80
 80029d6:	031b      	lsls	r3, r3, #12
 80029d8:	4013      	ands	r3, r2
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029de:	193b      	adds	r3, r7, r4
 80029e0:	22c0      	movs	r2, #192	; 0xc0
 80029e2:	0112      	lsls	r2, r2, #4
 80029e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e6:	0021      	movs	r1, r4
 80029e8:	187b      	adds	r3, r7, r1
 80029ea:	2202      	movs	r2, #2
 80029ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	187b      	adds	r3, r7, r1
 80029f0:	2200      	movs	r2, #0
 80029f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029f4:	187b      	adds	r3, r7, r1
 80029f6:	2203      	movs	r2, #3
 80029f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 80029fa:	187b      	adds	r3, r7, r1
 80029fc:	2201      	movs	r2, #1
 80029fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a00:	187b      	adds	r3, r7, r1
 8002a02:	4a0a      	ldr	r2, [pc, #40]	; (8002a2c <HAL_UART_MspInit+0xa8>)
 8002a04:	0019      	movs	r1, r3
 8002a06:	0010      	movs	r0, r2
 8002a08:	f001 fa4a 	bl	8003ea0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2100      	movs	r1, #0
 8002a10:	201d      	movs	r0, #29
 8002a12:	f001 f995 	bl	8003d40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8002a16:	201d      	movs	r0, #29
 8002a18:	f001 f9a7 	bl	8003d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002a1c:	46c0      	nop			; (mov r8, r8)
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b00b      	add	sp, #44	; 0x2c
 8002a22:	bd90      	pop	{r4, r7, pc}
 8002a24:	40004800 	.word	0x40004800
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	48000800 	.word	0x48000800

08002a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a34:	e7fe      	b.n	8002a34 <NMI_Handler+0x4>

08002a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a3a:	e7fe      	b.n	8002a3a <HardFault_Handler+0x4>

08002a3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002a40:	46c0      	nop			; (mov r8, r8)
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a54:	f000 fb68 	bl	8003128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a58:	46c0      	nop			; (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002a62:	2380      	movs	r3, #128	; 0x80
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	0018      	movs	r0, r3
 8002a68:	f001 fbe8 	bl	800423c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002a6c:	2380      	movs	r3, #128	; 0x80
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	0018      	movs	r0, r3
 8002a72:	f001 fbe3 	bl	800423c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8002a80:	4b03      	ldr	r3, [pc, #12]	; (8002a90 <ADC1_COMP_IRQHandler+0x14>)
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 fd98 	bl	80035b8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8002a88:	46c0      	nop			; (mov r8, r8)
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	46c0      	nop			; (mov r8, r8)
 8002a90:	20000658 	.word	0x20000658

08002a94 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <TIM14_IRQHandler+0x14>)
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f004 feae 	bl	80077fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002aa0:	46c0      	nop			; (mov r8, r8)
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	200005f4 	.word	0x200005f4

08002aac <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ab0:	4b03      	ldr	r3, [pc, #12]	; (8002ac0 <USART3_4_IRQHandler+0x14>)
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f005 fb10 	bl	80080d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8002ab8:	46c0      	nop			; (mov r8, r8)
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	2000050c 	.word	0x2000050c

08002ac4 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <USB_IRQHandler+0x14>)
 8002aca:	0018      	movs	r0, r3
 8002acc:	f001 fd08 	bl	80044e0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002ad0:	46c0      	nop			; (mov r8, r8)
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	20001344 	.word	0x20001344

08002adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae4:	4a14      	ldr	r2, [pc, #80]	; (8002b38 <_sbrk+0x5c>)
 8002ae6:	4b15      	ldr	r3, [pc, #84]	; (8002b3c <_sbrk+0x60>)
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002af0:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <_sbrk+0x64>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d102      	bne.n	8002afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002af8:	4b11      	ldr	r3, [pc, #68]	; (8002b40 <_sbrk+0x64>)
 8002afa:	4a12      	ldr	r2, [pc, #72]	; (8002b44 <_sbrk+0x68>)
 8002afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002afe:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <_sbrk+0x64>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	18d3      	adds	r3, r2, r3
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d207      	bcs.n	8002b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b0c:	f00a fc98 	bl	800d440 <__errno>
 8002b10:	0003      	movs	r3, r0
 8002b12:	220c      	movs	r2, #12
 8002b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b16:	2301      	movs	r3, #1
 8002b18:	425b      	negs	r3, r3
 8002b1a:	e009      	b.n	8002b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b1c:	4b08      	ldr	r3, [pc, #32]	; (8002b40 <_sbrk+0x64>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b22:	4b07      	ldr	r3, [pc, #28]	; (8002b40 <_sbrk+0x64>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	18d2      	adds	r2, r2, r3
 8002b2a:	4b05      	ldr	r3, [pc, #20]	; (8002b40 <_sbrk+0x64>)
 8002b2c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
}
 8002b30:	0018      	movs	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	b006      	add	sp, #24
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20004000 	.word	0x20004000
 8002b3c:	00000400 	.word	0x00000400
 8002b40:	20000264 	.word	0x20000264
 8002b44:	20001648 	.word	0x20001648

08002b48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <currentPhase>:
static void startTest();
static void stopTest();

//_____Dotaz na aktuální fázi testu_____//
TEST_PHASE currentPhase()
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
	return testPhase;
 8002b58:	4b02      	ldr	r3, [pc, #8]	; (8002b64 <currentPhase+0x10>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
}
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	20000268 	.word	0x20000268

08002b68 <testHandler>:

//_____Funkce pro řízení testu_____//
void testHandler()
{
 8002b68:	b590      	push	{r4, r7, lr}
 8002b6a:	b08b      	sub	sp, #44	; 0x2c
 8002b6c:	af00      	add	r7, sp, #0
	flags.testProgress = 0;
 8002b6e:	4bd7      	ldr	r3, [pc, #860]	; (8002ecc <testHandler+0x364>)
 8002b70:	7e1a      	ldrb	r2, [r3, #24]
 8002b72:	2102      	movs	r1, #2
 8002b74:	438a      	bics	r2, r1
 8002b76:	761a      	strb	r2, [r3, #24]
	flags.testCanceled = 0;
 8002b78:	4bd4      	ldr	r3, [pc, #848]	; (8002ecc <testHandler+0x364>)
 8002b7a:	7e1a      	ldrb	r2, [r3, #24]
 8002b7c:	2104      	movs	r1, #4
 8002b7e:	438a      	bics	r2, r1
 8002b80:	761a      	strb	r2, [r3, #24]

	if(flags.instructions.startRequest)
 8002b82:	4bd2      	ldr	r3, [pc, #840]	; (8002ecc <testHandler+0x364>)
 8002b84:	7b1b      	ldrb	r3, [r3, #12]
 8002b86:	2201      	movs	r2, #1
 8002b88:	4013      	ands	r3, r2
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d032      	beq.n	8002bf6 <testHandler+0x8e>
	{
		if(testPhase == WAITING)
 8002b90:	4bcf      	ldr	r3, [pc, #828]	; (8002ed0 <testHandler+0x368>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d124      	bne.n	8002be2 <testHandler+0x7a>
		{
			if(flags.conErr)
 8002b98:	4bcc      	ldr	r3, [pc, #816]	; (8002ecc <testHandler+0x364>)
 8002b9a:	7e1b      	ldrb	r3, [r3, #24]
 8002b9c:	2208      	movs	r2, #8
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01a      	beq.n	8002bdc <testHandler+0x74>
			{
				char txt[] = {"Relay PCB connection error\n"};
 8002ba6:	1d3b      	adds	r3, r7, #4
 8002ba8:	4aca      	ldr	r2, [pc, #808]	; (8002ed4 <testHandler+0x36c>)
 8002baa:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bac:	c313      	stmia	r3!, {r0, r1, r4}
 8002bae:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bb0:	c313      	stmia	r3!, {r0, r1, r4}
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	601a      	str	r2, [r3, #0]
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
 8002bb6:	4bc8      	ldr	r3, [pc, #800]	; (8002ed8 <testHandler+0x370>)
 8002bb8:	681c      	ldr	r4, [r3, #0]
 8002bba:	1d3b      	adds	r3, r7, #4
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f7fd faa3 	bl	8000108 <strlen>
 8002bc2:	0003      	movs	r3, r0
 8002bc4:	001a      	movs	r2, r3
 8002bc6:	1d3b      	adds	r3, r7, #4
 8002bc8:	0019      	movs	r1, r3
 8002bca:	0020      	movs	r0, r4
 8002bcc:	f7ff fc51 	bl	8002472 <pushStr>
				flags.instructions.startRequest = 0;
 8002bd0:	4bbe      	ldr	r3, [pc, #760]	; (8002ecc <testHandler+0x364>)
 8002bd2:	7b1a      	ldrb	r2, [r3, #12]
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	438a      	bics	r2, r1
 8002bd8:	731a      	strb	r2, [r3, #12]
 8002bda:	e00c      	b.n	8002bf6 <testHandler+0x8e>
			}
			else
			{
				startTest();
 8002bdc:	f000 f98c 	bl	8002ef8 <startTest>
 8002be0:	e009      	b.n	8002bf6 <testHandler+0x8e>
			}
		}
		else
		{
			flags.startConflict = 1;
 8002be2:	4bba      	ldr	r3, [pc, #744]	; (8002ecc <testHandler+0x364>)
 8002be4:	7e1a      	ldrb	r2, [r3, #24]
 8002be6:	2101      	movs	r1, #1
 8002be8:	430a      	orrs	r2, r1
 8002bea:	761a      	strb	r2, [r3, #24]
			flags.instructions.startRequest = 0;
 8002bec:	4bb7      	ldr	r3, [pc, #732]	; (8002ecc <testHandler+0x364>)
 8002bee:	7b1a      	ldrb	r2, [r3, #12]
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	438a      	bics	r2, r1
 8002bf4:	731a      	strb	r2, [r3, #12]
		}
	}
	if(flags.instructions.stopRequest)
 8002bf6:	4bb5      	ldr	r3, [pc, #724]	; (8002ecc <testHandler+0x364>)
 8002bf8:	7b1b      	ldrb	r3, [r3, #12]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <testHandler+0xa0>
	{
		stopTest();
 8002c04:	f000 f9e8 	bl	8002fd8 <stopTest>
	}

	if(testPhase != WAITING)
 8002c08:	4bb1      	ldr	r3, [pc, #708]	; (8002ed0 <testHandler+0x368>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00d      	beq.n	8002c2c <testHandler+0xc4>
	{
		if(flags.buttons.butt0_ver)
 8002c10:	4bae      	ldr	r3, [pc, #696]	; (8002ecc <testHandler+0x364>)
 8002c12:	791b      	ldrb	r3, [r3, #4]
 8002c14:	2202      	movs	r2, #2
 8002c16:	4013      	ands	r3, r2
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d006      	beq.n	8002c2c <testHandler+0xc4>
		{
			stopTest();
 8002c1e:	f000 f9db 	bl	8002fd8 <stopTest>
			flags.testCanceled = 1;
 8002c22:	4baa      	ldr	r3, [pc, #680]	; (8002ecc <testHandler+0x364>)
 8002c24:	7e1a      	ldrb	r2, [r3, #24]
 8002c26:	2104      	movs	r1, #4
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	761a      	strb	r2, [r3, #24]
		}
	}

	switch(testPhase)
 8002c2c:	4ba8      	ldr	r3, [pc, #672]	; (8002ed0 <testHandler+0x368>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	2b06      	cmp	r3, #6
 8002c32:	d900      	bls.n	8002c36 <testHandler+0xce>
 8002c34:	e15b      	b.n	8002eee <testHandler+0x386>
 8002c36:	009a      	lsls	r2, r3, #2
 8002c38:	4ba8      	ldr	r3, [pc, #672]	; (8002edc <testHandler+0x374>)
 8002c3a:	18d3      	adds	r3, r2, r3
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	469f      	mov	pc, r3
	{
	case WAITING:
		flags.testProgress = 0;
 8002c40:	4ba2      	ldr	r3, [pc, #648]	; (8002ecc <testHandler+0x364>)
 8002c42:	7e1a      	ldrb	r2, [r3, #24]
 8002c44:	2102      	movs	r1, #2
 8002c46:	438a      	bics	r2, r1
 8002c48:	761a      	strb	r2, [r3, #24]
		//flags.meas.measRequest = 0;
		break;
 8002c4a:	e150      	b.n	8002eee <testHandler+0x386>
	case START:

		//___Pokud je dokončeno měření napětí naprázdno...____//
		if(flags.meas.measComplete)
 8002c4c:	4b9f      	ldr	r3, [pc, #636]	; (8002ecc <testHandler+0x364>)
 8002c4e:	7d1b      	ldrb	r3, [r3, #20]
 8002c50:	2202      	movs	r2, #2
 8002c52:	4013      	ands	r3, r2
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d006      	beq.n	8002c68 <testHandler+0x100>
		{
			testPhase++;
 8002c5a:	4b9d      	ldr	r3, [pc, #628]	; (8002ed0 <testHandler+0x368>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	4b9b      	ldr	r3, [pc, #620]	; (8002ed0 <testHandler+0x368>)
 8002c64:	701a      	strb	r2, [r3, #0]
		}
		else if(sysTime[SYSTIME_SEC] == 1)	//Pauza pro ustálení po sepnutí relé
		{
			flags.meas.measRequest = 1;
		}
		break;
 8002c66:	e129      	b.n	8002ebc <testHandler+0x354>
		else if(sysTime[SYSTIME_SEC] == 1)	//Pauza pro ustálení po sepnutí relé
 8002c68:	4b9d      	ldr	r3, [pc, #628]	; (8002ee0 <testHandler+0x378>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d000      	beq.n	8002c72 <testHandler+0x10a>
 8002c70:	e124      	b.n	8002ebc <testHandler+0x354>
			flags.meas.measRequest = 1;
 8002c72:	4b96      	ldr	r3, [pc, #600]	; (8002ecc <testHandler+0x364>)
 8002c74:	7d1a      	ldrb	r2, [r3, #20]
 8002c76:	2101      	movs	r1, #1
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	751a      	strb	r2, [r3, #20]
		break;
 8002c7c:	e11e      	b.n	8002ebc <testHandler+0x354>
	case START_DONE:
		//___Připojení zátěže___//
		LOAD_MIN_ON;
 8002c7e:	4b99      	ldr	r3, [pc, #612]	; (8002ee4 <testHandler+0x37c>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	2180      	movs	r1, #128	; 0x80
 8002c84:	0018      	movs	r0, r3
 8002c86:	f001 faa0 	bl	80041ca <HAL_GPIO_WritePin>
		LOAD_MAX_ON;
 8002c8a:	4b96      	ldr	r3, [pc, #600]	; (8002ee4 <testHandler+0x37c>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	2140      	movs	r1, #64	; 0x40
 8002c90:	0018      	movs	r0, r3
 8002c92:	f001 fa9a 	bl	80041ca <HAL_GPIO_WritePin>

		testPhase++;
 8002c96:	4b8e      	ldr	r3, [pc, #568]	; (8002ed0 <testHandler+0x368>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4b8c      	ldr	r3, [pc, #560]	; (8002ed0 <testHandler+0x368>)
 8002ca0:	701a      	strb	r2, [r3, #0]
		flags.testProgress = 1;
 8002ca2:	4b8a      	ldr	r3, [pc, #552]	; (8002ecc <testHandler+0x364>)
 8002ca4:	7e1a      	ldrb	r2, [r3, #24]
 8002ca6:	2102      	movs	r1, #2
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	761a      	strb	r2, [r3, #24]
		//flags.ui.shortBeep = 1;

		PROGRESS_ON(*sourceInTesting, PROGRESS_LED1);	//blikání druhé progress led
 8002cac:	4b8e      	ldr	r3, [pc, #568]	; (8002ee8 <testHandler+0x380>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	781a      	ldrb	r2, [r3, #0]
 8002cb2:	4b8d      	ldr	r3, [pc, #564]	; (8002ee8 <testHandler+0x380>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2120      	movs	r1, #32
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]
		sendData();
 8002cbe:	f7ff fcff 	bl	80026c0 <sendData>

		//___Nulování času___//
		for(int i = 1; i < 4; i++)
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc6:	e007      	b.n	8002cd8 <testHandler+0x170>
		{
			sysTime[i] = 0;
 8002cc8:	4b85      	ldr	r3, [pc, #532]	; (8002ee0 <testHandler+0x378>)
 8002cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ccc:	0092      	lsls	r2, r2, #2
 8002cce:	2100      	movs	r1, #0
 8002cd0:	50d1      	str	r1, [r2, r3]
		for(int i = 1; i < 4; i++)
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	ddf4      	ble.n	8002cc8 <testHandler+0x160>
		}
		break;
 8002cde:	e106      	b.n	8002eee <testHandler+0x386>
	case MAIN_TEST:
		if(flags.time.sec)	//___Změna času___//
 8002ce0:	4b7a      	ldr	r3, [pc, #488]	; (8002ecc <testHandler+0x364>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <testHandler+0x19c>
		{
			PROGRESS_RUNNING(*sourceInTesting, PROGRESS_LED2);	//blikání druhé progress led
 8002cee:	4b7e      	ldr	r3, [pc, #504]	; (8002ee8 <testHandler+0x380>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	781a      	ldrb	r2, [r3, #0]
 8002cf4:	4b7c      	ldr	r3, [pc, #496]	; (8002ee8 <testHandler+0x380>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2110      	movs	r1, #16
 8002cfa:	404a      	eors	r2, r1
 8002cfc:	b2d2      	uxtb	r2, r2
 8002cfe:	701a      	strb	r2, [r3, #0]
			sendData();
 8002d00:	f7ff fcde 	bl	80026c0 <sendData>
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každou minutu___//
#else
		if(!(sysTime[SYSTIME_MIN] % 10) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých deset minut___//
 8002d04:	4b76      	ldr	r3, [pc, #472]	; (8002ee0 <testHandler+0x378>)
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	210a      	movs	r1, #10
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f7fd fb7e 	bl	800040c <__aeabi_idivmod>
 8002d10:	1e0b      	subs	r3, r1, #0
 8002d12:	d10f      	bne.n	8002d34 <testHandler+0x1cc>
 8002d14:	4b72      	ldr	r3, [pc, #456]	; (8002ee0 <testHandler+0x378>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00b      	beq.n	8002d34 <testHandler+0x1cc>
 8002d1c:	4b6b      	ldr	r3, [pc, #428]	; (8002ecc <testHandler+0x364>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2204      	movs	r2, #4
 8002d22:	4013      	ands	r3, r2
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d004      	beq.n	8002d34 <testHandler+0x1cc>
#endif
		{
			flags.meas.measRequest = 1;
 8002d2a:	4b68      	ldr	r3, [pc, #416]	; (8002ecc <testHandler+0x364>)
 8002d2c:	7d1a      	ldrb	r2, [r3, #20]
 8002d2e:	2101      	movs	r1, #1
 8002d30:	430a      	orrs	r2, r1
 8002d32:	751a      	strb	r2, [r3, #20]
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] >= 10)	//___Po deseti minutách je měření u konce___//
#else
		if(sysTime[SYSTIME_HOUR] >= 3)	//___Po třech hodinách je měření u konce___//
 8002d34:	4b6a      	ldr	r3, [pc, #424]	; (8002ee0 <testHandler+0x378>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	dc00      	bgt.n	8002d3e <testHandler+0x1d6>
 8002d3c:	e0c0      	b.n	8002ec0 <testHandler+0x358>
#endif
		{
			testPhase++;
 8002d3e:	4b64      	ldr	r3, [pc, #400]	; (8002ed0 <testHandler+0x368>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	3301      	adds	r3, #1
 8002d44:	b2da      	uxtb	r2, r3
 8002d46:	4b62      	ldr	r3, [pc, #392]	; (8002ed0 <testHandler+0x368>)
 8002d48:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002d4a:	e0b9      	b.n	8002ec0 <testHandler+0x358>
	case MAIN_TEST_DONE:
		if(!flags.meas.measRunning)
 8002d4c:	4b5f      	ldr	r3, [pc, #380]	; (8002ecc <testHandler+0x364>)
 8002d4e:	7d1b      	ldrb	r3, [r3, #20]
 8002d50:	2208      	movs	r2, #8
 8002d52:	4013      	ands	r3, r2
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d000      	beq.n	8002d5c <testHandler+0x1f4>
 8002d5a:	e0b3      	b.n	8002ec4 <testHandler+0x35c>
		{
			flags.ui.notice = 1;
 8002d5c:	4b5b      	ldr	r3, [pc, #364]	; (8002ecc <testHandler+0x364>)
 8002d5e:	7c1a      	ldrb	r2, [r3, #16]
 8002d60:	2108      	movs	r1, #8
 8002d62:	430a      	orrs	r2, r1
 8002d64:	741a      	strb	r2, [r3, #16]
			flags.testProgress = 1;
 8002d66:	4b59      	ldr	r3, [pc, #356]	; (8002ecc <testHandler+0x364>)
 8002d68:	7e1a      	ldrb	r2, [r3, #24]
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	761a      	strb	r2, [r3, #24]

			testPhase++;
 8002d70:	4b57      	ldr	r3, [pc, #348]	; (8002ed0 <testHandler+0x368>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	3301      	adds	r3, #1
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	4b55      	ldr	r3, [pc, #340]	; (8002ed0 <testHandler+0x368>)
 8002d7a:	701a      	strb	r2, [r3, #0]

			LOAD_MIN_OFF;
 8002d7c:	4b59      	ldr	r3, [pc, #356]	; (8002ee4 <testHandler+0x37c>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2180      	movs	r1, #128	; 0x80
 8002d82:	0018      	movs	r0, r3
 8002d84:	f001 fa21 	bl	80041ca <HAL_GPIO_WritePin>
			LOAD_MAX_OFF;
 8002d88:	4b56      	ldr	r3, [pc, #344]	; (8002ee4 <testHandler+0x37c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2140      	movs	r1, #64	; 0x40
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f001 fa1b 	bl	80041ca <HAL_GPIO_WritePin>

			PROGRESS_ON(*sourceInTesting, PROGRESS_LED2);
 8002d94:	4b54      	ldr	r3, [pc, #336]	; (8002ee8 <testHandler+0x380>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	781a      	ldrb	r2, [r3, #0]
 8002d9a:	4b53      	ldr	r3, [pc, #332]	; (8002ee8 <testHandler+0x380>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2110      	movs	r1, #16
 8002da0:	430a      	orrs	r2, r1
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	701a      	strb	r2, [r3, #0]
			PWR_OFF(*sourceInTesting);
 8002da6:	4b50      	ldr	r3, [pc, #320]	; (8002ee8 <testHandler+0x380>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	781a      	ldrb	r2, [r3, #0]
 8002dac:	4b4e      	ldr	r3, [pc, #312]	; (8002ee8 <testHandler+0x380>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2101      	movs	r1, #1
 8002db2:	430a      	orrs	r2, r1
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	701a      	strb	r2, [r3, #0]
			sendData();
 8002db8:	f7ff fc82 	bl	80026c0 <sendData>

			//___Nulování času___//
			for(int i = 1; i < 4; i++)
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	623b      	str	r3, [r7, #32]
 8002dc0:	e007      	b.n	8002dd2 <testHandler+0x26a>
			{
				sysTime[i] = 0;
 8002dc2:	4b47      	ldr	r3, [pc, #284]	; (8002ee0 <testHandler+0x378>)
 8002dc4:	6a3a      	ldr	r2, [r7, #32]
 8002dc6:	0092      	lsls	r2, r2, #2
 8002dc8:	2100      	movs	r1, #0
 8002dca:	50d1      	str	r1, [r2, r3]
			for(int i = 1; i < 4; i++)
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	623b      	str	r3, [r7, #32]
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	ddf4      	ble.n	8002dc2 <testHandler+0x25a>
			}
		}
		break;
 8002dd8:	e074      	b.n	8002ec4 <testHandler+0x35c>
	case BATTERY_TEST:
		if(flags.time.sec)	//___Změna času___//
 8002dda:	4b3c      	ldr	r3, [pc, #240]	; (8002ecc <testHandler+0x364>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2202      	movs	r2, #2
 8002de0:	4013      	ands	r3, r2
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00a      	beq.n	8002dfe <testHandler+0x296>
		{
			PROGRESS_RUNNING(*sourceInTesting, PROGRESS_LED3);	//blikání třetí progress led
 8002de8:	4b3f      	ldr	r3, [pc, #252]	; (8002ee8 <testHandler+0x380>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	781a      	ldrb	r2, [r3, #0]
 8002dee:	4b3e      	ldr	r3, [pc, #248]	; (8002ee8 <testHandler+0x380>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2108      	movs	r1, #8
 8002df4:	404a      	eors	r2, r1
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	701a      	strb	r2, [r3, #0]
			sendData();
 8002dfa:	f7ff fc61 	bl	80026c0 <sendData>
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každou minutu___//
#else
		if(!(sysTime[SYSTIME_MIN] % 5) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých pět minut___//
 8002dfe:	4b38      	ldr	r3, [pc, #224]	; (8002ee0 <testHandler+0x378>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2105      	movs	r1, #5
 8002e04:	0018      	movs	r0, r3
 8002e06:	f7fd fb01 	bl	800040c <__aeabi_idivmod>
 8002e0a:	1e0b      	subs	r3, r1, #0
 8002e0c:	d114      	bne.n	8002e38 <testHandler+0x2d0>
 8002e0e:	4b34      	ldr	r3, [pc, #208]	; (8002ee0 <testHandler+0x378>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d010      	beq.n	8002e38 <testHandler+0x2d0>
 8002e16:	4b2d      	ldr	r3, [pc, #180]	; (8002ecc <testHandler+0x364>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2204      	movs	r2, #4
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d009      	beq.n	8002e38 <testHandler+0x2d0>
#endif
		{
			flags.meas.onlyBattery = 1;
 8002e24:	4b29      	ldr	r3, [pc, #164]	; (8002ecc <testHandler+0x364>)
 8002e26:	7d1a      	ldrb	r2, [r3, #20]
 8002e28:	2120      	movs	r1, #32
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	751a      	strb	r2, [r3, #20]
			flags.meas.measRequest = 1;
 8002e2e:	4b27      	ldr	r3, [pc, #156]	; (8002ecc <testHandler+0x364>)
 8002e30:	7d1a      	ldrb	r2, [r3, #20]
 8002e32:	2101      	movs	r1, #1
 8002e34:	430a      	orrs	r2, r1
 8002e36:	751a      	strb	r2, [r3, #20]
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] >= 3)	//___Po třech minutách je měření u konce___//
#else
		if(sysTime[SYSTIME_MIN] >= 15)	//___Po patnácti minutách je měření u konce___//
 8002e38:	4b29      	ldr	r3, [pc, #164]	; (8002ee0 <testHandler+0x378>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	2b0e      	cmp	r3, #14
 8002e3e:	dd43      	ble.n	8002ec8 <testHandler+0x360>
#endif
		{
			testPhase++;
 8002e40:	4b23      	ldr	r3, [pc, #140]	; (8002ed0 <testHandler+0x368>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	3301      	adds	r3, #1
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <testHandler+0x368>)
 8002e4a:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002e4c:	e03c      	b.n	8002ec8 <testHandler+0x360>
	case BATTERY_TEST_DONE:
		if(!flags.meas.measRunning)
 8002e4e:	4b1f      	ldr	r3, [pc, #124]	; (8002ecc <testHandler+0x364>)
 8002e50:	7d1b      	ldrb	r3, [r3, #20]
 8002e52:	2208      	movs	r2, #8
 8002e54:	4013      	ands	r3, r2
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d147      	bne.n	8002eec <testHandler+0x384>
		{
			flags.ui.done = 1;
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ecc <testHandler+0x364>)
 8002e5e:	7c1a      	ldrb	r2, [r3, #16]
 8002e60:	2110      	movs	r1, #16
 8002e62:	430a      	orrs	r2, r1
 8002e64:	741a      	strb	r2, [r3, #16]
			flags.testProgress = 1;
 8002e66:	4b19      	ldr	r3, [pc, #100]	; (8002ecc <testHandler+0x364>)
 8002e68:	7e1a      	ldrb	r2, [r3, #24]
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	761a      	strb	r2, [r3, #24]

			//Zobrazit text na displej

			PROGRESS_ON(*sourceInTesting, PROGRESS_LED3);
 8002e70:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <testHandler+0x380>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	781a      	ldrb	r2, [r3, #0]
 8002e76:	4b1c      	ldr	r3, [pc, #112]	; (8002ee8 <testHandler+0x380>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2108      	movs	r1, #8
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]
			RELAY_OFF(*sourceInTesting);
 8002e82:	4b19      	ldr	r3, [pc, #100]	; (8002ee8 <testHandler+0x380>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	781a      	ldrb	r2, [r3, #0]
 8002e88:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <testHandler+0x380>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2102      	movs	r1, #2
 8002e8e:	438a      	bics	r2, r1
 8002e90:	b2d2      	uxtb	r2, r2
 8002e92:	701a      	strb	r2, [r3, #0]
			PWR_ON(*sourceInTesting);
 8002e94:	4b14      	ldr	r3, [pc, #80]	; (8002ee8 <testHandler+0x380>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	781a      	ldrb	r2, [r3, #0]
 8002e9a:	4b13      	ldr	r3, [pc, #76]	; (8002ee8 <testHandler+0x380>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	438a      	bics	r2, r1
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	701a      	strb	r2, [r3, #0]
			sendData();
 8002ea6:	f7ff fc0b 	bl	80026c0 <sendData>

			flags.meas.onlyBattery = 0;
 8002eaa:	4b08      	ldr	r3, [pc, #32]	; (8002ecc <testHandler+0x364>)
 8002eac:	7d1a      	ldrb	r2, [r3, #20]
 8002eae:	2120      	movs	r1, #32
 8002eb0:	438a      	bics	r2, r1
 8002eb2:	751a      	strb	r2, [r3, #20]

			testPhase = WAITING;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <testHandler+0x368>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002eba:	e017      	b.n	8002eec <testHandler+0x384>
		break;
 8002ebc:	46c0      	nop			; (mov r8, r8)
 8002ebe:	e016      	b.n	8002eee <testHandler+0x386>
		break;
 8002ec0:	46c0      	nop			; (mov r8, r8)
 8002ec2:	e014      	b.n	8002eee <testHandler+0x386>
		break;
 8002ec4:	46c0      	nop			; (mov r8, r8)
 8002ec6:	e012      	b.n	8002eee <testHandler+0x386>
		break;
 8002ec8:	46c0      	nop			; (mov r8, r8)
 8002eca:	e010      	b.n	8002eee <testHandler+0x386>
 8002ecc:	2000063c 	.word	0x2000063c
 8002ed0:	20000268 	.word	0x20000268
 8002ed4:	0800ddd4 	.word	0x0800ddd4
 8002ed8:	2000049c 	.word	0x2000049c
 8002edc:	0800df4c 	.word	0x0800df4c
 8002ee0:	20000240 	.word	0x20000240
 8002ee4:	48000800 	.word	0x48000800
 8002ee8:	200006a4 	.word	0x200006a4
		break;
 8002eec:	46c0      	nop			; (mov r8, r8)

	}
}
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	b00b      	add	sp, #44	; 0x2c
 8002ef4:	bd90      	pop	{r4, r7, pc}
 8002ef6:	46c0      	nop			; (mov r8, r8)

08002ef8 <startTest>:

//_____Funkce pro zahájení testu_____//
static void startTest(/*ukazatel na zdroj*/)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
	if(supplyToTest > regCount)
 8002efe:	4b2e      	ldr	r3, [pc, #184]	; (8002fb8 <startTest+0xc0>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	4b2d      	ldr	r3, [pc, #180]	; (8002fbc <startTest+0xc4>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d851      	bhi.n	8002fb0 <startTest+0xb8>
	{
		return;
	}

	flags.ui.shortBeep = 1;
 8002f0c:	4b2c      	ldr	r3, [pc, #176]	; (8002fc0 <startTest+0xc8>)
 8002f0e:	7c1a      	ldrb	r2, [r3, #16]
 8002f10:	2101      	movs	r1, #1
 8002f12:	430a      	orrs	r2, r1
 8002f14:	741a      	strb	r2, [r3, #16]
	testPhase = START;
 8002f16:	4b2b      	ldr	r3, [pc, #172]	; (8002fc4 <startTest+0xcc>)
 8002f18:	2201      	movs	r2, #1
 8002f1a:	701a      	strb	r2, [r3, #0]
	testNum = 0;
 8002f1c:	4b2a      	ldr	r3, [pc, #168]	; (8002fc8 <startTest+0xd0>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
	flags.testProgress = 1;
 8002f22:	4b27      	ldr	r3, [pc, #156]	; (8002fc0 <startTest+0xc8>)
 8002f24:	7e1a      	ldrb	r2, [r3, #24]
 8002f26:	2102      	movs	r1, #2
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	761a      	strb	r2, [r3, #24]

	sourceInTesting = &regValues[supplyToTest];
 8002f2c:	4b27      	ldr	r3, [pc, #156]	; (8002fcc <startTest+0xd4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a21      	ldr	r2, [pc, #132]	; (8002fb8 <startTest+0xc0>)
 8002f32:	7812      	ldrb	r2, [r2, #0]
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	189a      	adds	r2, r3, r2
 8002f38:	4b25      	ldr	r3, [pc, #148]	; (8002fd0 <startTest+0xd8>)
 8002f3a:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < regCount; i++)
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	607b      	str	r3, [r7, #4]
 8002f40:	e008      	b.n	8002f54 <startTest+0x5c>
	{
		regValues[i] = 0;
 8002f42:	4b22      	ldr	r3, [pc, #136]	; (8002fcc <startTest+0xd4>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	18d3      	adds	r3, r2, r3
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < regCount; i++)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	3301      	adds	r3, #1
 8002f52:	607b      	str	r3, [r7, #4]
 8002f54:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <startTest+0xc4>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	001a      	movs	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	dbf0      	blt.n	8002f42 <startTest+0x4a>
	}
	PROGRESS_ON(*sourceInTesting, PROGRESS_LED1);	//rozsvítit první ledku progress
 8002f60:	4b1b      	ldr	r3, [pc, #108]	; (8002fd0 <startTest+0xd8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	781a      	ldrb	r2, [r3, #0]
 8002f66:	4b1a      	ldr	r3, [pc, #104]	; (8002fd0 <startTest+0xd8>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2120      	movs	r1, #32
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]
	RELAY_ON(*sourceInTesting);	//připojit relé
 8002f72:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <startTest+0xd8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	781a      	ldrb	r2, [r3, #0]
 8002f78:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <startTest+0xd8>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	701a      	strb	r2, [r3, #0]

	sendData();	//poslat konfiguraci shift registrům
 8002f84:	f7ff fb9c 	bl	80026c0 <sendData>
	//Zobrazit text na displej

	//___Nulování času___//
	for(int i = 1; i < 4; i++)
 8002f88:	2301      	movs	r3, #1
 8002f8a:	603b      	str	r3, [r7, #0]
 8002f8c:	e007      	b.n	8002f9e <startTest+0xa6>
	{
		sysTime[i] = 0;
 8002f8e:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <startTest+0xdc>)
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	0092      	lsls	r2, r2, #2
 8002f94:	2100      	movs	r1, #0
 8002f96:	50d1      	str	r1, [r2, r3]
	for(int i = 1; i < 4; i++)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	603b      	str	r3, [r7, #0]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	ddf4      	ble.n	8002f8e <startTest+0x96>
	}

	flags.instructions.startRequest = 0;
 8002fa4:	4b06      	ldr	r3, [pc, #24]	; (8002fc0 <startTest+0xc8>)
 8002fa6:	7b1a      	ldrb	r2, [r3, #12]
 8002fa8:	2101      	movs	r1, #1
 8002faa:	438a      	bics	r2, r1
 8002fac:	731a      	strb	r2, [r3, #12]
 8002fae:	e000      	b.n	8002fb2 <startTest+0xba>
		return;
 8002fb0:	46c0      	nop			; (mov r8, r8)
}
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	b002      	add	sp, #8
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000252 	.word	0x20000252
 8002fbc:	2000069d 	.word	0x2000069d
 8002fc0:	2000063c 	.word	0x2000063c
 8002fc4:	20000268 	.word	0x20000268
 8002fc8:	2000026c 	.word	0x2000026c
 8002fcc:	20000698 	.word	0x20000698
 8002fd0:	200006a4 	.word	0x200006a4
 8002fd4:	20000240 	.word	0x20000240

08002fd8 <stopTest>:

//_____Funkce pro ukončení testu_____//
static void stopTest()
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
	flags.ui.longBeep = 1;
 8002fdc:	4b15      	ldr	r3, [pc, #84]	; (8003034 <stopTest+0x5c>)
 8002fde:	7c1a      	ldrb	r2, [r3, #16]
 8002fe0:	2102      	movs	r1, #2
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	741a      	strb	r2, [r3, #16]
	testPhase = WAITING;
 8002fe6:	4b14      	ldr	r3, [pc, #80]	; (8003038 <stopTest+0x60>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]

	//Zobrazit text na displej
	LOAD_MIN_OFF;
 8002fec:	4b13      	ldr	r3, [pc, #76]	; (800303c <stopTest+0x64>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2180      	movs	r1, #128	; 0x80
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f001 f8e9 	bl	80041ca <HAL_GPIO_WritePin>
	LOAD_MAX_OFF;
 8002ff8:	4b10      	ldr	r3, [pc, #64]	; (800303c <stopTest+0x64>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	2140      	movs	r1, #64	; 0x40
 8002ffe:	0018      	movs	r0, r3
 8003000:	f001 f8e3 	bl	80041ca <HAL_GPIO_WritePin>

	*sourceInTesting = 0;
 8003004:	4b0e      	ldr	r3, [pc, #56]	; (8003040 <stopTest+0x68>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2200      	movs	r2, #0
 800300a:	701a      	strb	r2, [r3, #0]
	ERROR_ON(*sourceInTesting);
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <stopTest+0x68>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	781a      	ldrb	r2, [r3, #0]
 8003012:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <stopTest+0x68>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2104      	movs	r1, #4
 8003018:	430a      	orrs	r2, r1
 800301a:	b2d2      	uxtb	r2, r2
 800301c:	701a      	strb	r2, [r3, #0]
	sendData();
 800301e:	f7ff fb4f 	bl	80026c0 <sendData>

	flags.instructions.stopRequest = 0;
 8003022:	4b04      	ldr	r3, [pc, #16]	; (8003034 <stopTest+0x5c>)
 8003024:	7b1a      	ldrb	r2, [r3, #12]
 8003026:	2102      	movs	r1, #2
 8003028:	438a      	bics	r2, r1
 800302a:	731a      	strb	r2, [r3, #12]
}
 800302c:	46c0      	nop			; (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	2000063c 	.word	0x2000063c
 8003038:	20000268 	.word	0x20000268
 800303c:	48000800 	.word	0x48000800
 8003040:	200006a4 	.word	0x200006a4

08003044 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003044:	480d      	ldr	r0, [pc, #52]	; (800307c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003046:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003048:	480d      	ldr	r0, [pc, #52]	; (8003080 <LoopForever+0x6>)
  ldr r1, =_edata
 800304a:	490e      	ldr	r1, [pc, #56]	; (8003084 <LoopForever+0xa>)
  ldr r2, =_sidata
 800304c:	4a0e      	ldr	r2, [pc, #56]	; (8003088 <LoopForever+0xe>)
  movs r3, #0
 800304e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003050:	e002      	b.n	8003058 <LoopCopyDataInit>

08003052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003056:	3304      	adds	r3, #4

08003058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800305a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800305c:	d3f9      	bcc.n	8003052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800305e:	4a0b      	ldr	r2, [pc, #44]	; (800308c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003060:	4c0b      	ldr	r4, [pc, #44]	; (8003090 <LoopForever+0x16>)
  movs r3, #0
 8003062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003064:	e001      	b.n	800306a <LoopFillZerobss>

08003066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003068:	3204      	adds	r2, #4

0800306a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800306a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800306c:	d3fb      	bcc.n	8003066 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800306e:	f7ff fd6b 	bl	8002b48 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003072:	f00a f9eb 	bl	800d44c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003076:	f7fe f89b 	bl	80011b0 <main>

0800307a <LoopForever>:

LoopForever:
    b LoopForever
 800307a:	e7fe      	b.n	800307a <LoopForever>
  ldr   r0, =_estack
 800307c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003084:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003088:	0800e094 	.word	0x0800e094
  ldr r2, =_sbss
 800308c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003090:	20001648 	.word	0x20001648

08003094 <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003094:	e7fe      	b.n	8003094 <CEC_CAN_IRQHandler>
	...

08003098 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800309c:	4b07      	ldr	r3, [pc, #28]	; (80030bc <HAL_Init+0x24>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b06      	ldr	r3, [pc, #24]	; (80030bc <HAL_Init+0x24>)
 80030a2:	2110      	movs	r1, #16
 80030a4:	430a      	orrs	r2, r1
 80030a6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80030a8:	2003      	movs	r0, #3
 80030aa:	f000 f809 	bl	80030c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030ae:	f7ff fb43 	bl	8002738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			; (mov r8, r8)
 80030bc:	40022000 	.word	0x40022000

080030c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030c8:	4b14      	ldr	r3, [pc, #80]	; (800311c <HAL_InitTick+0x5c>)
 80030ca:	681c      	ldr	r4, [r3, #0]
 80030cc:	4b14      	ldr	r3, [pc, #80]	; (8003120 <HAL_InitTick+0x60>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	0019      	movs	r1, r3
 80030d2:	23fa      	movs	r3, #250	; 0xfa
 80030d4:	0098      	lsls	r0, r3, #2
 80030d6:	f7fd f829 	bl	800012c <__udivsi3>
 80030da:	0003      	movs	r3, r0
 80030dc:	0019      	movs	r1, r3
 80030de:	0020      	movs	r0, r4
 80030e0:	f7fd f824 	bl	800012c <__udivsi3>
 80030e4:	0003      	movs	r3, r0
 80030e6:	0018      	movs	r0, r3
 80030e8:	f000 fe4f 	bl	8003d8a <HAL_SYSTICK_Config>
 80030ec:	1e03      	subs	r3, r0, #0
 80030ee:	d001      	beq.n	80030f4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e00f      	b.n	8003114 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b03      	cmp	r3, #3
 80030f8:	d80b      	bhi.n	8003112 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	2301      	movs	r3, #1
 80030fe:	425b      	negs	r3, r3
 8003100:	2200      	movs	r2, #0
 8003102:	0018      	movs	r0, r3
 8003104:	f000 fe1c 	bl	8003d40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003108:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_InitTick+0x64>)
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	e000      	b.n	8003114 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
}
 8003114:	0018      	movs	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	b003      	add	sp, #12
 800311a:	bd90      	pop	{r4, r7, pc}
 800311c:	20000000 	.word	0x20000000
 8003120:	20000008 	.word	0x20000008
 8003124:	20000004 	.word	0x20000004

08003128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_IncTick+0x1c>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	001a      	movs	r2, r3
 8003132:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_IncTick+0x20>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	18d2      	adds	r2, r2, r3
 8003138:	4b03      	ldr	r3, [pc, #12]	; (8003148 <HAL_IncTick+0x20>)
 800313a:	601a      	str	r2, [r3, #0]
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	20000008 	.word	0x20000008
 8003148:	200006a8 	.word	0x200006a8

0800314c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b02      	ldr	r3, [pc, #8]	; (800315c <HAL_GetTick+0x10>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	200006a8 	.word	0x200006a8

08003160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003168:	f7ff fff0 	bl	800314c <HAL_GetTick>
 800316c:	0003      	movs	r3, r0
 800316e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	3301      	adds	r3, #1
 8003178:	d005      	beq.n	8003186 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <HAL_Delay+0x44>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	001a      	movs	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	189b      	adds	r3, r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	f7ff ffe0 	bl	800314c <HAL_GetTick>
 800318c:	0002      	movs	r2, r0
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	429a      	cmp	r2, r3
 8003196:	d8f7      	bhi.n	8003188 <HAL_Delay+0x28>
  {
  }
}
 8003198:	46c0      	nop			; (mov r8, r8)
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	46bd      	mov	sp, r7
 800319e:	b004      	add	sp, #16
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	20000008 	.word	0x20000008

080031a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031b0:	230f      	movs	r3, #15
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	2200      	movs	r2, #0
 80031b6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e125      	b.n	8003412 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10a      	bne.n	80031e4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2234      	movs	r2, #52	; 0x34
 80031d8:	2100      	movs	r1, #0
 80031da:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0018      	movs	r0, r3
 80031e0:	f7ff face 	bl	8002780 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	2210      	movs	r2, #16
 80031ea:	4013      	ands	r3, r2
 80031ec:	d000      	beq.n	80031f0 <HAL_ADC_Init+0x48>
 80031ee:	e103      	b.n	80033f8 <HAL_ADC_Init+0x250>
 80031f0:	230f      	movs	r3, #15
 80031f2:	18fb      	adds	r3, r7, r3
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d000      	beq.n	80031fc <HAL_ADC_Init+0x54>
 80031fa:	e0fd      	b.n	80033f8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	2204      	movs	r2, #4
 8003204:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003206:	d000      	beq.n	800320a <HAL_ADC_Init+0x62>
 8003208:	e0f6      	b.n	80033f8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800320e:	4a83      	ldr	r2, [pc, #524]	; (800341c <HAL_ADC_Init+0x274>)
 8003210:	4013      	ands	r3, r2
 8003212:	2202      	movs	r2, #2
 8003214:	431a      	orrs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2203      	movs	r2, #3
 8003222:	4013      	ands	r3, r2
 8003224:	2b01      	cmp	r3, #1
 8003226:	d112      	bne.n	800324e <HAL_ADC_Init+0xa6>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2201      	movs	r2, #1
 8003230:	4013      	ands	r3, r2
 8003232:	2b01      	cmp	r3, #1
 8003234:	d009      	beq.n	800324a <HAL_ADC_Init+0xa2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68da      	ldr	r2, [r3, #12]
 800323c:	2380      	movs	r3, #128	; 0x80
 800323e:	021b      	lsls	r3, r3, #8
 8003240:	401a      	ands	r2, r3
 8003242:	2380      	movs	r3, #128	; 0x80
 8003244:	021b      	lsls	r3, r3, #8
 8003246:	429a      	cmp	r2, r3
 8003248:	d101      	bne.n	800324e <HAL_ADC_Init+0xa6>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <HAL_ADC_Init+0xa8>
 800324e:	2300      	movs	r3, #0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d116      	bne.n	8003282 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2218      	movs	r2, #24
 800325c:	4393      	bics	r3, r2
 800325e:	0019      	movs	r1, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	0899      	lsrs	r1, r3, #2
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	430a      	orrs	r2, r1
 8003280:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4964      	ldr	r1, [pc, #400]	; (8003420 <HAL_ADC_Init+0x278>)
 800328e:	400a      	ands	r2, r1
 8003290:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	7e1b      	ldrb	r3, [r3, #24]
 8003296:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	7e5b      	ldrb	r3, [r3, #25]
 800329c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800329e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	7e9b      	ldrb	r3, [r3, #26]
 80032a4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80032a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d002      	beq.n	80032b6 <HAL_ADC_Init+0x10e>
 80032b0:	2380      	movs	r3, #128	; 0x80
 80032b2:	015b      	lsls	r3, r3, #5
 80032b4:	e000      	b.n	80032b8 <HAL_ADC_Init+0x110>
 80032b6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032b8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80032be:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d101      	bne.n	80032cc <HAL_ADC_Init+0x124>
 80032c8:	2304      	movs	r3, #4
 80032ca:	e000      	b.n	80032ce <HAL_ADC_Init+0x126>
 80032cc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80032ce:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2124      	movs	r1, #36	; 0x24
 80032d4:	5c5b      	ldrb	r3, [r3, r1]
 80032d6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032d8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7edb      	ldrb	r3, [r3, #27]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d115      	bne.n	8003314 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	7e9b      	ldrb	r3, [r3, #26]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d105      	bne.n	80032fc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2280      	movs	r2, #128	; 0x80
 80032f4:	0252      	lsls	r2, r2, #9
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	e00b      	b.n	8003314 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003300:	2220      	movs	r2, #32
 8003302:	431a      	orrs	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330c:	2201      	movs	r2, #1
 800330e:	431a      	orrs	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	69da      	ldr	r2, [r3, #28]
 8003318:	23c2      	movs	r3, #194	; 0xc2
 800331a:	33ff      	adds	r3, #255	; 0xff
 800331c:	429a      	cmp	r2, r3
 800331e:	d007      	beq.n	8003330 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003328:	4313      	orrs	r3, r2
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	4313      	orrs	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68d9      	ldr	r1, [r3, #12]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	430a      	orrs	r2, r1
 800333e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003344:	2380      	movs	r3, #128	; 0x80
 8003346:	055b      	lsls	r3, r3, #21
 8003348:	429a      	cmp	r2, r3
 800334a:	d01b      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003350:	2b01      	cmp	r3, #1
 8003352:	d017      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003358:	2b02      	cmp	r3, #2
 800335a:	d013      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003360:	2b03      	cmp	r3, #3
 8003362:	d00f      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003368:	2b04      	cmp	r3, #4
 800336a:	d00b      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	2b05      	cmp	r3, #5
 8003372:	d007      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	2b06      	cmp	r3, #6
 800337a:	d003      	beq.n	8003384 <HAL_ADC_Init+0x1dc>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003380:	2b07      	cmp	r3, #7
 8003382:	d112      	bne.n	80033aa <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695a      	ldr	r2, [r3, #20]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2107      	movs	r1, #7
 8003390:	438a      	bics	r2, r1
 8003392:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6959      	ldr	r1, [r3, #20]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339e:	2207      	movs	r2, #7
 80033a0:	401a      	ands	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	4a1c      	ldr	r2, [pc, #112]	; (8003424 <HAL_ADC_Init+0x27c>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d10b      	bne.n	80033d2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c4:	2203      	movs	r2, #3
 80033c6:	4393      	bics	r3, r2
 80033c8:	2201      	movs	r2, #1
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80033d0:	e01c      	b.n	800340c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d6:	2212      	movs	r2, #18
 80033d8:	4393      	bics	r3, r2
 80033da:	2210      	movs	r2, #16
 80033dc:	431a      	orrs	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e6:	2201      	movs	r2, #1
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80033ee:	230f      	movs	r3, #15
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	2201      	movs	r2, #1
 80033f4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80033f6:	e009      	b.n	800340c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fc:	2210      	movs	r2, #16
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003404:	230f      	movs	r3, #15
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800340c:	230f      	movs	r3, #15
 800340e:	18fb      	adds	r3, r7, r3
 8003410:	781b      	ldrb	r3, [r3, #0]
}
 8003412:	0018      	movs	r0, r3
 8003414:	46bd      	mov	sp, r7
 8003416:	b004      	add	sp, #16
 8003418:	bd80      	pop	{r7, pc}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	fffffefd 	.word	0xfffffefd
 8003420:	fffe0219 	.word	0xfffe0219
 8003424:	833fffe7 	.word	0x833fffe7

08003428 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003428:	b590      	push	{r4, r7, lr}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003430:	230f      	movs	r3, #15
 8003432:	18fb      	adds	r3, r7, r3
 8003434:	2200      	movs	r2, #0
 8003436:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	2204      	movs	r2, #4
 8003440:	4013      	ands	r3, r2
 8003442:	d156      	bne.n	80034f2 <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2234      	movs	r2, #52	; 0x34
 8003448:	5c9b      	ldrb	r3, [r3, r2]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d101      	bne.n	8003452 <HAL_ADC_Start_IT+0x2a>
 800344e:	2302      	movs	r3, #2
 8003450:	e056      	b.n	8003500 <HAL_ADC_Start_IT+0xd8>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2234      	movs	r2, #52	; 0x34
 8003456:	2101      	movs	r1, #1
 8003458:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	7e5b      	ldrb	r3, [r3, #25]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d007      	beq.n	8003472 <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003462:	230f      	movs	r3, #15
 8003464:	18fc      	adds	r4, r7, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	0018      	movs	r0, r3
 800346a:	f000 fa7b 	bl	8003964 <ADC_Enable>
 800346e:	0003      	movs	r3, r0
 8003470:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003472:	230f      	movs	r3, #15
 8003474:	18fb      	adds	r3, r7, r3
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d13e      	bne.n	80034fa <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003480:	4a21      	ldr	r2, [pc, #132]	; (8003508 <HAL_ADC_Start_IT+0xe0>)
 8003482:	4013      	ands	r3, r2
 8003484:	2280      	movs	r2, #128	; 0x80
 8003486:	0052      	lsls	r2, r2, #1
 8003488:	431a      	orrs	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2234      	movs	r2, #52	; 0x34
 8003498:	2100      	movs	r1, #0
 800349a:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	221c      	movs	r2, #28
 80034a2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d110      	bne.n	80034ce <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2104      	movs	r1, #4
 80034b8:	438a      	bics	r2, r1
 80034ba:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2118      	movs	r1, #24
 80034c8:	430a      	orrs	r2, r1
 80034ca:	605a      	str	r2, [r3, #4]
          break;
 80034cc:	e008      	b.n	80034e0 <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	211c      	movs	r1, #28
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
          break;
 80034de:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2104      	movs	r1, #4
 80034ec:	430a      	orrs	r2, r1
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	e003      	b.n	80034fa <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034f2:	230f      	movs	r3, #15
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	2202      	movs	r2, #2
 80034f8:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 80034fa:	230f      	movs	r3, #15
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	781b      	ldrb	r3, [r3, #0]
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b005      	add	sp, #20
 8003506:	bd90      	pop	{r4, r7, pc}
 8003508:	fffff0fe 	.word	0xfffff0fe

0800350c <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 800350c:	b5b0      	push	{r4, r5, r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003514:	230f      	movs	r3, #15
 8003516:	18fb      	adds	r3, r7, r3
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2234      	movs	r2, #52	; 0x34
 8003520:	5c9b      	ldrb	r3, [r3, r2]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d101      	bne.n	800352a <HAL_ADC_Stop_IT+0x1e>
 8003526:	2302      	movs	r3, #2
 8003528:	e033      	b.n	8003592 <HAL_ADC_Stop_IT+0x86>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2234      	movs	r2, #52	; 0x34
 800352e:	2101      	movs	r1, #1
 8003530:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003532:	250f      	movs	r5, #15
 8003534:	197c      	adds	r4, r7, r5
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	0018      	movs	r0, r3
 800353a:	f000 fb08 	bl	8003b4e <ADC_ConversionStop>
 800353e:	0003      	movs	r3, r0
 8003540:	7023      	strb	r3, [r4, #0]
   
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003542:	0028      	movs	r0, r5
 8003544:	183b      	adds	r3, r7, r0
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d11b      	bne.n	8003584 <HAL_ADC_Stop_IT+0x78>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	211c      	movs	r1, #28
 8003558:	438a      	bics	r2, r1
 800355a:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800355c:	0005      	movs	r5, r0
 800355e:	183c      	adds	r4, r7, r0
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	0018      	movs	r0, r3
 8003564:	f000 fa82 	bl	8003a6c <ADC_Disable>
 8003568:	0003      	movs	r3, r0
 800356a:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800356c:	197b      	adds	r3, r7, r5
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d107      	bne.n	8003584 <HAL_ADC_Stop_IT+0x78>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003578:	4a08      	ldr	r2, [pc, #32]	; (800359c <HAL_ADC_Stop_IT+0x90>)
 800357a:	4013      	ands	r3, r2
 800357c:	2201      	movs	r2, #1
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2234      	movs	r2, #52	; 0x34
 8003588:	2100      	movs	r1, #0
 800358a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800358c:	230f      	movs	r3, #15
 800358e:	18fb      	adds	r3, r7, r3
 8003590:	781b      	ldrb	r3, [r3, #0]
}
 8003592:	0018      	movs	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	b004      	add	sp, #16
 8003598:	bdb0      	pop	{r4, r5, r7, pc}
 800359a:	46c0      	nop			; (mov r8, r8)
 800359c:	fffffefe 	.word	0xfffffefe

080035a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80035ae:	0018      	movs	r0, r3
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b002      	add	sp, #8
 80035b4:	bd80      	pop	{r7, pc}
	...

080035b8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2204      	movs	r2, #4
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d106      	bne.n	80035dc <HAL_ADC_IRQHandler+0x24>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2204      	movs	r2, #4
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b04      	cmp	r3, #4
 80035da:	d00d      	beq.n	80035f8 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2208      	movs	r2, #8
 80035e4:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d14f      	bne.n	800368a <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	2208      	movs	r2, #8
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d148      	bne.n	800368a <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fc:	2210      	movs	r2, #16
 80035fe:	4013      	ands	r3, r2
 8003600:	d106      	bne.n	8003610 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	2280      	movs	r2, #128	; 0x80
 8003608:	0092      	lsls	r2, r2, #2
 800360a:	431a      	orrs	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	23c0      	movs	r3, #192	; 0xc0
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	4013      	ands	r3, r2
 800361c:	d12d      	bne.n	800367a <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003622:	2b00      	cmp	r3, #0
 8003624:	d129      	bne.n	800367a <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2208      	movs	r2, #8
 800362e:	4013      	ands	r3, r2
 8003630:	2b08      	cmp	r3, #8
 8003632:	d122      	bne.n	800367a <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2204      	movs	r2, #4
 800363c:	4013      	ands	r3, r2
 800363e:	d110      	bne.n	8003662 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	210c      	movs	r1, #12
 800364c:	438a      	bics	r2, r1
 800364e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003654:	4a33      	ldr	r2, [pc, #204]	; (8003724 <HAL_ADC_IRQHandler+0x16c>)
 8003656:	4013      	ands	r3, r2
 8003658:	2201      	movs	r2, #1
 800365a:	431a      	orrs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	639a      	str	r2, [r3, #56]	; 0x38
 8003660:	e00b      	b.n	800367a <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003666:	2220      	movs	r2, #32
 8003668:	431a      	orrs	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003672:	2201      	movs	r2, #1
 8003674:	431a      	orrs	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	0018      	movs	r0, r3
 800367e:	f7fd fd83 	bl	8001188 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	220c      	movs	r2, #12
 8003688:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2280      	movs	r2, #128	; 0x80
 8003692:	4013      	ands	r3, r2
 8003694:	2b80      	cmp	r3, #128	; 0x80
 8003696:	d115      	bne.n	80036c4 <HAL_ADC_IRQHandler+0x10c>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2280      	movs	r2, #128	; 0x80
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b80      	cmp	r3, #128	; 0x80
 80036a4:	d10e      	bne.n	80036c4 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036aa:	2280      	movs	r2, #128	; 0x80
 80036ac:	0252      	lsls	r2, r2, #9
 80036ae:	431a      	orrs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	0018      	movs	r0, r3
 80036b8:	f000 f836 	bl	8003728 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2280      	movs	r2, #128	; 0x80
 80036c2:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2210      	movs	r2, #16
 80036cc:	4013      	ands	r3, r2
 80036ce:	2b10      	cmp	r3, #16
 80036d0:	d123      	bne.n	800371a <HAL_ADC_IRQHandler+0x162>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2210      	movs	r2, #16
 80036da:	4013      	ands	r3, r2
 80036dc:	2b10      	cmp	r3, #16
 80036de:	d11c      	bne.n	800371a <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d006      	beq.n	80036f6 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	2201      	movs	r2, #1
 80036f0:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d10d      	bne.n	8003712 <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036fa:	2202      	movs	r2, #2
 80036fc:	431a      	orrs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2210      	movs	r2, #16
 8003708:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	0018      	movs	r0, r3
 800370e:	f000 f813 	bl	8003738 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2210      	movs	r2, #16
 8003718:	601a      	str	r2, [r3, #0]
  }

}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	46bd      	mov	sp, r7
 800371e:	b002      	add	sp, #8
 8003720:	bd80      	pop	{r7, pc}
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	fffffefe 	.word	0xfffffefe

08003728 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b002      	add	sp, #8
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003740:	46c0      	nop			; (mov r8, r8)
 8003742:	46bd      	mov	sp, r7
 8003744:	b002      	add	sp, #8
 8003746:	bd80      	pop	{r7, pc}

08003748 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003752:	230f      	movs	r3, #15
 8003754:	18fb      	adds	r3, r7, r3
 8003756:	2200      	movs	r2, #0
 8003758:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003762:	2380      	movs	r3, #128	; 0x80
 8003764:	055b      	lsls	r3, r3, #21
 8003766:	429a      	cmp	r2, r3
 8003768:	d011      	beq.n	800378e <HAL_ADC_ConfigChannel+0x46>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376e:	2b01      	cmp	r3, #1
 8003770:	d00d      	beq.n	800378e <HAL_ADC_ConfigChannel+0x46>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003776:	2b02      	cmp	r3, #2
 8003778:	d009      	beq.n	800378e <HAL_ADC_ConfigChannel+0x46>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377e:	2b03      	cmp	r3, #3
 8003780:	d005      	beq.n	800378e <HAL_ADC_ConfigChannel+0x46>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	2b04      	cmp	r3, #4
 8003788:	d001      	beq.n	800378e <HAL_ADC_ConfigChannel+0x46>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2234      	movs	r2, #52	; 0x34
 8003792:	5c9b      	ldrb	r3, [r3, r2]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_ADC_ConfigChannel+0x54>
 8003798:	2302      	movs	r3, #2
 800379a:	e0d0      	b.n	800393e <HAL_ADC_ConfigChannel+0x1f6>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2234      	movs	r2, #52	; 0x34
 80037a0:	2101      	movs	r1, #1
 80037a2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2204      	movs	r2, #4
 80037ac:	4013      	ands	r3, r2
 80037ae:	d000      	beq.n	80037b2 <HAL_ADC_ConfigChannel+0x6a>
 80037b0:	e0b4      	b.n	800391c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	4a64      	ldr	r2, [pc, #400]	; (8003948 <HAL_ADC_ConfigChannel+0x200>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d100      	bne.n	80037be <HAL_ADC_ConfigChannel+0x76>
 80037bc:	e082      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2201      	movs	r2, #1
 80037ca:	409a      	lsls	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d8:	2380      	movs	r3, #128	; 0x80
 80037da:	055b      	lsls	r3, r3, #21
 80037dc:	429a      	cmp	r2, r3
 80037de:	d037      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d033      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d02f      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f4:	2b03      	cmp	r3, #3
 80037f6:	d02b      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d027      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	2b05      	cmp	r3, #5
 8003806:	d023      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	2b06      	cmp	r3, #6
 800380e:	d01f      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003814:	2b07      	cmp	r3, #7
 8003816:	d01b      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	2107      	movs	r1, #7
 8003824:	400b      	ands	r3, r1
 8003826:	429a      	cmp	r2, r3
 8003828:	d012      	beq.n	8003850 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695a      	ldr	r2, [r3, #20]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2107      	movs	r1, #7
 8003836:	438a      	bics	r2, r1
 8003838:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6959      	ldr	r1, [r3, #20]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2207      	movs	r2, #7
 8003846:	401a      	ands	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b10      	cmp	r3, #16
 8003856:	d007      	beq.n	8003868 <HAL_ADC_ConfigChannel+0x120>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2b11      	cmp	r3, #17
 800385e:	d003      	beq.n	8003868 <HAL_ADC_ConfigChannel+0x120>
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b12      	cmp	r3, #18
 8003866:	d163      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003868:	4b38      	ldr	r3, [pc, #224]	; (800394c <HAL_ADC_ConfigChannel+0x204>)
 800386a:	6819      	ldr	r1, [r3, #0]
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b10      	cmp	r3, #16
 8003872:	d009      	beq.n	8003888 <HAL_ADC_ConfigChannel+0x140>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b11      	cmp	r3, #17
 800387a:	d102      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x13a>
 800387c:	2380      	movs	r3, #128	; 0x80
 800387e:	03db      	lsls	r3, r3, #15
 8003880:	e004      	b.n	800388c <HAL_ADC_ConfigChannel+0x144>
 8003882:	2380      	movs	r3, #128	; 0x80
 8003884:	045b      	lsls	r3, r3, #17
 8003886:	e001      	b.n	800388c <HAL_ADC_ConfigChannel+0x144>
 8003888:	2380      	movs	r3, #128	; 0x80
 800388a:	041b      	lsls	r3, r3, #16
 800388c:	4a2f      	ldr	r2, [pc, #188]	; (800394c <HAL_ADC_ConfigChannel+0x204>)
 800388e:	430b      	orrs	r3, r1
 8003890:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b10      	cmp	r3, #16
 8003898:	d14a      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800389a:	4b2d      	ldr	r3, [pc, #180]	; (8003950 <HAL_ADC_ConfigChannel+0x208>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	492d      	ldr	r1, [pc, #180]	; (8003954 <HAL_ADC_ConfigChannel+0x20c>)
 80038a0:	0018      	movs	r0, r3
 80038a2:	f7fc fc43 	bl	800012c <__udivsi3>
 80038a6:	0003      	movs	r3, r0
 80038a8:	001a      	movs	r2, r3
 80038aa:	0013      	movs	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	189b      	adds	r3, r3, r2
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038b4:	e002      	b.n	80038bc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	3b01      	subs	r3, #1
 80038ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f9      	bne.n	80038b6 <HAL_ADC_ConfigChannel+0x16e>
 80038c2:	e035      	b.n	8003930 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2101      	movs	r1, #1
 80038d0:	4099      	lsls	r1, r3
 80038d2:	000b      	movs	r3, r1
 80038d4:	43d9      	mvns	r1, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	400a      	ands	r2, r1
 80038dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b10      	cmp	r3, #16
 80038e4:	d007      	beq.n	80038f6 <HAL_ADC_ConfigChannel+0x1ae>
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b11      	cmp	r3, #17
 80038ec:	d003      	beq.n	80038f6 <HAL_ADC_ConfigChannel+0x1ae>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b12      	cmp	r3, #18
 80038f4:	d11c      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80038f6:	4b15      	ldr	r3, [pc, #84]	; (800394c <HAL_ADC_ConfigChannel+0x204>)
 80038f8:	6819      	ldr	r1, [r3, #0]
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b10      	cmp	r3, #16
 8003900:	d007      	beq.n	8003912 <HAL_ADC_ConfigChannel+0x1ca>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2b11      	cmp	r3, #17
 8003908:	d101      	bne.n	800390e <HAL_ADC_ConfigChannel+0x1c6>
 800390a:	4b13      	ldr	r3, [pc, #76]	; (8003958 <HAL_ADC_ConfigChannel+0x210>)
 800390c:	e002      	b.n	8003914 <HAL_ADC_ConfigChannel+0x1cc>
 800390e:	4b13      	ldr	r3, [pc, #76]	; (800395c <HAL_ADC_ConfigChannel+0x214>)
 8003910:	e000      	b.n	8003914 <HAL_ADC_ConfigChannel+0x1cc>
 8003912:	4b13      	ldr	r3, [pc, #76]	; (8003960 <HAL_ADC_ConfigChannel+0x218>)
 8003914:	4a0d      	ldr	r2, [pc, #52]	; (800394c <HAL_ADC_ConfigChannel+0x204>)
 8003916:	400b      	ands	r3, r1
 8003918:	6013      	str	r3, [r2, #0]
 800391a:	e009      	b.n	8003930 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003920:	2220      	movs	r2, #32
 8003922:	431a      	orrs	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003928:	230f      	movs	r3, #15
 800392a:	18fb      	adds	r3, r7, r3
 800392c:	2201      	movs	r2, #1
 800392e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2234      	movs	r2, #52	; 0x34
 8003934:	2100      	movs	r1, #0
 8003936:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003938:	230f      	movs	r3, #15
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	781b      	ldrb	r3, [r3, #0]
}
 800393e:	0018      	movs	r0, r3
 8003940:	46bd      	mov	sp, r7
 8003942:	b004      	add	sp, #16
 8003944:	bd80      	pop	{r7, pc}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	00001001 	.word	0x00001001
 800394c:	40012708 	.word	0x40012708
 8003950:	20000000 	.word	0x20000000
 8003954:	000f4240 	.word	0x000f4240
 8003958:	ffbfffff 	.word	0xffbfffff
 800395c:	feffffff 	.word	0xfeffffff
 8003960:	ff7fffff 	.word	0xff7fffff

08003964 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	2203      	movs	r2, #3
 800397c:	4013      	ands	r3, r2
 800397e:	2b01      	cmp	r3, #1
 8003980:	d112      	bne.n	80039a8 <ADC_Enable+0x44>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2201      	movs	r2, #1
 800398a:	4013      	ands	r3, r2
 800398c:	2b01      	cmp	r3, #1
 800398e:	d009      	beq.n	80039a4 <ADC_Enable+0x40>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68da      	ldr	r2, [r3, #12]
 8003996:	2380      	movs	r3, #128	; 0x80
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	401a      	ands	r2, r3
 800399c:	2380      	movs	r3, #128	; 0x80
 800399e:	021b      	lsls	r3, r3, #8
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d101      	bne.n	80039a8 <ADC_Enable+0x44>
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <ADC_Enable+0x46>
 80039a8:	2300      	movs	r3, #0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d152      	bne.n	8003a54 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	4a2a      	ldr	r2, [pc, #168]	; (8003a60 <ADC_Enable+0xfc>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	d00d      	beq.n	80039d6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039be:	2210      	movs	r2, #16
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ca:	2201      	movs	r2, #1
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e03f      	b.n	8003a56 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2101      	movs	r1, #1
 80039e2:	430a      	orrs	r2, r1
 80039e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80039e6:	4b1f      	ldr	r3, [pc, #124]	; (8003a64 <ADC_Enable+0x100>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	491f      	ldr	r1, [pc, #124]	; (8003a68 <ADC_Enable+0x104>)
 80039ec:	0018      	movs	r0, r3
 80039ee:	f7fc fb9d 	bl	800012c <__udivsi3>
 80039f2:	0003      	movs	r3, r0
 80039f4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80039f6:	e002      	b.n	80039fe <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1f9      	bne.n	80039f8 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a04:	f7ff fba2 	bl	800314c <HAL_GetTick>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a0c:	e01b      	b.n	8003a46 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a0e:	f7ff fb9d 	bl	800314c <HAL_GetTick>
 8003a12:	0002      	movs	r2, r0
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d914      	bls.n	8003a46 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2201      	movs	r2, #1
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d00d      	beq.n	8003a46 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2e:	2210      	movs	r2, #16
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e007      	b.n	8003a56 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d1dc      	bne.n	8003a0e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	0018      	movs	r0, r3
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b004      	add	sp, #16
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	80000017 	.word	0x80000017
 8003a64:	20000000 	.word	0x20000000
 8003a68:	000f4240 	.word	0x000f4240

08003a6c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2203      	movs	r2, #3
 8003a80:	4013      	ands	r3, r2
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d112      	bne.n	8003aac <ADC_Disable+0x40>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	4013      	ands	r3, r2
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d009      	beq.n	8003aa8 <ADC_Disable+0x3c>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	2380      	movs	r3, #128	; 0x80
 8003a9c:	021b      	lsls	r3, r3, #8
 8003a9e:	401a      	ands	r2, r3
 8003aa0:	2380      	movs	r3, #128	; 0x80
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d101      	bne.n	8003aac <ADC_Disable+0x40>
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e000      	b.n	8003aae <ADC_Disable+0x42>
 8003aac:	2300      	movs	r3, #0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d048      	beq.n	8003b44 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2205      	movs	r2, #5
 8003aba:	4013      	ands	r3, r2
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d110      	bne.n	8003ae2 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689a      	ldr	r2, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2102      	movs	r1, #2
 8003acc:	430a      	orrs	r2, r1
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2203      	movs	r2, #3
 8003ad6:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ad8:	f7ff fb38 	bl	800314c <HAL_GetTick>
 8003adc:	0003      	movs	r3, r0
 8003ade:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003ae0:	e029      	b.n	8003b36 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae6:	2210      	movs	r2, #16
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af2:	2201      	movs	r2, #1
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e023      	b.n	8003b46 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003afe:	f7ff fb25 	bl	800314c <HAL_GetTick>
 8003b02:	0002      	movs	r2, r0
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d914      	bls.n	8003b36 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	2201      	movs	r2, #1
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d10d      	bne.n	8003b36 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1e:	2210      	movs	r2, #16
 8003b20:	431a      	orrs	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e007      	b.n	8003b46 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d0dc      	beq.n	8003afe <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	0018      	movs	r0, r3
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	b004      	add	sp, #16
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2204      	movs	r2, #4
 8003b62:	4013      	ands	r3, r2
 8003b64:	d03a      	beq.n	8003bdc <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	2204      	movs	r2, #4
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b04      	cmp	r3, #4
 8003b72:	d10d      	bne.n	8003b90 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003b7e:	d107      	bne.n	8003b90 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689a      	ldr	r2, [r3, #8]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2110      	movs	r1, #16
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b90:	f7ff fadc 	bl	800314c <HAL_GetTick>
 8003b94:	0003      	movs	r3, r0
 8003b96:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003b98:	e01a      	b.n	8003bd0 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003b9a:	f7ff fad7 	bl	800314c <HAL_GetTick>
 8003b9e:	0002      	movs	r2, r0
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d913      	bls.n	8003bd0 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	2204      	movs	r2, #4
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	d00d      	beq.n	8003bd0 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb8:	2210      	movs	r2, #16
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e006      	b.n	8003bde <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2204      	movs	r2, #4
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d1de      	bne.n	8003b9a <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	0018      	movs	r0, r3
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b004      	add	sp, #16
 8003be4:	bd80      	pop	{r7, pc}
	...

08003be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	0002      	movs	r2, r0
 8003bf0:	1dfb      	adds	r3, r7, #7
 8003bf2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003bf4:	1dfb      	adds	r3, r7, #7
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	2b7f      	cmp	r3, #127	; 0x7f
 8003bfa:	d809      	bhi.n	8003c10 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bfc:	1dfb      	adds	r3, r7, #7
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	001a      	movs	r2, r3
 8003c02:	231f      	movs	r3, #31
 8003c04:	401a      	ands	r2, r3
 8003c06:	4b04      	ldr	r3, [pc, #16]	; (8003c18 <__NVIC_EnableIRQ+0x30>)
 8003c08:	2101      	movs	r1, #1
 8003c0a:	4091      	lsls	r1, r2
 8003c0c:	000a      	movs	r2, r1
 8003c0e:	601a      	str	r2, [r3, #0]
  }
}
 8003c10:	46c0      	nop			; (mov r8, r8)
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b002      	add	sp, #8
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	e000e100 	.word	0xe000e100

08003c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c1c:	b590      	push	{r4, r7, lr}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	0002      	movs	r2, r0
 8003c24:	6039      	str	r1, [r7, #0]
 8003c26:	1dfb      	adds	r3, r7, #7
 8003c28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003c2a:	1dfb      	adds	r3, r7, #7
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	2b7f      	cmp	r3, #127	; 0x7f
 8003c30:	d828      	bhi.n	8003c84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c32:	4a2f      	ldr	r2, [pc, #188]	; (8003cf0 <__NVIC_SetPriority+0xd4>)
 8003c34:	1dfb      	adds	r3, r7, #7
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	b25b      	sxtb	r3, r3
 8003c3a:	089b      	lsrs	r3, r3, #2
 8003c3c:	33c0      	adds	r3, #192	; 0xc0
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	589b      	ldr	r3, [r3, r2]
 8003c42:	1dfa      	adds	r2, r7, #7
 8003c44:	7812      	ldrb	r2, [r2, #0]
 8003c46:	0011      	movs	r1, r2
 8003c48:	2203      	movs	r2, #3
 8003c4a:	400a      	ands	r2, r1
 8003c4c:	00d2      	lsls	r2, r2, #3
 8003c4e:	21ff      	movs	r1, #255	; 0xff
 8003c50:	4091      	lsls	r1, r2
 8003c52:	000a      	movs	r2, r1
 8003c54:	43d2      	mvns	r2, r2
 8003c56:	401a      	ands	r2, r3
 8003c58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	019b      	lsls	r3, r3, #6
 8003c5e:	22ff      	movs	r2, #255	; 0xff
 8003c60:	401a      	ands	r2, r3
 8003c62:	1dfb      	adds	r3, r7, #7
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	0018      	movs	r0, r3
 8003c68:	2303      	movs	r3, #3
 8003c6a:	4003      	ands	r3, r0
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c70:	481f      	ldr	r0, [pc, #124]	; (8003cf0 <__NVIC_SetPriority+0xd4>)
 8003c72:	1dfb      	adds	r3, r7, #7
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	b25b      	sxtb	r3, r3
 8003c78:	089b      	lsrs	r3, r3, #2
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	33c0      	adds	r3, #192	; 0xc0
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003c82:	e031      	b.n	8003ce8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c84:	4a1b      	ldr	r2, [pc, #108]	; (8003cf4 <__NVIC_SetPriority+0xd8>)
 8003c86:	1dfb      	adds	r3, r7, #7
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	0019      	movs	r1, r3
 8003c8c:	230f      	movs	r3, #15
 8003c8e:	400b      	ands	r3, r1
 8003c90:	3b08      	subs	r3, #8
 8003c92:	089b      	lsrs	r3, r3, #2
 8003c94:	3306      	adds	r3, #6
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	18d3      	adds	r3, r2, r3
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	1dfa      	adds	r2, r7, #7
 8003ca0:	7812      	ldrb	r2, [r2, #0]
 8003ca2:	0011      	movs	r1, r2
 8003ca4:	2203      	movs	r2, #3
 8003ca6:	400a      	ands	r2, r1
 8003ca8:	00d2      	lsls	r2, r2, #3
 8003caa:	21ff      	movs	r1, #255	; 0xff
 8003cac:	4091      	lsls	r1, r2
 8003cae:	000a      	movs	r2, r1
 8003cb0:	43d2      	mvns	r2, r2
 8003cb2:	401a      	ands	r2, r3
 8003cb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	019b      	lsls	r3, r3, #6
 8003cba:	22ff      	movs	r2, #255	; 0xff
 8003cbc:	401a      	ands	r2, r3
 8003cbe:	1dfb      	adds	r3, r7, #7
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	4003      	ands	r3, r0
 8003cc8:	00db      	lsls	r3, r3, #3
 8003cca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ccc:	4809      	ldr	r0, [pc, #36]	; (8003cf4 <__NVIC_SetPriority+0xd8>)
 8003cce:	1dfb      	adds	r3, r7, #7
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	001c      	movs	r4, r3
 8003cd4:	230f      	movs	r3, #15
 8003cd6:	4023      	ands	r3, r4
 8003cd8:	3b08      	subs	r3, #8
 8003cda:	089b      	lsrs	r3, r3, #2
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	3306      	adds	r3, #6
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	18c3      	adds	r3, r0, r3
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	601a      	str	r2, [r3, #0]
}
 8003ce8:	46c0      	nop			; (mov r8, r8)
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b003      	add	sp, #12
 8003cee:	bd90      	pop	{r4, r7, pc}
 8003cf0:	e000e100 	.word	0xe000e100
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	1e5a      	subs	r2, r3, #1
 8003d04:	2380      	movs	r3, #128	; 0x80
 8003d06:	045b      	lsls	r3, r3, #17
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d301      	bcc.n	8003d10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e010      	b.n	8003d32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d10:	4b0a      	ldr	r3, [pc, #40]	; (8003d3c <SysTick_Config+0x44>)
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	3a01      	subs	r2, #1
 8003d16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d18:	2301      	movs	r3, #1
 8003d1a:	425b      	negs	r3, r3
 8003d1c:	2103      	movs	r1, #3
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f7ff ff7c 	bl	8003c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <SysTick_Config+0x44>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d2a:	4b04      	ldr	r3, [pc, #16]	; (8003d3c <SysTick_Config+0x44>)
 8003d2c:	2207      	movs	r2, #7
 8003d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	0018      	movs	r0, r3
 8003d34:	46bd      	mov	sp, r7
 8003d36:	b002      	add	sp, #8
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	e000e010 	.word	0xe000e010

08003d40 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
 8003d4a:	210f      	movs	r1, #15
 8003d4c:	187b      	adds	r3, r7, r1
 8003d4e:	1c02      	adds	r2, r0, #0
 8003d50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	187b      	adds	r3, r7, r1
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	b25b      	sxtb	r3, r3
 8003d5a:	0011      	movs	r1, r2
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f7ff ff5d 	bl	8003c1c <__NVIC_SetPriority>
}
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b004      	add	sp, #16
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b082      	sub	sp, #8
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	0002      	movs	r2, r0
 8003d72:	1dfb      	adds	r3, r7, #7
 8003d74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d76:	1dfb      	adds	r3, r7, #7
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	b25b      	sxtb	r3, r3
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f7ff ff33 	bl	8003be8 <__NVIC_EnableIRQ>
}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	46bd      	mov	sp, r7
 8003d86:	b002      	add	sp, #8
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b082      	sub	sp, #8
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	0018      	movs	r0, r3
 8003d96:	f7ff ffaf 	bl	8003cf8 <SysTick_Config>
 8003d9a:	0003      	movs	r3, r0
}
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b002      	add	sp, #8
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2221      	movs	r2, #33	; 0x21
 8003db0:	5c9b      	ldrb	r3, [r3, r2]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d008      	beq.n	8003dca <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2204      	movs	r2, #4
 8003dbc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e020      	b.n	8003e0c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	210e      	movs	r1, #14
 8003dd6:	438a      	bics	r2, r1
 8003dd8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2101      	movs	r1, #1
 8003de6:	438a      	bics	r2, r1
 8003de8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df2:	2101      	movs	r1, #1
 8003df4:	4091      	lsls	r1, r2
 8003df6:	000a      	movs	r2, r1
 8003df8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2221      	movs	r2, #33	; 0x21
 8003dfe:	2101      	movs	r1, #1
 8003e00:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	2100      	movs	r1, #0
 8003e08:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	b002      	add	sp, #8
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e1c:	210f      	movs	r1, #15
 8003e1e:	187b      	adds	r3, r7, r1
 8003e20:	2200      	movs	r2, #0
 8003e22:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2221      	movs	r2, #33	; 0x21
 8003e28:	5c9b      	ldrb	r3, [r3, r2]
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d006      	beq.n	8003e3e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2204      	movs	r2, #4
 8003e34:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003e36:	187b      	adds	r3, r7, r1
 8003e38:	2201      	movs	r2, #1
 8003e3a:	701a      	strb	r2, [r3, #0]
 8003e3c:	e028      	b.n	8003e90 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	210e      	movs	r1, #14
 8003e4a:	438a      	bics	r2, r1
 8003e4c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2101      	movs	r1, #1
 8003e5a:	438a      	bics	r2, r1
 8003e5c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e66:	2101      	movs	r1, #1
 8003e68:	4091      	lsls	r1, r2
 8003e6a:	000a      	movs	r2, r1
 8003e6c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2221      	movs	r2, #33	; 0x21
 8003e72:	2101      	movs	r1, #1
 8003e74:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d004      	beq.n	8003e90 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	0010      	movs	r0, r2
 8003e8e:	4798      	blx	r3
    } 
  }
  return status;
 8003e90:	230f      	movs	r3, #15
 8003e92:	18fb      	adds	r3, r7, r3
 8003e94:	781b      	ldrb	r3, [r3, #0]
}
 8003e96:	0018      	movs	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b004      	add	sp, #16
 8003e9c:	bd80      	pop	{r7, pc}
	...

08003ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eae:	e155      	b.n	800415c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	4091      	lsls	r1, r2
 8003eba:	000a      	movs	r2, r1
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d100      	bne.n	8003ec8 <HAL_GPIO_Init+0x28>
 8003ec6:	e146      	b.n	8004156 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	2203      	movs	r2, #3
 8003ece:	4013      	ands	r3, r2
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d005      	beq.n	8003ee0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2203      	movs	r2, #3
 8003eda:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d130      	bne.n	8003f42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	2203      	movs	r2, #3
 8003eec:	409a      	lsls	r2, r3
 8003eee:	0013      	movs	r3, r2
 8003ef0:	43da      	mvns	r2, r3
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	409a      	lsls	r2, r3
 8003f02:	0013      	movs	r3, r2
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f16:	2201      	movs	r2, #1
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	0013      	movs	r3, r2
 8003f1e:	43da      	mvns	r2, r3
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	4013      	ands	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	091b      	lsrs	r3, r3, #4
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	401a      	ands	r2, r3
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	409a      	lsls	r2, r3
 8003f34:	0013      	movs	r3, r2
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2203      	movs	r2, #3
 8003f48:	4013      	ands	r3, r2
 8003f4a:	2b03      	cmp	r3, #3
 8003f4c:	d017      	beq.n	8003f7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	2203      	movs	r2, #3
 8003f5a:	409a      	lsls	r2, r3
 8003f5c:	0013      	movs	r3, r2
 8003f5e:	43da      	mvns	r2, r3
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	4013      	ands	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	409a      	lsls	r2, r3
 8003f70:	0013      	movs	r3, r2
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	2203      	movs	r2, #3
 8003f84:	4013      	ands	r3, r2
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d123      	bne.n	8003fd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	08da      	lsrs	r2, r3, #3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	3208      	adds	r2, #8
 8003f92:	0092      	lsls	r2, r2, #2
 8003f94:	58d3      	ldr	r3, [r2, r3]
 8003f96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	2207      	movs	r2, #7
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	220f      	movs	r2, #15
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	0013      	movs	r3, r2
 8003fa6:	43da      	mvns	r2, r3
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	4013      	ands	r3, r2
 8003fac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	691a      	ldr	r2, [r3, #16]
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2107      	movs	r1, #7
 8003fb6:	400b      	ands	r3, r1
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	0013      	movs	r3, r2
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	08da      	lsrs	r2, r3, #3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	3208      	adds	r2, #8
 8003fcc:	0092      	lsls	r2, r2, #2
 8003fce:	6939      	ldr	r1, [r7, #16]
 8003fd0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	2203      	movs	r2, #3
 8003fde:	409a      	lsls	r2, r3
 8003fe0:	0013      	movs	r3, r2
 8003fe2:	43da      	mvns	r2, r3
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2203      	movs	r2, #3
 8003ff0:	401a      	ands	r2, r3
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	409a      	lsls	r2, r3
 8003ff8:	0013      	movs	r3, r2
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	23c0      	movs	r3, #192	; 0xc0
 800400c:	029b      	lsls	r3, r3, #10
 800400e:	4013      	ands	r3, r2
 8004010:	d100      	bne.n	8004014 <HAL_GPIO_Init+0x174>
 8004012:	e0a0      	b.n	8004156 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004014:	4b57      	ldr	r3, [pc, #348]	; (8004174 <HAL_GPIO_Init+0x2d4>)
 8004016:	699a      	ldr	r2, [r3, #24]
 8004018:	4b56      	ldr	r3, [pc, #344]	; (8004174 <HAL_GPIO_Init+0x2d4>)
 800401a:	2101      	movs	r1, #1
 800401c:	430a      	orrs	r2, r1
 800401e:	619a      	str	r2, [r3, #24]
 8004020:	4b54      	ldr	r3, [pc, #336]	; (8004174 <HAL_GPIO_Init+0x2d4>)
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	2201      	movs	r2, #1
 8004026:	4013      	ands	r3, r2
 8004028:	60bb      	str	r3, [r7, #8]
 800402a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800402c:	4a52      	ldr	r2, [pc, #328]	; (8004178 <HAL_GPIO_Init+0x2d8>)
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	089b      	lsrs	r3, r3, #2
 8004032:	3302      	adds	r3, #2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	589b      	ldr	r3, [r3, r2]
 8004038:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	2203      	movs	r2, #3
 800403e:	4013      	ands	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	220f      	movs	r2, #15
 8004044:	409a      	lsls	r2, r3
 8004046:	0013      	movs	r3, r2
 8004048:	43da      	mvns	r2, r3
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	4013      	ands	r3, r2
 800404e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	2390      	movs	r3, #144	; 0x90
 8004054:	05db      	lsls	r3, r3, #23
 8004056:	429a      	cmp	r2, r3
 8004058:	d019      	beq.n	800408e <HAL_GPIO_Init+0x1ee>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a47      	ldr	r2, [pc, #284]	; (800417c <HAL_GPIO_Init+0x2dc>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d013      	beq.n	800408a <HAL_GPIO_Init+0x1ea>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a46      	ldr	r2, [pc, #280]	; (8004180 <HAL_GPIO_Init+0x2e0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00d      	beq.n	8004086 <HAL_GPIO_Init+0x1e6>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a45      	ldr	r2, [pc, #276]	; (8004184 <HAL_GPIO_Init+0x2e4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d007      	beq.n	8004082 <HAL_GPIO_Init+0x1e2>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a44      	ldr	r2, [pc, #272]	; (8004188 <HAL_GPIO_Init+0x2e8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d101      	bne.n	800407e <HAL_GPIO_Init+0x1de>
 800407a:	2304      	movs	r3, #4
 800407c:	e008      	b.n	8004090 <HAL_GPIO_Init+0x1f0>
 800407e:	2305      	movs	r3, #5
 8004080:	e006      	b.n	8004090 <HAL_GPIO_Init+0x1f0>
 8004082:	2303      	movs	r3, #3
 8004084:	e004      	b.n	8004090 <HAL_GPIO_Init+0x1f0>
 8004086:	2302      	movs	r3, #2
 8004088:	e002      	b.n	8004090 <HAL_GPIO_Init+0x1f0>
 800408a:	2301      	movs	r3, #1
 800408c:	e000      	b.n	8004090 <HAL_GPIO_Init+0x1f0>
 800408e:	2300      	movs	r3, #0
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	2103      	movs	r1, #3
 8004094:	400a      	ands	r2, r1
 8004096:	0092      	lsls	r2, r2, #2
 8004098:	4093      	lsls	r3, r2
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040a0:	4935      	ldr	r1, [pc, #212]	; (8004178 <HAL_GPIO_Init+0x2d8>)
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	089b      	lsrs	r3, r3, #2
 80040a6:	3302      	adds	r3, #2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040ae:	4b37      	ldr	r3, [pc, #220]	; (800418c <HAL_GPIO_Init+0x2ec>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	43da      	mvns	r2, r3
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4013      	ands	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	2380      	movs	r3, #128	; 0x80
 80040c4:	025b      	lsls	r3, r3, #9
 80040c6:	4013      	ands	r3, r2
 80040c8:	d003      	beq.n	80040d2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80040d2:	4b2e      	ldr	r3, [pc, #184]	; (800418c <HAL_GPIO_Init+0x2ec>)
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80040d8:	4b2c      	ldr	r3, [pc, #176]	; (800418c <HAL_GPIO_Init+0x2ec>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	43da      	mvns	r2, r3
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4013      	ands	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	2380      	movs	r3, #128	; 0x80
 80040ee:	029b      	lsls	r3, r3, #10
 80040f0:	4013      	ands	r3, r2
 80040f2:	d003      	beq.n	80040fc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80040fc:	4b23      	ldr	r3, [pc, #140]	; (800418c <HAL_GPIO_Init+0x2ec>)
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004102:	4b22      	ldr	r3, [pc, #136]	; (800418c <HAL_GPIO_Init+0x2ec>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	43da      	mvns	r2, r3
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	4013      	ands	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	2380      	movs	r3, #128	; 0x80
 8004118:	035b      	lsls	r3, r3, #13
 800411a:	4013      	ands	r3, r2
 800411c:	d003      	beq.n	8004126 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	4313      	orrs	r3, r2
 8004124:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004126:	4b19      	ldr	r3, [pc, #100]	; (800418c <HAL_GPIO_Init+0x2ec>)
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800412c:	4b17      	ldr	r3, [pc, #92]	; (800418c <HAL_GPIO_Init+0x2ec>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	43da      	mvns	r2, r3
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	4013      	ands	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	2380      	movs	r3, #128	; 0x80
 8004142:	039b      	lsls	r3, r3, #14
 8004144:	4013      	ands	r3, r2
 8004146:	d003      	beq.n	8004150 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4313      	orrs	r3, r2
 800414e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004150:	4b0e      	ldr	r3, [pc, #56]	; (800418c <HAL_GPIO_Init+0x2ec>)
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	3301      	adds	r3, #1
 800415a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	40da      	lsrs	r2, r3
 8004164:	1e13      	subs	r3, r2, #0
 8004166:	d000      	beq.n	800416a <HAL_GPIO_Init+0x2ca>
 8004168:	e6a2      	b.n	8003eb0 <HAL_GPIO_Init+0x10>
  } 
}
 800416a:	46c0      	nop			; (mov r8, r8)
 800416c:	46c0      	nop			; (mov r8, r8)
 800416e:	46bd      	mov	sp, r7
 8004170:	b006      	add	sp, #24
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40021000 	.word	0x40021000
 8004178:	40010000 	.word	0x40010000
 800417c:	48000400 	.word	0x48000400
 8004180:	48000800 	.word	0x48000800
 8004184:	48000c00 	.word	0x48000c00
 8004188:	48001000 	.word	0x48001000
 800418c:	40010400 	.word	0x40010400

08004190 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	000a      	movs	r2, r1
 800419a:	1cbb      	adds	r3, r7, #2
 800419c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	1cba      	adds	r2, r7, #2
 80041a4:	8812      	ldrh	r2, [r2, #0]
 80041a6:	4013      	ands	r3, r2
 80041a8:	d004      	beq.n	80041b4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80041aa:	230f      	movs	r3, #15
 80041ac:	18fb      	adds	r3, r7, r3
 80041ae:	2201      	movs	r2, #1
 80041b0:	701a      	strb	r2, [r3, #0]
 80041b2:	e003      	b.n	80041bc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041b4:	230f      	movs	r3, #15
 80041b6:	18fb      	adds	r3, r7, r3
 80041b8:	2200      	movs	r2, #0
 80041ba:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80041bc:	230f      	movs	r3, #15
 80041be:	18fb      	adds	r3, r7, r3
 80041c0:	781b      	ldrb	r3, [r3, #0]
  }
 80041c2:	0018      	movs	r0, r3
 80041c4:	46bd      	mov	sp, r7
 80041c6:	b004      	add	sp, #16
 80041c8:	bd80      	pop	{r7, pc}

080041ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b082      	sub	sp, #8
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
 80041d2:	0008      	movs	r0, r1
 80041d4:	0011      	movs	r1, r2
 80041d6:	1cbb      	adds	r3, r7, #2
 80041d8:	1c02      	adds	r2, r0, #0
 80041da:	801a      	strh	r2, [r3, #0]
 80041dc:	1c7b      	adds	r3, r7, #1
 80041de:	1c0a      	adds	r2, r1, #0
 80041e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041e2:	1c7b      	adds	r3, r7, #1
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d004      	beq.n	80041f4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041ea:	1cbb      	adds	r3, r7, #2
 80041ec:	881a      	ldrh	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041f2:	e003      	b.n	80041fc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041f4:	1cbb      	adds	r3, r7, #2
 80041f6:	881a      	ldrh	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80041fc:	46c0      	nop			; (mov r8, r8)
 80041fe:	46bd      	mov	sp, r7
 8004200:	b002      	add	sp, #8
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	000a      	movs	r2, r1
 800420e:	1cbb      	adds	r3, r7, #2
 8004210:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004218:	1cbb      	adds	r3, r7, #2
 800421a:	881b      	ldrh	r3, [r3, #0]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4013      	ands	r3, r2
 8004220:	041a      	lsls	r2, r3, #16
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	43db      	mvns	r3, r3
 8004226:	1cb9      	adds	r1, r7, #2
 8004228:	8809      	ldrh	r1, [r1, #0]
 800422a:	400b      	ands	r3, r1
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	619a      	str	r2, [r3, #24]
}
 8004232:	46c0      	nop			; (mov r8, r8)
 8004234:	46bd      	mov	sp, r7
 8004236:	b004      	add	sp, #16
 8004238:	bd80      	pop	{r7, pc}
	...

0800423c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	0002      	movs	r2, r0
 8004244:	1dbb      	adds	r3, r7, #6
 8004246:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004248:	4b09      	ldr	r3, [pc, #36]	; (8004270 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	1dba      	adds	r2, r7, #6
 800424e:	8812      	ldrh	r2, [r2, #0]
 8004250:	4013      	ands	r3, r2
 8004252:	d008      	beq.n	8004266 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004254:	4b06      	ldr	r3, [pc, #24]	; (8004270 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004256:	1dba      	adds	r2, r7, #6
 8004258:	8812      	ldrh	r2, [r2, #0]
 800425a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800425c:	1dbb      	adds	r3, r7, #6
 800425e:	881b      	ldrh	r3, [r3, #0]
 8004260:	0018      	movs	r0, r3
 8004262:	f7fc ff59 	bl	8001118 <HAL_GPIO_EXTI_Callback>
  }
}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	46bd      	mov	sp, r7
 800426a:	b002      	add	sp, #8
 800426c:	bd80      	pop	{r7, pc}
 800426e:	46c0      	nop			; (mov r8, r8)
 8004270:	40010400 	.word	0x40010400

08004274 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004276:	b08b      	sub	sp, #44	; 0x2c
 8004278:	af06      	add	r7, sp, #24
 800427a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e0ff      	b.n	8004486 <HAL_PCD_Init+0x212>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a81      	ldr	r2, [pc, #516]	; (8004490 <HAL_PCD_Init+0x21c>)
 800428a:	5c9b      	ldrb	r3, [r3, r2]
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d108      	bne.n	80042a4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	23aa      	movs	r3, #170	; 0xaa
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	2100      	movs	r1, #0
 800429a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	0018      	movs	r0, r3
 80042a0:	f008 fd70 	bl	800cd84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a7a      	ldr	r2, [pc, #488]	; (8004490 <HAL_PCD_Init+0x21c>)
 80042a8:	2103      	movs	r1, #3
 80042aa:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	0018      	movs	r0, r3
 80042b2:	f004 fe0f 	bl	8008ed4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042b6:	230f      	movs	r3, #15
 80042b8:	18fb      	adds	r3, r7, r3
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	e058      	b.n	8004372 <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80042c0:	200f      	movs	r0, #15
 80042c2:	183b      	adds	r3, r7, r0
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	6879      	ldr	r1, [r7, #4]
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	0013      	movs	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	189b      	adds	r3, r3, r2
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	18cb      	adds	r3, r1, r3
 80042d4:	3301      	adds	r3, #1
 80042d6:	2201      	movs	r2, #1
 80042d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042da:	183b      	adds	r3, r7, r0
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	1c5a      	adds	r2, r3, #1
 80042e2:	0013      	movs	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	189b      	adds	r3, r3, r2
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	183a      	adds	r2, r7, r0
 80042ec:	7812      	ldrb	r2, [r2, #0]
 80042ee:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80042f0:	0004      	movs	r4, r0
 80042f2:	183b      	adds	r3, r7, r0
 80042f4:	781a      	ldrb	r2, [r3, #0]
 80042f6:	193b      	adds	r3, r7, r4
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	b298      	uxth	r0, r3
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	0013      	movs	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	189b      	adds	r3, r3, r2
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	18cb      	adds	r3, r1, r3
 8004308:	3336      	adds	r3, #54	; 0x36
 800430a:	1c02      	adds	r2, r0, #0
 800430c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800430e:	193b      	adds	r3, r7, r4
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	0013      	movs	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	189b      	adds	r3, r3, r2
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	18cb      	adds	r3, r1, r3
 8004320:	3303      	adds	r3, #3
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004326:	193b      	adds	r3, r7, r4
 8004328:	781a      	ldrb	r2, [r3, #0]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	0013      	movs	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	189b      	adds	r3, r3, r2
 8004332:	00db      	lsls	r3, r3, #3
 8004334:	18cb      	adds	r3, r1, r3
 8004336:	3338      	adds	r3, #56	; 0x38
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800433c:	193b      	adds	r3, r7, r4
 800433e:	781a      	ldrb	r2, [r3, #0]
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	0013      	movs	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	189b      	adds	r3, r3, r2
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	18cb      	adds	r3, r1, r3
 800434c:	333c      	adds	r3, #60	; 0x3c
 800434e:	2200      	movs	r2, #0
 8004350:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004352:	193b      	adds	r3, r7, r4
 8004354:	781a      	ldrb	r2, [r3, #0]
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	0013      	movs	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	189b      	adds	r3, r3, r2
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	18cb      	adds	r3, r1, r3
 8004362:	3340      	adds	r3, #64	; 0x40
 8004364:	2200      	movs	r2, #0
 8004366:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004368:	193b      	adds	r3, r7, r4
 800436a:	781a      	ldrb	r2, [r3, #0]
 800436c:	193b      	adds	r3, r7, r4
 800436e:	3201      	adds	r2, #1
 8004370:	701a      	strb	r2, [r3, #0]
 8004372:	210f      	movs	r1, #15
 8004374:	187b      	adds	r3, r7, r1
 8004376:	781a      	ldrb	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	429a      	cmp	r2, r3
 800437e:	d39f      	bcc.n	80042c0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004380:	187b      	adds	r3, r7, r1
 8004382:	2200      	movs	r2, #0
 8004384:	701a      	strb	r2, [r3, #0]
 8004386:	e056      	b.n	8004436 <HAL_PCD_Init+0x1c2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004388:	240f      	movs	r4, #15
 800438a:	193b      	adds	r3, r7, r4
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	236a      	movs	r3, #106	; 0x6a
 8004392:	33ff      	adds	r3, #255	; 0xff
 8004394:	0019      	movs	r1, r3
 8004396:	0013      	movs	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	189b      	adds	r3, r3, r2
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	18c3      	adds	r3, r0, r3
 80043a0:	185b      	adds	r3, r3, r1
 80043a2:	2200      	movs	r2, #0
 80043a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043a6:	193b      	adds	r3, r7, r4
 80043a8:	781a      	ldrb	r2, [r3, #0]
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	23b4      	movs	r3, #180	; 0xb4
 80043ae:	0059      	lsls	r1, r3, #1
 80043b0:	0013      	movs	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	189b      	adds	r3, r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	18c3      	adds	r3, r0, r3
 80043ba:	185b      	adds	r3, r3, r1
 80043bc:	193a      	adds	r2, r7, r4
 80043be:	7812      	ldrb	r2, [r2, #0]
 80043c0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043c2:	193b      	adds	r3, r7, r4
 80043c4:	781a      	ldrb	r2, [r3, #0]
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	236c      	movs	r3, #108	; 0x6c
 80043ca:	33ff      	adds	r3, #255	; 0xff
 80043cc:	0019      	movs	r1, r3
 80043ce:	0013      	movs	r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	189b      	adds	r3, r3, r2
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	18c3      	adds	r3, r0, r3
 80043d8:	185b      	adds	r3, r3, r1
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80043de:	193b      	adds	r3, r7, r4
 80043e0:	781a      	ldrb	r2, [r3, #0]
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	23bc      	movs	r3, #188	; 0xbc
 80043e6:	0059      	lsls	r1, r3, #1
 80043e8:	0013      	movs	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	189b      	adds	r3, r3, r2
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	18c3      	adds	r3, r0, r3
 80043f2:	185b      	adds	r3, r3, r1
 80043f4:	2200      	movs	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80043f8:	193b      	adds	r3, r7, r4
 80043fa:	781a      	ldrb	r2, [r3, #0]
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	23be      	movs	r3, #190	; 0xbe
 8004400:	0059      	lsls	r1, r3, #1
 8004402:	0013      	movs	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	189b      	adds	r3, r3, r2
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	18c3      	adds	r3, r0, r3
 800440c:	185b      	adds	r3, r3, r1
 800440e:	2200      	movs	r2, #0
 8004410:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004412:	193b      	adds	r3, r7, r4
 8004414:	781a      	ldrb	r2, [r3, #0]
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	23c0      	movs	r3, #192	; 0xc0
 800441a:	0059      	lsls	r1, r3, #1
 800441c:	0013      	movs	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	189b      	adds	r3, r3, r2
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	18c3      	adds	r3, r0, r3
 8004426:	185b      	adds	r3, r3, r1
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800442c:	193b      	adds	r3, r7, r4
 800442e:	781a      	ldrb	r2, [r3, #0]
 8004430:	193b      	adds	r3, r7, r4
 8004432:	3201      	adds	r2, #1
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	230f      	movs	r3, #15
 8004438:	18fb      	adds	r3, r7, r3
 800443a:	781a      	ldrb	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	429a      	cmp	r2, r3
 8004442:	d3a1      	bcc.n	8004388 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6818      	ldr	r0, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	466a      	mov	r2, sp
 800444c:	0011      	movs	r1, r2
 800444e:	001a      	movs	r2, r3
 8004450:	3210      	adds	r2, #16
 8004452:	ca70      	ldmia	r2!, {r4, r5, r6}
 8004454:	c170      	stmia	r1!, {r4, r5, r6}
 8004456:	ca30      	ldmia	r2!, {r4, r5}
 8004458:	c130      	stmia	r1!, {r4, r5}
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	689a      	ldr	r2, [r3, #8]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f004 fd52 	bl	8008f08 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2224      	movs	r2, #36	; 0x24
 8004468:	2100      	movs	r1, #0
 800446a:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a08      	ldr	r2, [pc, #32]	; (8004490 <HAL_PCD_Init+0x21c>)
 8004470:	2101      	movs	r1, #1
 8004472:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	69db      	ldr	r3, [r3, #28]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d103      	bne.n	8004484 <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	0018      	movs	r0, r3
 8004480:	f001 fd34 	bl	8005eec <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	0018      	movs	r0, r3
 8004488:	46bd      	mov	sp, r7
 800448a:	b005      	add	sp, #20
 800448c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	000002a9 	.word	0x000002a9

08004494 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	23aa      	movs	r3, #170	; 0xaa
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	5cd3      	ldrb	r3, [r2, r3]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d101      	bne.n	80044ac <HAL_PCD_Start+0x18>
 80044a8:	2302      	movs	r3, #2
 80044aa:	e014      	b.n	80044d6 <HAL_PCD_Start+0x42>
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	23aa      	movs	r3, #170	; 0xaa
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	2101      	movs	r1, #1
 80044b4:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	0018      	movs	r0, r3
 80044bc:	f004 fcf4 	bl	8008ea8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	0018      	movs	r0, r3
 80044c6:	f006 fc4f 	bl	800ad68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	23aa      	movs	r3, #170	; 0xaa
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	2100      	movs	r1, #0
 80044d2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	0018      	movs	r0, r3
 80044d8:	46bd      	mov	sp, r7
 80044da:	b002      	add	sp, #8
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	0018      	movs	r0, r3
 80044ee:	f006 fc51 	bl	800ad94 <USB_ReadInterrupts>
 80044f2:	0002      	movs	r2, r0
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	021b      	lsls	r3, r3, #8
 80044f8:	401a      	ands	r2, r3
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	021b      	lsls	r3, r3, #8
 80044fe:	429a      	cmp	r2, r3
 8004500:	d103      	bne.n	800450a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	0018      	movs	r0, r3
 8004506:	f000 fbbb 	bl	8004c80 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	0018      	movs	r0, r3
 8004510:	f006 fc40 	bl	800ad94 <USB_ReadInterrupts>
 8004514:	0002      	movs	r2, r0
 8004516:	2380      	movs	r3, #128	; 0x80
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	401a      	ands	r2, r3
 800451c:	2380      	movs	r3, #128	; 0x80
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	429a      	cmp	r2, r3
 8004522:	d114      	bne.n	800454e <HAL_PCD_IRQHandler+0x6e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2244      	movs	r2, #68	; 0x44
 800452a:	5a9b      	ldrh	r3, [r3, r2]
 800452c:	b29a      	uxth	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	49a2      	ldr	r1, [pc, #648]	; (80047bc <HAL_PCD_IRQHandler+0x2dc>)
 8004534:	400a      	ands	r2, r1
 8004536:	b291      	uxth	r1, r2
 8004538:	2244      	movs	r2, #68	; 0x44
 800453a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	0018      	movs	r0, r3
 8004540:	f008 fcab 	bl	800ce9a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2100      	movs	r1, #0
 8004548:	0018      	movs	r0, r3
 800454a:	f000 f945 	bl	80047d8 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	0018      	movs	r0, r3
 8004554:	f006 fc1e 	bl	800ad94 <USB_ReadInterrupts>
 8004558:	0002      	movs	r2, r0
 800455a:	2380      	movs	r3, #128	; 0x80
 800455c:	01db      	lsls	r3, r3, #7
 800455e:	401a      	ands	r2, r3
 8004560:	2380      	movs	r3, #128	; 0x80
 8004562:	01db      	lsls	r3, r3, #7
 8004564:	429a      	cmp	r2, r3
 8004566:	d10b      	bne.n	8004580 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2244      	movs	r2, #68	; 0x44
 800456e:	5a9b      	ldrh	r3, [r3, r2]
 8004570:	b29a      	uxth	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4992      	ldr	r1, [pc, #584]	; (80047c0 <HAL_PCD_IRQHandler+0x2e0>)
 8004578:	400a      	ands	r2, r1
 800457a:	b291      	uxth	r1, r2
 800457c:	2244      	movs	r2, #68	; 0x44
 800457e:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	0018      	movs	r0, r3
 8004586:	f006 fc05 	bl	800ad94 <USB_ReadInterrupts>
 800458a:	0002      	movs	r2, r0
 800458c:	2380      	movs	r3, #128	; 0x80
 800458e:	019b      	lsls	r3, r3, #6
 8004590:	401a      	ands	r2, r3
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	019b      	lsls	r3, r3, #6
 8004596:	429a      	cmp	r2, r3
 8004598:	d10b      	bne.n	80045b2 <HAL_PCD_IRQHandler+0xd2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2244      	movs	r2, #68	; 0x44
 80045a0:	5a9b      	ldrh	r3, [r3, r2]
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4986      	ldr	r1, [pc, #536]	; (80047c4 <HAL_PCD_IRQHandler+0x2e4>)
 80045aa:	400a      	ands	r2, r1
 80045ac:	b291      	uxth	r1, r2
 80045ae:	2244      	movs	r2, #68	; 0x44
 80045b0:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	0018      	movs	r0, r3
 80045b8:	f006 fbec 	bl	800ad94 <USB_ReadInterrupts>
 80045bc:	0002      	movs	r2, r0
 80045be:	2380      	movs	r3, #128	; 0x80
 80045c0:	015b      	lsls	r3, r3, #5
 80045c2:	401a      	ands	r2, r3
 80045c4:	2380      	movs	r3, #128	; 0x80
 80045c6:	015b      	lsls	r3, r3, #5
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d137      	bne.n	800463c <HAL_PCD_IRQHandler+0x15c>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2240      	movs	r2, #64	; 0x40
 80045d2:	5a9b      	ldrh	r3, [r3, r2]
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2104      	movs	r1, #4
 80045dc:	438a      	bics	r2, r1
 80045de:	b291      	uxth	r1, r2
 80045e0:	2240      	movs	r2, #64	; 0x40
 80045e2:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2240      	movs	r2, #64	; 0x40
 80045ea:	5a9b      	ldrh	r3, [r3, r2]
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2108      	movs	r1, #8
 80045f4:	438a      	bics	r2, r1
 80045f6:	b291      	uxth	r1, r2
 80045f8:	2240      	movs	r2, #64	; 0x40
 80045fa:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	23b8      	movs	r3, #184	; 0xb8
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	5cd3      	ldrb	r3, [r2, r3]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d109      	bne.n	800461c <HAL_PCD_IRQHandler+0x13c>
    {
      hpcd->LPM_State = LPM_L0;
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	23b8      	movs	r3, #184	; 0xb8
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	2100      	movs	r1, #0
 8004610:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2100      	movs	r1, #0
 8004616:	0018      	movs	r0, r3
 8004618:	f001 fc92 	bl	8005f40 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	0018      	movs	r0, r3
 8004620:	f008 fc7c 	bl	800cf1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2244      	movs	r2, #68	; 0x44
 800462a:	5a9b      	ldrh	r3, [r3, r2]
 800462c:	b29a      	uxth	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4965      	ldr	r1, [pc, #404]	; (80047c8 <HAL_PCD_IRQHandler+0x2e8>)
 8004634:	400a      	ands	r2, r1
 8004636:	b291      	uxth	r1, r2
 8004638:	2244      	movs	r2, #68	; 0x44
 800463a:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	0018      	movs	r0, r3
 8004642:	f006 fba7 	bl	800ad94 <USB_ReadInterrupts>
 8004646:	0002      	movs	r2, r0
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	011b      	lsls	r3, r3, #4
 800464c:	401a      	ands	r2, r3
 800464e:	2380      	movs	r3, #128	; 0x80
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	429a      	cmp	r2, r3
 8004654:	d127      	bne.n	80046a6 <HAL_PCD_IRQHandler+0x1c6>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2240      	movs	r2, #64	; 0x40
 800465c:	5a9b      	ldrh	r3, [r3, r2]
 800465e:	b29a      	uxth	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2108      	movs	r1, #8
 8004666:	430a      	orrs	r2, r1
 8004668:	b291      	uxth	r1, r2
 800466a:	2240      	movs	r2, #64	; 0x40
 800466c:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2244      	movs	r2, #68	; 0x44
 8004674:	5a9b      	ldrh	r3, [r3, r2]
 8004676:	b29a      	uxth	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4953      	ldr	r1, [pc, #332]	; (80047cc <HAL_PCD_IRQHandler+0x2ec>)
 800467e:	400a      	ands	r2, r1
 8004680:	b291      	uxth	r1, r2
 8004682:	2244      	movs	r2, #68	; 0x44
 8004684:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2240      	movs	r2, #64	; 0x40
 800468c:	5a9b      	ldrh	r3, [r3, r2]
 800468e:	b29a      	uxth	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2104      	movs	r1, #4
 8004696:	430a      	orrs	r2, r1
 8004698:	b291      	uxth	r1, r2
 800469a:	2240      	movs	r2, #64	; 0x40
 800469c:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	0018      	movs	r0, r3
 80046a2:	f008 fc1f 	bl	800cee4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	0018      	movs	r0, r3
 80046ac:	f006 fb72 	bl	800ad94 <USB_ReadInterrupts>
 80046b0:	0003      	movs	r3, r0
 80046b2:	2280      	movs	r2, #128	; 0x80
 80046b4:	4013      	ands	r3, r2
 80046b6:	2b80      	cmp	r3, #128	; 0x80
 80046b8:	d145      	bne.n	8004746 <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2244      	movs	r2, #68	; 0x44
 80046c0:	5a9b      	ldrh	r3, [r3, r2]
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2180      	movs	r1, #128	; 0x80
 80046ca:	438a      	bics	r2, r1
 80046cc:	b291      	uxth	r1, r2
 80046ce:	2244      	movs	r2, #68	; 0x44
 80046d0:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	23b8      	movs	r3, #184	; 0xb8
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	5cd3      	ldrb	r3, [r2, r3]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d12f      	bne.n	800473e <HAL_PCD_IRQHandler+0x25e>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2240      	movs	r2, #64	; 0x40
 80046e4:	5a9b      	ldrh	r3, [r3, r2]
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2104      	movs	r1, #4
 80046ee:	430a      	orrs	r2, r1
 80046f0:	b291      	uxth	r1, r2
 80046f2:	2240      	movs	r2, #64	; 0x40
 80046f4:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2240      	movs	r2, #64	; 0x40
 80046fc:	5a9b      	ldrh	r3, [r3, r2]
 80046fe:	b29a      	uxth	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2108      	movs	r1, #8
 8004706:	430a      	orrs	r2, r1
 8004708:	b291      	uxth	r1, r2
 800470a:	2240      	movs	r2, #64	; 0x40
 800470c:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	23b8      	movs	r3, #184	; 0xb8
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	2101      	movs	r1, #1
 8004716:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2254      	movs	r2, #84	; 0x54
 800471e:	5a9b      	ldrh	r3, [r3, r2]
 8004720:	b29b      	uxth	r3, r3
 8004722:	089b      	lsrs	r3, r3, #2
 8004724:	223c      	movs	r2, #60	; 0x3c
 8004726:	4013      	ands	r3, r2
 8004728:	0019      	movs	r1, r3
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	23b9      	movs	r3, #185	; 0xb9
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2101      	movs	r1, #1
 8004736:	0018      	movs	r0, r3
 8004738:	f001 fc02 	bl	8005f40 <HAL_PCDEx_LPM_Callback>
 800473c:	e003      	b.n	8004746 <HAL_PCD_IRQHandler+0x266>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	0018      	movs	r0, r3
 8004742:	f008 fbcf 	bl	800cee4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	0018      	movs	r0, r3
 800474c:	f006 fb22 	bl	800ad94 <USB_ReadInterrupts>
 8004750:	0002      	movs	r2, r0
 8004752:	2380      	movs	r3, #128	; 0x80
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	401a      	ands	r2, r3
 8004758:	2380      	movs	r3, #128	; 0x80
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	429a      	cmp	r2, r3
 800475e:	d10f      	bne.n	8004780 <HAL_PCD_IRQHandler+0x2a0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2244      	movs	r2, #68	; 0x44
 8004766:	5a9b      	ldrh	r3, [r3, r2]
 8004768:	b29a      	uxth	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4918      	ldr	r1, [pc, #96]	; (80047d0 <HAL_PCD_IRQHandler+0x2f0>)
 8004770:	400a      	ands	r2, r1
 8004772:	b291      	uxth	r1, r2
 8004774:	2244      	movs	r2, #68	; 0x44
 8004776:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	0018      	movs	r0, r3
 800477c:	f008 fb7e 	bl	800ce7c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	0018      	movs	r0, r3
 8004786:	f006 fb05 	bl	800ad94 <USB_ReadInterrupts>
 800478a:	0002      	movs	r2, r0
 800478c:	2380      	movs	r3, #128	; 0x80
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	401a      	ands	r2, r3
 8004792:	2380      	movs	r3, #128	; 0x80
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	429a      	cmp	r2, r3
 8004798:	d10b      	bne.n	80047b2 <HAL_PCD_IRQHandler+0x2d2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2244      	movs	r2, #68	; 0x44
 80047a0:	5a9b      	ldrh	r3, [r3, r2]
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	490a      	ldr	r1, [pc, #40]	; (80047d4 <HAL_PCD_IRQHandler+0x2f4>)
 80047aa:	400a      	ands	r2, r1
 80047ac:	b291      	uxth	r1, r2
 80047ae:	2244      	movs	r2, #68	; 0x44
 80047b0:	5299      	strh	r1, [r3, r2]
  }
}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b002      	add	sp, #8
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	fffffbff 	.word	0xfffffbff
 80047c0:	ffffbfff 	.word	0xffffbfff
 80047c4:	ffffdfff 	.word	0xffffdfff
 80047c8:	ffffefff 	.word	0xffffefff
 80047cc:	fffff7ff 	.word	0xfffff7ff
 80047d0:	fffffdff 	.word	0xfffffdff
 80047d4:	fffffeff 	.word	0xfffffeff

080047d8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	000a      	movs	r2, r1
 80047e2:	1cfb      	adds	r3, r7, #3
 80047e4:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	23aa      	movs	r3, #170	; 0xaa
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	5cd3      	ldrb	r3, [r2, r3]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_PCD_SetAddress+0x1e>
 80047f2:	2302      	movs	r3, #2
 80047f4:	e017      	b.n	8004826 <HAL_PCD_SetAddress+0x4e>
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	23aa      	movs	r3, #170	; 0xaa
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	2101      	movs	r1, #1
 80047fe:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	1cfa      	adds	r2, r7, #3
 8004804:	2124      	movs	r1, #36	; 0x24
 8004806:	7812      	ldrb	r2, [r2, #0]
 8004808:	545a      	strb	r2, [r3, r1]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	1cfb      	adds	r3, r7, #3
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	0019      	movs	r1, r3
 8004814:	0010      	movs	r0, r2
 8004816:	f006 fa93 	bl	800ad40 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	23aa      	movs	r3, #170	; 0xaa
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	2100      	movs	r1, #0
 8004822:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	0018      	movs	r0, r3
 8004828:	46bd      	mov	sp, r7
 800482a:	b002      	add	sp, #8
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800482e:	b590      	push	{r4, r7, lr}
 8004830:	b085      	sub	sp, #20
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
 8004836:	000c      	movs	r4, r1
 8004838:	0010      	movs	r0, r2
 800483a:	0019      	movs	r1, r3
 800483c:	1cfb      	adds	r3, r7, #3
 800483e:	1c22      	adds	r2, r4, #0
 8004840:	701a      	strb	r2, [r3, #0]
 8004842:	003b      	movs	r3, r7
 8004844:	1c02      	adds	r2, r0, #0
 8004846:	801a      	strh	r2, [r3, #0]
 8004848:	1cbb      	adds	r3, r7, #2
 800484a:	1c0a      	adds	r2, r1, #0
 800484c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 800484e:	230b      	movs	r3, #11
 8004850:	18fb      	adds	r3, r7, r3
 8004852:	2200      	movs	r2, #0
 8004854:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004856:	1cfb      	adds	r3, r7, #3
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	b25b      	sxtb	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	da0f      	bge.n	8004880 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004860:	1cfb      	adds	r3, r7, #3
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	2207      	movs	r2, #7
 8004866:	4013      	ands	r3, r2
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	0013      	movs	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	189b      	adds	r3, r3, r2
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	18d3      	adds	r3, r2, r3
 8004876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	705a      	strb	r2, [r3, #1]
 800487e:	e00f      	b.n	80048a0 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004880:	1cfb      	adds	r3, r7, #3
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	2207      	movs	r2, #7
 8004886:	401a      	ands	r2, r3
 8004888:	0013      	movs	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	189b      	adds	r3, r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	3369      	adds	r3, #105	; 0x69
 8004892:	33ff      	adds	r3, #255	; 0xff
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	18d3      	adds	r3, r2, r3
 8004898:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048a0:	1cfb      	adds	r3, r7, #3
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	2207      	movs	r2, #7
 80048a6:	4013      	ands	r3, r2
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048ae:	003b      	movs	r3, r7
 80048b0:	881a      	ldrh	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	1cba      	adds	r2, r7, #2
 80048ba:	7812      	ldrb	r2, [r2, #0]
 80048bc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	785b      	ldrb	r3, [r3, #1]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d004      	beq.n	80048d0 <HAL_PCD_EP_Open+0xa2>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80048d0:	1cbb      	adds	r3, r7, #2
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d102      	bne.n	80048de <HAL_PCD_EP_Open+0xb0>
  {
    ep->data_pid_start = 0U;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	23aa      	movs	r3, #170	; 0xaa
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	5cd3      	ldrb	r3, [r2, r3]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <HAL_PCD_EP_Open+0xc0>
 80048ea:	2302      	movs	r3, #2
 80048ec:	e013      	b.n	8004916 <HAL_PCD_EP_Open+0xe8>
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	23aa      	movs	r3, #170	; 0xaa
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	2101      	movs	r1, #1
 80048f6:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	0011      	movs	r1, r2
 8004900:	0018      	movs	r0, r3
 8004902:	f004 fb2d 	bl	8008f60 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	23aa      	movs	r3, #170	; 0xaa
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	2100      	movs	r1, #0
 800490e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8004910:	230b      	movs	r3, #11
 8004912:	18fb      	adds	r3, r7, r3
 8004914:	781b      	ldrb	r3, [r3, #0]
}
 8004916:	0018      	movs	r0, r3
 8004918:	46bd      	mov	sp, r7
 800491a:	b005      	add	sp, #20
 800491c:	bd90      	pop	{r4, r7, pc}

0800491e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b084      	sub	sp, #16
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
 8004926:	000a      	movs	r2, r1
 8004928:	1cfb      	adds	r3, r7, #3
 800492a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800492c:	1cfb      	adds	r3, r7, #3
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	b25b      	sxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	da0f      	bge.n	8004956 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004936:	1cfb      	adds	r3, r7, #3
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	2207      	movs	r2, #7
 800493c:	4013      	ands	r3, r2
 800493e:	1c5a      	adds	r2, r3, #1
 8004940:	0013      	movs	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	189b      	adds	r3, r3, r2
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	18d3      	adds	r3, r2, r3
 800494c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2201      	movs	r2, #1
 8004952:	705a      	strb	r2, [r3, #1]
 8004954:	e00f      	b.n	8004976 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004956:	1cfb      	adds	r3, r7, #3
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	2207      	movs	r2, #7
 800495c:	401a      	ands	r2, r3
 800495e:	0013      	movs	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	189b      	adds	r3, r3, r2
 8004964:	00db      	lsls	r3, r3, #3
 8004966:	3369      	adds	r3, #105	; 0x69
 8004968:	33ff      	adds	r3, #255	; 0xff
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	18d3      	adds	r3, r2, r3
 800496e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004976:	1cfb      	adds	r3, r7, #3
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	2207      	movs	r2, #7
 800497c:	4013      	ands	r3, r2
 800497e:	b2da      	uxtb	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	23aa      	movs	r3, #170	; 0xaa
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	5cd3      	ldrb	r3, [r2, r3]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_PCD_EP_Close+0x76>
 8004990:	2302      	movs	r3, #2
 8004992:	e011      	b.n	80049b8 <HAL_PCD_EP_Close+0x9a>
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	23aa      	movs	r3, #170	; 0xaa
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	2101      	movs	r1, #1
 800499c:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	0011      	movs	r1, r2
 80049a6:	0018      	movs	r0, r3
 80049a8:	f004 fe4e 	bl	8009648 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	23aa      	movs	r3, #170	; 0xaa
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	2100      	movs	r1, #0
 80049b4:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	0018      	movs	r0, r3
 80049ba:	46bd      	mov	sp, r7
 80049bc:	b004      	add	sp, #16
 80049be:	bd80      	pop	{r7, pc}

080049c0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	607a      	str	r2, [r7, #4]
 80049ca:	603b      	str	r3, [r7, #0]
 80049cc:	200b      	movs	r0, #11
 80049ce:	183b      	adds	r3, r7, r0
 80049d0:	1c0a      	adds	r2, r1, #0
 80049d2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049d4:	0001      	movs	r1, r0
 80049d6:	187b      	adds	r3, r7, r1
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	2207      	movs	r2, #7
 80049dc:	401a      	ands	r2, r3
 80049de:	0013      	movs	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	189b      	adds	r3, r3, r2
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	3369      	adds	r3, #105	; 0x69
 80049e8:	33ff      	adds	r3, #255	; 0xff
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	18d3      	adds	r3, r2, r3
 80049ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2200      	movs	r2, #0
 8004a00:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2200      	movs	r2, #0
 8004a06:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a08:	187b      	adds	r3, r7, r1
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	2207      	movs	r2, #7
 8004a0e:	4013      	ands	r3, r2
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a16:	187b      	adds	r3, r7, r1
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2207      	movs	r2, #7
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d107      	bne.n	8004a30 <HAL_PCD_EP_Receive+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	0011      	movs	r1, r2
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f004 ffcd 	bl	80099c8 <USB_EPStartXfer>
 8004a2e:	e006      	b.n	8004a3e <HAL_PCD_EP_Receive+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	0011      	movs	r1, r2
 8004a38:	0018      	movs	r0, r3
 8004a3a:	f004 ffc5 	bl	80099c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	0018      	movs	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b006      	add	sp, #24
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	000a      	movs	r2, r1
 8004a52:	1cfb      	adds	r3, r7, #3
 8004a54:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a56:	1cfb      	adds	r3, r7, #3
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	2207      	movs	r2, #7
 8004a5c:	401a      	ands	r2, r3
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	23c2      	movs	r3, #194	; 0xc2
 8004a62:	0059      	lsls	r1, r3, #1
 8004a64:	0013      	movs	r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	189b      	adds	r3, r3, r2
 8004a6a:	00db      	lsls	r3, r3, #3
 8004a6c:	18c3      	adds	r3, r0, r3
 8004a6e:	185b      	adds	r3, r3, r1
 8004a70:	681b      	ldr	r3, [r3, #0]
}
 8004a72:	0018      	movs	r0, r3
 8004a74:	46bd      	mov	sp, r7
 8004a76:	b002      	add	sp, #8
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b086      	sub	sp, #24
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	60f8      	str	r0, [r7, #12]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	603b      	str	r3, [r7, #0]
 8004a86:	200b      	movs	r0, #11
 8004a88:	183b      	adds	r3, r7, r0
 8004a8a:	1c0a      	adds	r2, r1, #0
 8004a8c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a8e:	183b      	adds	r3, r7, r0
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	2207      	movs	r2, #7
 8004a94:	4013      	ands	r3, r2
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	0013      	movs	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	189b      	adds	r3, r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	18d3      	adds	r3, r2, r3
 8004aa4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2224      	movs	r2, #36	; 0x24
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004acc:	183b      	adds	r3, r7, r0
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	2207      	movs	r2, #7
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	b2da      	uxtb	r2, r3
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ada:	183b      	adds	r3, r7, r0
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	2207      	movs	r2, #7
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	d107      	bne.n	8004af4 <HAL_PCD_EP_Transmit+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	0011      	movs	r1, r2
 8004aec:	0018      	movs	r0, r3
 8004aee:	f004 ff6b 	bl	80099c8 <USB_EPStartXfer>
 8004af2:	e006      	b.n	8004b02 <HAL_PCD_EP_Transmit+0x88>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	0011      	movs	r1, r2
 8004afc:	0018      	movs	r0, r3
 8004afe:	f004 ff63 	bl	80099c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	0018      	movs	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b006      	add	sp, #24
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	000a      	movs	r2, r1
 8004b16:	1cfb      	adds	r3, r7, #3
 8004b18:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b1a:	1cfb      	adds	r3, r7, #3
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	2207      	movs	r2, #7
 8004b20:	401a      	ands	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d901      	bls.n	8004b2e <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e046      	b.n	8004bbc <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b2e:	1cfb      	adds	r3, r7, #3
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	b25b      	sxtb	r3, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	da0f      	bge.n	8004b58 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b38:	1cfb      	adds	r3, r7, #3
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	2207      	movs	r2, #7
 8004b3e:	4013      	ands	r3, r2
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	0013      	movs	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	189b      	adds	r3, r3, r2
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	18d3      	adds	r3, r2, r3
 8004b4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2201      	movs	r2, #1
 8004b54:	705a      	strb	r2, [r3, #1]
 8004b56:	e00d      	b.n	8004b74 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b58:	1cfb      	adds	r3, r7, #3
 8004b5a:	781a      	ldrb	r2, [r3, #0]
 8004b5c:	0013      	movs	r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	189b      	adds	r3, r3, r2
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	3369      	adds	r3, #105	; 0x69
 8004b66:	33ff      	adds	r3, #255	; 0xff
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	18d3      	adds	r3, r2, r3
 8004b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2201      	movs	r2, #1
 8004b78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b7a:	1cfb      	adds	r3, r7, #3
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	2207      	movs	r2, #7
 8004b80:	4013      	ands	r3, r2
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	23aa      	movs	r3, #170	; 0xaa
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	5cd3      	ldrb	r3, [r2, r3]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d101      	bne.n	8004b98 <HAL_PCD_EP_SetStall+0x8c>
 8004b94:	2302      	movs	r3, #2
 8004b96:	e011      	b.n	8004bbc <HAL_PCD_EP_SetStall+0xb0>
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	23aa      	movs	r3, #170	; 0xaa
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	0011      	movs	r1, r2
 8004baa:	0018      	movs	r0, r3
 8004bac:	f005 ffc6 	bl	800ab3c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	23aa      	movs	r3, #170	; 0xaa
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	b004      	add	sp, #16
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	000a      	movs	r2, r1
 8004bce:	1cfb      	adds	r3, r7, #3
 8004bd0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004bd2:	1cfb      	adds	r3, r7, #3
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	220f      	movs	r2, #15
 8004bd8:	401a      	ands	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d901      	bls.n	8004be6 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e048      	b.n	8004c78 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004be6:	1cfb      	adds	r3, r7, #3
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	b25b      	sxtb	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	da0f      	bge.n	8004c10 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bf0:	1cfb      	adds	r3, r7, #3
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	0013      	movs	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	189b      	adds	r3, r3, r2
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	18d3      	adds	r3, r2, r3
 8004c06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	705a      	strb	r2, [r3, #1]
 8004c0e:	e00f      	b.n	8004c30 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c10:	1cfb      	adds	r3, r7, #3
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	2207      	movs	r2, #7
 8004c16:	401a      	ands	r2, r3
 8004c18:	0013      	movs	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	189b      	adds	r3, r3, r2
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	3369      	adds	r3, #105	; 0x69
 8004c22:	33ff      	adds	r3, #255	; 0xff
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	18d3      	adds	r3, r2, r3
 8004c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c36:	1cfb      	adds	r3, r7, #3
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	2207      	movs	r2, #7
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	23aa      	movs	r3, #170	; 0xaa
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	5cd3      	ldrb	r3, [r2, r3]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_PCD_EP_ClrStall+0x90>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e011      	b.n	8004c78 <HAL_PCD_EP_ClrStall+0xb4>
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	23aa      	movs	r3, #170	; 0xaa
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	0011      	movs	r1, r2
 8004c66:	0018      	movs	r0, r3
 8004c68:	f005 ffb8 	bl	800abdc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	23aa      	movs	r3, #170	; 0xaa
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	2100      	movs	r1, #0
 8004c74:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	0018      	movs	r0, r3
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	b004      	add	sp, #16
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004c80:	b5b0      	push	{r4, r5, r7, lr}
 8004c82:	b096      	sub	sp, #88	; 0x58
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004c88:	f000 fbd8 	bl	800543c <PCD_EP_ISR_Handler+0x7bc>
  {
    wIstr = hpcd->Instance->ISTR;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	2056      	movs	r0, #86	; 0x56
 8004c92:	183b      	adds	r3, r7, r0
 8004c94:	2144      	movs	r1, #68	; 0x44
 8004c96:	5a52      	ldrh	r2, [r2, r1]
 8004c98:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004c9a:	183b      	adds	r3, r7, r0
 8004c9c:	881b      	ldrh	r3, [r3, #0]
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	2455      	movs	r4, #85	; 0x55
 8004ca2:	193b      	adds	r3, r7, r4
 8004ca4:	210f      	movs	r1, #15
 8004ca6:	400a      	ands	r2, r1
 8004ca8:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8004caa:	193b      	adds	r3, r7, r4
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d000      	beq.n	8004cb4 <PCD_EP_ISR_Handler+0x34>
 8004cb2:	e179      	b.n	8004fa8 <PCD_EP_ISR_Handler+0x328>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004cb4:	183b      	adds	r3, r7, r0
 8004cb6:	881b      	ldrh	r3, [r3, #0]
 8004cb8:	2210      	movs	r2, #16
 8004cba:	4013      	ands	r3, r2
 8004cbc:	d154      	bne.n	8004d68 <PCD_EP_ISR_Handler+0xe8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	881b      	ldrh	r3, [r3, #0]
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	200e      	movs	r0, #14
 8004cc8:	183b      	adds	r3, r7, r0
 8004cca:	49af      	ldr	r1, [pc, #700]	; (8004f88 <PCD_EP_ISR_Handler+0x308>)
 8004ccc:	400a      	ands	r2, r1
 8004cce:	801a      	strh	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	183a      	adds	r2, r7, r0
 8004cd6:	8812      	ldrh	r2, [r2, #0]
 8004cd8:	49ac      	ldr	r1, [pc, #688]	; (8004f8c <PCD_EP_ISR_Handler+0x30c>)
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	b292      	uxth	r2, r2
 8004cde:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3328      	adds	r3, #40	; 0x28
 8004ce4:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2250      	movs	r2, #80	; 0x50
 8004cec:	5a9b      	ldrh	r3, [r3, r2]
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	001a      	movs	r2, r3
 8004cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	18d2      	adds	r2, r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	18d3      	adds	r3, r2, r3
 8004d00:	4aa3      	ldr	r2, [pc, #652]	; (8004f90 <PCD_EP_ISR_Handler+0x310>)
 8004d02:	4694      	mov	ip, r2
 8004d04:	4463      	add	r3, ip
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	059b      	lsls	r3, r3, #22
 8004d0a:	0d9a      	lsrs	r2, r3, #22
 8004d0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d0e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d12:	695a      	ldr	r2, [r3, #20]
 8004d14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	18d2      	adds	r2, r2, r3
 8004d1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d1c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2100      	movs	r1, #0
 8004d22:	0018      	movs	r0, r3
 8004d24:	f008 f88c 	bl	800ce40 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2224      	movs	r2, #36	; 0x24
 8004d2c:	5c9b      	ldrb	r3, [r3, r2]
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <PCD_EP_ISR_Handler+0xb8>
 8004d34:	f000 fb82 	bl	800543c <PCD_EP_ISR_Handler+0x7bc>
 8004d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d001      	beq.n	8004d44 <PCD_EP_ISR_Handler+0xc4>
 8004d40:	f000 fb7c 	bl	800543c <PCD_EP_ISR_Handler+0x7bc>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2224      	movs	r2, #36	; 0x24
 8004d48:	5c9b      	ldrb	r3, [r3, r2]
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2280      	movs	r2, #128	; 0x80
 8004d4e:	4252      	negs	r2, r2
 8004d50:	4313      	orrs	r3, r2
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	b291      	uxth	r1, r2
 8004d5a:	224c      	movs	r2, #76	; 0x4c
 8004d5c:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2224      	movs	r2, #36	; 0x24
 8004d62:	2100      	movs	r1, #0
 8004d64:	5499      	strb	r1, [r3, r2]
 8004d66:	e369      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3369      	adds	r3, #105	; 0x69
 8004d6c:	33ff      	adds	r3, #255	; 0xff
 8004d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	2152      	movs	r1, #82	; 0x52
 8004d76:	187b      	adds	r3, r7, r1
 8004d78:	8812      	ldrh	r2, [r2, #0]
 8004d7a:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004d7c:	187b      	adds	r3, r7, r1
 8004d7e:	881a      	ldrh	r2, [r3, #0]
 8004d80:	2380      	movs	r3, #128	; 0x80
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	4013      	ands	r3, r2
 8004d86:	d037      	beq.n	8004df8 <PCD_EP_ISR_Handler+0x178>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2250      	movs	r2, #80	; 0x50
 8004d8e:	5a9b      	ldrh	r3, [r3, r2]
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	001a      	movs	r2, r3
 8004d94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	00db      	lsls	r3, r3, #3
 8004d9a:	18d2      	adds	r2, r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	18d3      	adds	r3, r2, r3
 8004da2:	4a7c      	ldr	r2, [pc, #496]	; (8004f94 <PCD_EP_ISR_Handler+0x314>)
 8004da4:	4694      	mov	ip, r2
 8004da6:	4463      	add	r3, ip
 8004da8:	881b      	ldrh	r3, [r3, #0]
 8004daa:	059b      	lsls	r3, r3, #22
 8004dac:	0d9a      	lsrs	r2, r3, #22
 8004dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004db0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	22ac      	movs	r2, #172	; 0xac
 8004dba:	0092      	lsls	r2, r2, #2
 8004dbc:	1899      	adds	r1, r3, r2
 8004dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dc0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dc4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	f006 f836 	bl	800ae38 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	881b      	ldrh	r3, [r3, #0]
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	2010      	movs	r0, #16
 8004dd6:	183b      	adds	r3, r7, r0
 8004dd8:	496f      	ldr	r1, [pc, #444]	; (8004f98 <PCD_EP_ISR_Handler+0x318>)
 8004dda:	400a      	ands	r2, r1
 8004ddc:	801a      	strh	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	183a      	adds	r2, r7, r0
 8004de4:	8812      	ldrh	r2, [r2, #0]
 8004de6:	2180      	movs	r1, #128	; 0x80
 8004de8:	430a      	orrs	r2, r1
 8004dea:	b292      	uxth	r2, r2
 8004dec:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	0018      	movs	r0, r3
 8004df2:	f007 ffef 	bl	800cdd4 <HAL_PCD_SetupStageCallback>
 8004df6:	e321      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004df8:	2352      	movs	r3, #82	; 0x52
 8004dfa:	18fb      	adds	r3, r7, r3
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	5e9b      	ldrsh	r3, [r3, r2]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	db00      	blt.n	8004e06 <PCD_EP_ISR_Handler+0x186>
 8004e04:	e31a      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	881b      	ldrh	r3, [r3, #0]
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	201e      	movs	r0, #30
 8004e10:	183b      	adds	r3, r7, r0
 8004e12:	4961      	ldr	r1, [pc, #388]	; (8004f98 <PCD_EP_ISR_Handler+0x318>)
 8004e14:	400a      	ands	r2, r1
 8004e16:	801a      	strh	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	183a      	adds	r2, r7, r0
 8004e1e:	8812      	ldrh	r2, [r2, #0]
 8004e20:	2180      	movs	r1, #128	; 0x80
 8004e22:	430a      	orrs	r2, r1
 8004e24:	b292      	uxth	r2, r2
 8004e26:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2250      	movs	r2, #80	; 0x50
 8004e2e:	5a9b      	ldrh	r3, [r3, r2]
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	001a      	movs	r2, r3
 8004e34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	18d2      	adds	r2, r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	18d3      	adds	r3, r2, r3
 8004e42:	4a54      	ldr	r2, [pc, #336]	; (8004f94 <PCD_EP_ISR_Handler+0x314>)
 8004e44:	4694      	mov	ip, r2
 8004e46:	4463      	add	r3, ip
 8004e48:	881b      	ldrh	r3, [r3, #0]
 8004e4a:	059b      	lsls	r3, r3, #22
 8004e4c:	0d9a      	lsrs	r2, r3, #22
 8004e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e50:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004e52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d01a      	beq.n	8004e90 <PCD_EP_ISR_Handler+0x210>
 8004e5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d016      	beq.n	8004e90 <PCD_EP_ISR_Handler+0x210>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6818      	ldr	r0, [r3, #0]
 8004e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e68:	6959      	ldr	r1, [r3, #20]
 8004e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e6c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e70:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	f005 ffe0 	bl	800ae38 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e7a:	695a      	ldr	r2, [r3, #20]
 8004e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e7e:	69db      	ldr	r3, [r3, #28]
 8004e80:	18d2      	adds	r2, r2, r3
 8004e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e84:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2100      	movs	r1, #0
 8004e8a:	0018      	movs	r0, r3
 8004e8c:	f007 ffb7 	bl	800cdfe <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	881b      	ldrh	r3, [r3, #0]
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	001a      	movs	r2, r3
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	011b      	lsls	r3, r3, #4
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d000      	beq.n	8004ea4 <PCD_EP_ISR_Handler+0x224>
 8004ea2:	e2cb      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	61bb      	str	r3, [r7, #24]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2250      	movs	r2, #80	; 0x50
 8004eb0:	5a9b      	ldrh	r3, [r3, r2]
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	001a      	movs	r2, r3
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	189b      	adds	r3, r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	4a35      	ldr	r2, [pc, #212]	; (8004f94 <PCD_EP_ISR_Handler+0x314>)
 8004ec0:	4694      	mov	ip, r2
 8004ec2:	4463      	add	r3, ip
 8004ec4:	617b      	str	r3, [r7, #20]
 8004ec6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d110      	bne.n	8004ef0 <PCD_EP_ISR_Handler+0x270>
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	881b      	ldrh	r3, [r3, #0]
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	4a31      	ldr	r2, [pc, #196]	; (8004f9c <PCD_EP_ISR_Handler+0x31c>)
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	801a      	strh	r2, [r3, #0]
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	4a29      	ldr	r2, [pc, #164]	; (8004f8c <PCD_EP_ISR_Handler+0x30c>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	801a      	strh	r2, [r3, #0]
 8004eee:	e02b      	b.n	8004f48 <PCD_EP_ISR_Handler+0x2c8>
 8004ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	2b3e      	cmp	r3, #62	; 0x3e
 8004ef6:	d812      	bhi.n	8004f1e <PCD_EP_ISR_Handler+0x29e>
 8004ef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	085b      	lsrs	r3, r3, #1
 8004efe:	647b      	str	r3, [r7, #68]	; 0x44
 8004f00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	2201      	movs	r2, #1
 8004f06:	4013      	ands	r3, r2
 8004f08:	d002      	beq.n	8004f10 <PCD_EP_ISR_Handler+0x290>
 8004f0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	647b      	str	r3, [r7, #68]	; 0x44
 8004f10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	029b      	lsls	r3, r3, #10
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	801a      	strh	r2, [r3, #0]
 8004f1c:	e014      	b.n	8004f48 <PCD_EP_ISR_Handler+0x2c8>
 8004f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	095b      	lsrs	r3, r3, #5
 8004f24:	647b      	str	r3, [r7, #68]	; 0x44
 8004f26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	221f      	movs	r2, #31
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	d102      	bne.n	8004f36 <PCD_EP_ISR_Handler+0x2b6>
 8004f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f32:	3b01      	subs	r3, #1
 8004f34:	647b      	str	r3, [r7, #68]	; 0x44
 8004f36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	029b      	lsls	r3, r3, #10
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	4a13      	ldr	r2, [pc, #76]	; (8004f8c <PCD_EP_ISR_Handler+0x30c>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	2012      	movs	r0, #18
 8004f52:	183b      	adds	r3, r7, r0
 8004f54:	4912      	ldr	r1, [pc, #72]	; (8004fa0 <PCD_EP_ISR_Handler+0x320>)
 8004f56:	400a      	ands	r2, r1
 8004f58:	801a      	strh	r2, [r3, #0]
 8004f5a:	183b      	adds	r3, r7, r0
 8004f5c:	183a      	adds	r2, r7, r0
 8004f5e:	8812      	ldrh	r2, [r2, #0]
 8004f60:	2180      	movs	r1, #128	; 0x80
 8004f62:	0149      	lsls	r1, r1, #5
 8004f64:	404a      	eors	r2, r1
 8004f66:	801a      	strh	r2, [r3, #0]
 8004f68:	183b      	adds	r3, r7, r0
 8004f6a:	183a      	adds	r2, r7, r0
 8004f6c:	8812      	ldrh	r2, [r2, #0]
 8004f6e:	2180      	movs	r1, #128	; 0x80
 8004f70:	0189      	lsls	r1, r1, #6
 8004f72:	404a      	eors	r2, r1
 8004f74:	801a      	strh	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	183a      	adds	r2, r7, r0
 8004f7c:	8812      	ldrh	r2, [r2, #0]
 8004f7e:	4909      	ldr	r1, [pc, #36]	; (8004fa4 <PCD_EP_ISR_Handler+0x324>)
 8004f80:	430a      	orrs	r2, r1
 8004f82:	b292      	uxth	r2, r2
 8004f84:	801a      	strh	r2, [r3, #0]
 8004f86:	e259      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
 8004f88:	ffff8f0f 	.word	0xffff8f0f
 8004f8c:	ffff8000 	.word	0xffff8000
 8004f90:	00000402 	.word	0x00000402
 8004f94:	00000406 	.word	0x00000406
 8004f98:	00000f8f 	.word	0x00000f8f
 8004f9c:	ffff83ff 	.word	0xffff83ff
 8004fa0:	ffffbf8f 	.word	0xffffbf8f
 8004fa4:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	001a      	movs	r2, r3
 8004fae:	2055      	movs	r0, #85	; 0x55
 8004fb0:	183b      	adds	r3, r7, r0
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	18d2      	adds	r2, r2, r3
 8004fb8:	2152      	movs	r1, #82	; 0x52
 8004fba:	187b      	adds	r3, r7, r1
 8004fbc:	8812      	ldrh	r2, [r2, #0]
 8004fbe:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004fc0:	187b      	adds	r3, r7, r1
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	5e9b      	ldrsh	r3, [r3, r2]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	db00      	blt.n	8004fcc <PCD_EP_ISR_Handler+0x34c>
 8004fca:	e0fa      	b.n	80051c2 <PCD_EP_ISR_Handler+0x542>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	001a      	movs	r2, r3
 8004fd2:	183b      	adds	r3, r7, r0
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	18d3      	adds	r3, r2, r3
 8004fda:	881b      	ldrh	r3, [r3, #0]
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	2450      	movs	r4, #80	; 0x50
 8004fe0:	193b      	adds	r3, r7, r4
 8004fe2:	49cf      	ldr	r1, [pc, #828]	; (8005320 <PCD_EP_ISR_Handler+0x6a0>)
 8004fe4:	400a      	ands	r2, r1
 8004fe6:	801a      	strh	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	001a      	movs	r2, r3
 8004fee:	183b      	adds	r3, r7, r0
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	18d3      	adds	r3, r2, r3
 8004ff6:	193a      	adds	r2, r7, r4
 8004ff8:	8812      	ldrh	r2, [r2, #0]
 8004ffa:	2180      	movs	r1, #128	; 0x80
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	b292      	uxth	r2, r2
 8005000:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005002:	183b      	adds	r3, r7, r0
 8005004:	781a      	ldrb	r2, [r3, #0]
 8005006:	0013      	movs	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	189b      	adds	r3, r3, r2
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	3369      	adds	r3, #105	; 0x69
 8005010:	33ff      	adds	r3, #255	; 0xff
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	18d3      	adds	r3, r2, r3
 8005016:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800501a:	7b1b      	ldrb	r3, [r3, #12]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d125      	bne.n	800506c <PCD_EP_ISR_Handler+0x3ec>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2250      	movs	r2, #80	; 0x50
 8005026:	5a9b      	ldrh	r3, [r3, r2]
 8005028:	b29b      	uxth	r3, r3
 800502a:	001a      	movs	r2, r3
 800502c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	18d2      	adds	r2, r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	18d3      	adds	r3, r2, r3
 800503a:	4aba      	ldr	r2, [pc, #744]	; (8005324 <PCD_EP_ISR_Handler+0x6a4>)
 800503c:	4694      	mov	ip, r2
 800503e:	4463      	add	r3, ip
 8005040:	881a      	ldrh	r2, [r3, #0]
 8005042:	2448      	movs	r4, #72	; 0x48
 8005044:	193b      	adds	r3, r7, r4
 8005046:	0592      	lsls	r2, r2, #22
 8005048:	0d92      	lsrs	r2, r2, #22
 800504a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800504c:	193b      	adds	r3, r7, r4
 800504e:	881b      	ldrh	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d100      	bne.n	8005056 <PCD_EP_ISR_Handler+0x3d6>
 8005054:	e08d      	b.n	8005172 <PCD_EP_ISR_Handler+0x4f2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6818      	ldr	r0, [r3, #0]
 800505a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800505c:	6959      	ldr	r1, [r3, #20]
 800505e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005060:	88da      	ldrh	r2, [r3, #6]
 8005062:	193b      	adds	r3, r7, r4
 8005064:	881b      	ldrh	r3, [r3, #0]
 8005066:	f005 fee7 	bl	800ae38 <USB_ReadPMA>
 800506a:	e082      	b.n	8005172 <PCD_EP_ISR_Handler+0x4f2>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800506c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800506e:	78db      	ldrb	r3, [r3, #3]
 8005070:	2b02      	cmp	r3, #2
 8005072:	d10c      	bne.n	800508e <PCD_EP_ISR_Handler+0x40e>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005074:	2348      	movs	r3, #72	; 0x48
 8005076:	18fc      	adds	r4, r7, r3
 8005078:	2352      	movs	r3, #82	; 0x52
 800507a:	18fb      	adds	r3, r7, r3
 800507c:	881a      	ldrh	r2, [r3, #0]
 800507e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	0018      	movs	r0, r3
 8005084:	f000 f9ee 	bl	8005464 <HAL_PCD_EP_DB_Receive>
 8005088:	0003      	movs	r3, r0
 800508a:	8023      	strh	r3, [r4, #0]
 800508c:	e071      	b.n	8005172 <PCD_EP_ISR_Handler+0x4f2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	001a      	movs	r2, r3
 8005094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	18d3      	adds	r3, r2, r3
 800509c:	881b      	ldrh	r3, [r3, #0]
 800509e:	b29a      	uxth	r2, r3
 80050a0:	204a      	movs	r0, #74	; 0x4a
 80050a2:	183b      	adds	r3, r7, r0
 80050a4:	49a0      	ldr	r1, [pc, #640]	; (8005328 <PCD_EP_ISR_Handler+0x6a8>)
 80050a6:	400a      	ands	r2, r1
 80050a8:	801a      	strh	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	001a      	movs	r2, r3
 80050b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	18d3      	adds	r3, r2, r3
 80050b8:	183a      	adds	r2, r7, r0
 80050ba:	8812      	ldrh	r2, [r2, #0]
 80050bc:	499b      	ldr	r1, [pc, #620]	; (800532c <PCD_EP_ISR_Handler+0x6ac>)
 80050be:	430a      	orrs	r2, r1
 80050c0:	b292      	uxth	r2, r2
 80050c2:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	001a      	movs	r2, r3
 80050ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	18d3      	adds	r3, r2, r3
 80050d2:	881b      	ldrh	r3, [r3, #0]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	001a      	movs	r2, r3
 80050d8:	2380      	movs	r3, #128	; 0x80
 80050da:	01db      	lsls	r3, r3, #7
 80050dc:	4013      	ands	r3, r2
 80050de:	d024      	beq.n	800512a <PCD_EP_ISR_Handler+0x4aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2250      	movs	r2, #80	; 0x50
 80050e6:	5a9b      	ldrh	r3, [r3, r2]
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	001a      	movs	r2, r3
 80050ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	18d2      	adds	r2, r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	18d3      	adds	r3, r2, r3
 80050fa:	4a8d      	ldr	r2, [pc, #564]	; (8005330 <PCD_EP_ISR_Handler+0x6b0>)
 80050fc:	4694      	mov	ip, r2
 80050fe:	4463      	add	r3, ip
 8005100:	881a      	ldrh	r2, [r3, #0]
 8005102:	2448      	movs	r4, #72	; 0x48
 8005104:	193b      	adds	r3, r7, r4
 8005106:	0592      	lsls	r2, r2, #22
 8005108:	0d92      	lsrs	r2, r2, #22
 800510a:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800510c:	193b      	adds	r3, r7, r4
 800510e:	881b      	ldrh	r3, [r3, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d02e      	beq.n	8005172 <PCD_EP_ISR_Handler+0x4f2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6818      	ldr	r0, [r3, #0]
 8005118:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800511a:	6959      	ldr	r1, [r3, #20]
 800511c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800511e:	891a      	ldrh	r2, [r3, #8]
 8005120:	193b      	adds	r3, r7, r4
 8005122:	881b      	ldrh	r3, [r3, #0]
 8005124:	f005 fe88 	bl	800ae38 <USB_ReadPMA>
 8005128:	e023      	b.n	8005172 <PCD_EP_ISR_Handler+0x4f2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2250      	movs	r2, #80	; 0x50
 8005130:	5a9b      	ldrh	r3, [r3, r2]
 8005132:	b29b      	uxth	r3, r3
 8005134:	001a      	movs	r2, r3
 8005136:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	18d2      	adds	r2, r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	18d3      	adds	r3, r2, r3
 8005144:	4a77      	ldr	r2, [pc, #476]	; (8005324 <PCD_EP_ISR_Handler+0x6a4>)
 8005146:	4694      	mov	ip, r2
 8005148:	4463      	add	r3, ip
 800514a:	881a      	ldrh	r2, [r3, #0]
 800514c:	2448      	movs	r4, #72	; 0x48
 800514e:	193b      	adds	r3, r7, r4
 8005150:	0592      	lsls	r2, r2, #22
 8005152:	0d92      	lsrs	r2, r2, #22
 8005154:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8005156:	193b      	adds	r3, r7, r4
 8005158:	881b      	ldrh	r3, [r3, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d009      	beq.n	8005172 <PCD_EP_ISR_Handler+0x4f2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6818      	ldr	r0, [r3, #0]
 8005162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005164:	6959      	ldr	r1, [r3, #20]
 8005166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005168:	895a      	ldrh	r2, [r3, #10]
 800516a:	193b      	adds	r3, r7, r4
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	f005 fe63 	bl	800ae38 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005172:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005174:	69da      	ldr	r2, [r3, #28]
 8005176:	2148      	movs	r1, #72	; 0x48
 8005178:	187b      	adds	r3, r7, r1
 800517a:	881b      	ldrh	r3, [r3, #0]
 800517c:	18d2      	adds	r2, r2, r3
 800517e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005180:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	187b      	adds	r3, r7, r1
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	18d2      	adds	r2, r2, r3
 800518c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800518e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d005      	beq.n	80051a4 <PCD_EP_ISR_Handler+0x524>
 8005198:	187b      	adds	r3, r7, r1
 800519a:	881a      	ldrh	r2, [r3, #0]
 800519c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d207      	bcs.n	80051b4 <PCD_EP_ISR_Handler+0x534>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80051a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051a6:	781a      	ldrb	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	0011      	movs	r1, r2
 80051ac:	0018      	movs	r0, r3
 80051ae:	f007 fe26 	bl	800cdfe <HAL_PCD_DataOutStageCallback>
 80051b2:	e006      	b.n	80051c2 <PCD_EP_ISR_Handler+0x542>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051ba:	0011      	movs	r1, r2
 80051bc:	0018      	movs	r0, r3
 80051be:	f004 fc03 	bl	80099c8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80051c2:	2452      	movs	r4, #82	; 0x52
 80051c4:	193b      	adds	r3, r7, r4
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	2280      	movs	r2, #128	; 0x80
 80051ca:	4013      	ands	r3, r2
 80051cc:	d100      	bne.n	80051d0 <PCD_EP_ISR_Handler+0x550>
 80051ce:	e135      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
      {
        ep = &hpcd->IN_ep[epindex];
 80051d0:	2055      	movs	r0, #85	; 0x55
 80051d2:	183b      	adds	r3, r7, r0
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	0013      	movs	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	189b      	adds	r3, r3, r2
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	18d3      	adds	r3, r2, r3
 80051e4:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	001a      	movs	r2, r3
 80051ec:	183b      	adds	r3, r7, r0
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	18d3      	adds	r3, r2, r3
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	2542      	movs	r5, #66	; 0x42
 80051fa:	197b      	adds	r3, r7, r5
 80051fc:	494d      	ldr	r1, [pc, #308]	; (8005334 <PCD_EP_ISR_Handler+0x6b4>)
 80051fe:	400a      	ands	r2, r1
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	001a      	movs	r2, r3
 8005208:	183b      	adds	r3, r7, r0
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	18d3      	adds	r3, r2, r3
 8005210:	197a      	adds	r2, r7, r5
 8005212:	8812      	ldrh	r2, [r2, #0]
 8005214:	4948      	ldr	r1, [pc, #288]	; (8005338 <PCD_EP_ISR_Handler+0x6b8>)
 8005216:	430a      	orrs	r2, r1
 8005218:	b292      	uxth	r2, r2
 800521a:	801a      	strh	r2, [r3, #0]

        if (ep->type != EP_TYPE_BULK)
 800521c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800521e:	78db      	ldrb	r3, [r3, #3]
 8005220:	2b02      	cmp	r3, #2
 8005222:	d100      	bne.n	8005226 <PCD_EP_ISR_Handler+0x5a6>
 8005224:	e0ad      	b.n	8005382 <PCD_EP_ISR_Handler+0x702>
        {
          ep->xfer_len = 0U;
 8005226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005228:	2200      	movs	r2, #0
 800522a:	619a      	str	r2, [r3, #24]

          if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800522c:	193b      	adds	r3, r7, r4
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	2240      	movs	r2, #64	; 0x40
 8005232:	4013      	ands	r3, r2
 8005234:	d046      	beq.n	80052c4 <PCD_EP_ISR_Handler+0x644>
          {
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005238:	785b      	ldrb	r3, [r3, #1]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d125      	bne.n	800528a <PCD_EP_ISR_Handler+0x60a>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	627b      	str	r3, [r7, #36]	; 0x24
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2250      	movs	r2, #80	; 0x50
 800524a:	5a9b      	ldrh	r3, [r3, r2]
 800524c:	b29b      	uxth	r3, r3
 800524e:	001a      	movs	r2, r3
 8005250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005252:	189b      	adds	r3, r3, r2
 8005254:	627b      	str	r3, [r7, #36]	; 0x24
 8005256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	00da      	lsls	r2, r3, #3
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	18d3      	adds	r3, r2, r3
 8005260:	4a33      	ldr	r2, [pc, #204]	; (8005330 <PCD_EP_ISR_Handler+0x6b0>)
 8005262:	4694      	mov	ip, r2
 8005264:	4463      	add	r3, ip
 8005266:	623b      	str	r3, [r7, #32]
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b29b      	uxth	r3, r3
 800526e:	4a33      	ldr	r2, [pc, #204]	; (800533c <PCD_EP_ISR_Handler+0x6bc>)
 8005270:	4013      	ands	r3, r2
 8005272:	b29a      	uxth	r2, r3
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	801a      	strh	r2, [r3, #0]
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	881b      	ldrh	r3, [r3, #0]
 800527c:	b29b      	uxth	r3, r3
 800527e:	4a2e      	ldr	r2, [pc, #184]	; (8005338 <PCD_EP_ISR_Handler+0x6b8>)
 8005280:	4313      	orrs	r3, r2
 8005282:	b29a      	uxth	r2, r3
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	801a      	strh	r2, [r3, #0]
 8005288:	e073      	b.n	8005372 <PCD_EP_ISR_Handler+0x6f2>
 800528a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800528c:	785b      	ldrb	r3, [r3, #1]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d16f      	bne.n	8005372 <PCD_EP_ISR_Handler+0x6f2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2250      	movs	r2, #80	; 0x50
 800529e:	5a9b      	ldrh	r3, [r3, r2]
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	001a      	movs	r2, r3
 80052a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a6:	189b      	adds	r3, r3, r2
 80052a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	00da      	lsls	r2, r3, #3
 80052b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b2:	18d3      	adds	r3, r2, r3
 80052b4:	4a1e      	ldr	r2, [pc, #120]	; (8005330 <PCD_EP_ISR_Handler+0x6b0>)
 80052b6:	4694      	mov	ip, r2
 80052b8:	4463      	add	r3, ip
 80052ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80052bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052be:	2200      	movs	r2, #0
 80052c0:	801a      	strh	r2, [r3, #0]
 80052c2:	e056      	b.n	8005372 <PCD_EP_ISR_Handler+0x6f2>
          }
          else
          {
            PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052cc:	785b      	ldrb	r3, [r3, #1]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d136      	bne.n	8005340 <PCD_EP_ISR_Handler+0x6c0>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	637b      	str	r3, [r7, #52]	; 0x34
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2250      	movs	r2, #80	; 0x50
 80052de:	5a9b      	ldrh	r3, [r3, r2]
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	001a      	movs	r2, r3
 80052e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e6:	189b      	adds	r3, r3, r2
 80052e8:	637b      	str	r3, [r7, #52]	; 0x34
 80052ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	00da      	lsls	r2, r3, #3
 80052f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f2:	18d3      	adds	r3, r2, r3
 80052f4:	4a0b      	ldr	r2, [pc, #44]	; (8005324 <PCD_EP_ISR_Handler+0x6a4>)
 80052f6:	4694      	mov	ip, r2
 80052f8:	4463      	add	r3, ip
 80052fa:	633b      	str	r3, [r7, #48]	; 0x30
 80052fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fe:	881b      	ldrh	r3, [r3, #0]
 8005300:	b29b      	uxth	r3, r3
 8005302:	4a0e      	ldr	r2, [pc, #56]	; (800533c <PCD_EP_ISR_Handler+0x6bc>)
 8005304:	4013      	ands	r3, r2
 8005306:	b29a      	uxth	r2, r3
 8005308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530a:	801a      	strh	r2, [r3, #0]
 800530c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	b29b      	uxth	r3, r3
 8005312:	4a09      	ldr	r2, [pc, #36]	; (8005338 <PCD_EP_ISR_Handler+0x6b8>)
 8005314:	4313      	orrs	r3, r2
 8005316:	b29a      	uxth	r2, r3
 8005318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531a:	801a      	strh	r2, [r3, #0]
 800531c:	e029      	b.n	8005372 <PCD_EP_ISR_Handler+0x6f2>
 800531e:	46c0      	nop			; (mov r8, r8)
 8005320:	00000f8f 	.word	0x00000f8f
 8005324:	00000406 	.word	0x00000406
 8005328:	ffff8f8f 	.word	0xffff8f8f
 800532c:	ffff80c0 	.word	0xffff80c0
 8005330:	00000402 	.word	0x00000402
 8005334:	ffff8f0f 	.word	0xffff8f0f
 8005338:	ffff8000 	.word	0xffff8000
 800533c:	ffff83ff 	.word	0xffff83ff
 8005340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005342:	785b      	ldrb	r3, [r3, #1]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d114      	bne.n	8005372 <PCD_EP_ISR_Handler+0x6f2>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2250      	movs	r2, #80	; 0x50
 800534e:	5a9b      	ldrh	r3, [r3, r2]
 8005350:	b29b      	uxth	r3, r3
 8005352:	001a      	movs	r2, r3
 8005354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005356:	189b      	adds	r3, r3, r2
 8005358:	63fb      	str	r3, [r7, #60]	; 0x3c
 800535a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	00da      	lsls	r2, r3, #3
 8005360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005362:	18d3      	adds	r3, r2, r3
 8005364:	4a3d      	ldr	r2, [pc, #244]	; (800545c <PCD_EP_ISR_Handler+0x7dc>)
 8005366:	4694      	mov	ip, r2
 8005368:	4463      	add	r3, ip
 800536a:	63bb      	str	r3, [r7, #56]	; 0x38
 800536c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536e:	2200      	movs	r2, #0
 8005370:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005374:	781a      	ldrb	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	0011      	movs	r1, r2
 800537a:	0018      	movs	r0, r3
 800537c:	f007 fd60 	bl	800ce40 <HAL_PCD_DataInStageCallback>
 8005380:	e05c      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        /* Manage Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 8005382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005384:	78db      	ldrb	r3, [r3, #3]
 8005386:	2b02      	cmp	r3, #2
 8005388:	d150      	bne.n	800542c <PCD_EP_ISR_Handler+0x7ac>
 800538a:	2352      	movs	r3, #82	; 0x52
 800538c:	18fb      	adds	r3, r7, r3
 800538e:	881a      	ldrh	r2, [r3, #0]
 8005390:	2380      	movs	r3, #128	; 0x80
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	4013      	ands	r3, r2
 8005396:	d149      	bne.n	800542c <PCD_EP_ISR_Handler+0x7ac>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2250      	movs	r2, #80	; 0x50
 800539e:	5a9b      	ldrh	r3, [r3, r2]
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	001a      	movs	r2, r3
 80053a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	18d2      	adds	r2, r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	18d3      	adds	r3, r2, r3
 80053b2:	4a2b      	ldr	r2, [pc, #172]	; (8005460 <PCD_EP_ISR_Handler+0x7e0>)
 80053b4:	4694      	mov	ip, r2
 80053b6:	4463      	add	r3, ip
 80053b8:	881a      	ldrh	r2, [r3, #0]
 80053ba:	2140      	movs	r1, #64	; 0x40
 80053bc:	187b      	adds	r3, r7, r1
 80053be:	0592      	lsls	r2, r2, #22
 80053c0:	0d92      	lsrs	r2, r2, #22
 80053c2:	801a      	strh	r2, [r3, #0]

          if (ep->xfer_len > TxByteNbre)
 80053c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053c6:	699a      	ldr	r2, [r3, #24]
 80053c8:	187b      	adds	r3, r7, r1
 80053ca:	881b      	ldrh	r3, [r3, #0]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d907      	bls.n	80053e0 <PCD_EP_ISR_Handler+0x760>
          {
            ep->xfer_len -= TxByteNbre;
 80053d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053d2:	699a      	ldr	r2, [r3, #24]
 80053d4:	187b      	adds	r3, r7, r1
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	1ad2      	subs	r2, r2, r3
 80053da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053dc:	619a      	str	r2, [r3, #24]
 80053de:	e002      	b.n	80053e6 <PCD_EP_ISR_Handler+0x766>
          }
          else
          {
            ep->xfer_len = 0U;
 80053e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053e2:	2200      	movs	r2, #0
 80053e4:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80053e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d107      	bne.n	80053fe <PCD_EP_ISR_Handler+0x77e>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80053ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f0:	781a      	ldrb	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	0011      	movs	r1, r2
 80053f6:	0018      	movs	r0, r3
 80053f8:	f007 fd22 	bl	800ce40 <HAL_PCD_DataInStageCallback>
 80053fc:	e01e      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80053fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005400:	695a      	ldr	r2, [r3, #20]
 8005402:	2140      	movs	r1, #64	; 0x40
 8005404:	187b      	adds	r3, r7, r1
 8005406:	881b      	ldrh	r3, [r3, #0]
 8005408:	18d2      	adds	r2, r2, r3
 800540a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800540c:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800540e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005410:	69da      	ldr	r2, [r3, #28]
 8005412:	187b      	adds	r3, r7, r1
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	18d2      	adds	r2, r2, r3
 8005418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800541a:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005422:	0011      	movs	r1, r2
 8005424:	0018      	movs	r0, r3
 8005426:	f004 facf 	bl	80099c8 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800542a:	e007      	b.n	800543c <PCD_EP_ISR_Handler+0x7bc>
          }
        }
        /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800542c:	2352      	movs	r3, #82	; 0x52
 800542e:	18fb      	adds	r3, r7, r3
 8005430:	881a      	ldrh	r2, [r3, #0]
 8005432:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	0018      	movs	r0, r3
 8005438:	f000 f930 	bl	800569c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2244      	movs	r2, #68	; 0x44
 8005442:	5a9b      	ldrh	r3, [r3, r2]
 8005444:	b29b      	uxth	r3, r3
 8005446:	b21b      	sxth	r3, r3
 8005448:	2b00      	cmp	r3, #0
 800544a:	da01      	bge.n	8005450 <PCD_EP_ISR_Handler+0x7d0>
 800544c:	f7ff fc1e 	bl	8004c8c <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	0018      	movs	r0, r3
 8005454:	46bd      	mov	sp, r7
 8005456:	b016      	add	sp, #88	; 0x58
 8005458:	bdb0      	pop	{r4, r5, r7, pc}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	00000406 	.word	0x00000406
 8005460:	00000402 	.word	0x00000402

08005464 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005464:	b590      	push	{r4, r7, lr}
 8005466:	b089      	sub	sp, #36	; 0x24
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	1dbb      	adds	r3, r7, #6
 8005470:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005472:	1dbb      	adds	r3, r7, #6
 8005474:	881a      	ldrh	r2, [r3, #0]
 8005476:	2380      	movs	r3, #128	; 0x80
 8005478:	01db      	lsls	r3, r3, #7
 800547a:	4013      	ands	r3, r2
 800547c:	d100      	bne.n	8005480 <HAL_PCD_EP_DB_Receive+0x1c>
 800547e:	e07d      	b.n	800557c <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2250      	movs	r2, #80	; 0x50
 8005486:	5a9b      	ldrh	r3, [r3, r2]
 8005488:	b29b      	uxth	r3, r3
 800548a:	001a      	movs	r2, r3
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	18d2      	adds	r2, r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	18d3      	adds	r3, r2, r3
 800549a:	4a7a      	ldr	r2, [pc, #488]	; (8005684 <HAL_PCD_EP_DB_Receive+0x220>)
 800549c:	4694      	mov	ip, r2
 800549e:	4463      	add	r3, ip
 80054a0:	881a      	ldrh	r2, [r3, #0]
 80054a2:	211a      	movs	r1, #26
 80054a4:	187b      	adds	r3, r7, r1
 80054a6:	0592      	lsls	r2, r2, #22
 80054a8:	0d92      	lsrs	r2, r2, #22
 80054aa:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	699a      	ldr	r2, [r3, #24]
 80054b0:	187b      	adds	r3, r7, r1
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d307      	bcc.n	80054c8 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	699a      	ldr	r2, [r3, #24]
 80054bc:	187b      	adds	r3, r7, r1
 80054be:	881b      	ldrh	r3, [r3, #0]
 80054c0:	1ad2      	subs	r2, r2, r3
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	619a      	str	r2, [r3, #24]
 80054c6:	e002      	b.n	80054ce <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2200      	movs	r2, #0
 80054cc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d121      	bne.n	800551a <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	001a      	movs	r2, r3
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	18d3      	adds	r3, r2, r3
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	2018      	movs	r0, #24
 80054ea:	183b      	adds	r3, r7, r0
 80054ec:	4966      	ldr	r1, [pc, #408]	; (8005688 <HAL_PCD_EP_DB_Receive+0x224>)
 80054ee:	400a      	ands	r2, r1
 80054f0:	801a      	strh	r2, [r3, #0]
 80054f2:	183b      	adds	r3, r7, r0
 80054f4:	183a      	adds	r2, r7, r0
 80054f6:	8812      	ldrh	r2, [r2, #0]
 80054f8:	2180      	movs	r1, #128	; 0x80
 80054fa:	0189      	lsls	r1, r1, #6
 80054fc:	404a      	eors	r2, r1
 80054fe:	801a      	strh	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	001a      	movs	r2, r3
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	18d3      	adds	r3, r2, r3
 800550e:	183a      	adds	r2, r7, r0
 8005510:	8812      	ldrh	r2, [r2, #0]
 8005512:	495e      	ldr	r1, [pc, #376]	; (800568c <HAL_PCD_EP_DB_Receive+0x228>)
 8005514:	430a      	orrs	r2, r1
 8005516:	b292      	uxth	r2, r2
 8005518:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800551a:	1dbb      	adds	r3, r7, #6
 800551c:	881b      	ldrh	r3, [r3, #0]
 800551e:	2240      	movs	r2, #64	; 0x40
 8005520:	4013      	ands	r3, r2
 8005522:	d01a      	beq.n	800555a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	001a      	movs	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	18d3      	adds	r3, r2, r3
 8005532:	881b      	ldrh	r3, [r3, #0]
 8005534:	b29a      	uxth	r2, r3
 8005536:	2016      	movs	r0, #22
 8005538:	183b      	adds	r3, r7, r0
 800553a:	4955      	ldr	r1, [pc, #340]	; (8005690 <HAL_PCD_EP_DB_Receive+0x22c>)
 800553c:	400a      	ands	r2, r1
 800553e:	801a      	strh	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	001a      	movs	r2, r3
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	18d3      	adds	r3, r2, r3
 800554e:	183a      	adds	r2, r7, r0
 8005550:	8812      	ldrh	r2, [r2, #0]
 8005552:	4950      	ldr	r1, [pc, #320]	; (8005694 <HAL_PCD_EP_DB_Receive+0x230>)
 8005554:	430a      	orrs	r2, r1
 8005556:	b292      	uxth	r2, r2
 8005558:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800555a:	241a      	movs	r4, #26
 800555c:	193b      	adds	r3, r7, r4
 800555e:	881b      	ldrh	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d100      	bne.n	8005566 <HAL_PCD_EP_DB_Receive+0x102>
 8005564:	e086      	b.n	8005674 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6818      	ldr	r0, [r3, #0]
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	6959      	ldr	r1, [r3, #20]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	891a      	ldrh	r2, [r3, #8]
 8005572:	193b      	adds	r3, r7, r4
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	f005 fc5f 	bl	800ae38 <USB_ReadPMA>
 800557a:	e07b      	b.n	8005674 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2250      	movs	r2, #80	; 0x50
 8005582:	5a9b      	ldrh	r3, [r3, r2]
 8005584:	b29b      	uxth	r3, r3
 8005586:	001a      	movs	r2, r3
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	00db      	lsls	r3, r3, #3
 800558e:	18d2      	adds	r2, r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	18d3      	adds	r3, r2, r3
 8005596:	4a40      	ldr	r2, [pc, #256]	; (8005698 <HAL_PCD_EP_DB_Receive+0x234>)
 8005598:	4694      	mov	ip, r2
 800559a:	4463      	add	r3, ip
 800559c:	881a      	ldrh	r2, [r3, #0]
 800559e:	211a      	movs	r1, #26
 80055a0:	187b      	adds	r3, r7, r1
 80055a2:	0592      	lsls	r2, r2, #22
 80055a4:	0d92      	lsrs	r2, r2, #22
 80055a6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	699a      	ldr	r2, [r3, #24]
 80055ac:	187b      	adds	r3, r7, r1
 80055ae:	881b      	ldrh	r3, [r3, #0]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d307      	bcc.n	80055c4 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	699a      	ldr	r2, [r3, #24]
 80055b8:	187b      	adds	r3, r7, r1
 80055ba:	881b      	ldrh	r3, [r3, #0]
 80055bc:	1ad2      	subs	r2, r2, r3
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	619a      	str	r2, [r3, #24]
 80055c2:	e002      	b.n	80055ca <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2200      	movs	r2, #0
 80055c8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d121      	bne.n	8005616 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	001a      	movs	r2, r3
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	18d3      	adds	r3, r2, r3
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	201e      	movs	r0, #30
 80055e6:	183b      	adds	r3, r7, r0
 80055e8:	4927      	ldr	r1, [pc, #156]	; (8005688 <HAL_PCD_EP_DB_Receive+0x224>)
 80055ea:	400a      	ands	r2, r1
 80055ec:	801a      	strh	r2, [r3, #0]
 80055ee:	183b      	adds	r3, r7, r0
 80055f0:	183a      	adds	r2, r7, r0
 80055f2:	8812      	ldrh	r2, [r2, #0]
 80055f4:	2180      	movs	r1, #128	; 0x80
 80055f6:	0189      	lsls	r1, r1, #6
 80055f8:	404a      	eors	r2, r1
 80055fa:	801a      	strh	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	001a      	movs	r2, r3
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	18d3      	adds	r3, r2, r3
 800560a:	183a      	adds	r2, r7, r0
 800560c:	8812      	ldrh	r2, [r2, #0]
 800560e:	491f      	ldr	r1, [pc, #124]	; (800568c <HAL_PCD_EP_DB_Receive+0x228>)
 8005610:	430a      	orrs	r2, r1
 8005612:	b292      	uxth	r2, r2
 8005614:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005616:	1dbb      	adds	r3, r7, #6
 8005618:	881b      	ldrh	r3, [r3, #0]
 800561a:	2240      	movs	r2, #64	; 0x40
 800561c:	4013      	ands	r3, r2
 800561e:	d11a      	bne.n	8005656 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	001a      	movs	r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	781b      	ldrb	r3, [r3, #0]
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	18d3      	adds	r3, r2, r3
 800562e:	881b      	ldrh	r3, [r3, #0]
 8005630:	b29a      	uxth	r2, r3
 8005632:	201c      	movs	r0, #28
 8005634:	183b      	adds	r3, r7, r0
 8005636:	4916      	ldr	r1, [pc, #88]	; (8005690 <HAL_PCD_EP_DB_Receive+0x22c>)
 8005638:	400a      	ands	r2, r1
 800563a:	801a      	strh	r2, [r3, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	001a      	movs	r2, r3
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	18d3      	adds	r3, r2, r3
 800564a:	183a      	adds	r2, r7, r0
 800564c:	8812      	ldrh	r2, [r2, #0]
 800564e:	4911      	ldr	r1, [pc, #68]	; (8005694 <HAL_PCD_EP_DB_Receive+0x230>)
 8005650:	430a      	orrs	r2, r1
 8005652:	b292      	uxth	r2, r2
 8005654:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005656:	241a      	movs	r4, #26
 8005658:	193b      	adds	r3, r7, r4
 800565a:	881b      	ldrh	r3, [r3, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d009      	beq.n	8005674 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6818      	ldr	r0, [r3, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	6959      	ldr	r1, [r3, #20]
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	895a      	ldrh	r2, [r3, #10]
 800566c:	193b      	adds	r3, r7, r4
 800566e:	881b      	ldrh	r3, [r3, #0]
 8005670:	f005 fbe2 	bl	800ae38 <USB_ReadPMA>
    }
  }

  return count;
 8005674:	231a      	movs	r3, #26
 8005676:	18fb      	adds	r3, r7, r3
 8005678:	881b      	ldrh	r3, [r3, #0]
}
 800567a:	0018      	movs	r0, r3
 800567c:	46bd      	mov	sp, r7
 800567e:	b009      	add	sp, #36	; 0x24
 8005680:	bd90      	pop	{r4, r7, pc}
 8005682:	46c0      	nop			; (mov r8, r8)
 8005684:	00000402 	.word	0x00000402
 8005688:	ffffbf8f 	.word	0xffffbf8f
 800568c:	ffff8080 	.word	0xffff8080
 8005690:	ffff8f8f 	.word	0xffff8f8f
 8005694:	ffff80c0 	.word	0xffff80c0
 8005698:	00000406 	.word	0x00000406

0800569c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b0a2      	sub	sp, #136	; 0x88
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	1dbb      	adds	r3, r7, #6
 80056a8:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80056aa:	1dbb      	adds	r3, r7, #6
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	2240      	movs	r2, #64	; 0x40
 80056b0:	4013      	ands	r3, r2
 80056b2:	d100      	bne.n	80056b6 <HAL_PCD_EP_DB_Transmit+0x1a>
 80056b4:	e1c8      	b.n	8005a48 <HAL_PCD_EP_DB_Transmit+0x3ac>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2250      	movs	r2, #80	; 0x50
 80056bc:	5a9b      	ldrh	r3, [r3, r2]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	001a      	movs	r2, r3
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	18d2      	adds	r2, r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	18d3      	adds	r3, r2, r3
 80056d0:	4ad7      	ldr	r2, [pc, #860]	; (8005a30 <HAL_PCD_EP_DB_Transmit+0x394>)
 80056d2:	4694      	mov	ip, r2
 80056d4:	4463      	add	r3, ip
 80056d6:	881a      	ldrh	r2, [r3, #0]
 80056d8:	214e      	movs	r1, #78	; 0x4e
 80056da:	187b      	adds	r3, r7, r1
 80056dc:	0592      	lsls	r2, r2, #22
 80056de:	0d92      	lsrs	r2, r2, #22
 80056e0:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxByteNbre)
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	699a      	ldr	r2, [r3, #24]
 80056e6:	187b      	adds	r3, r7, r1
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d907      	bls.n	80056fe <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	699a      	ldr	r2, [r3, #24]
 80056f2:	187b      	adds	r3, r7, r1
 80056f4:	881b      	ldrh	r3, [r3, #0]
 80056f6:	1ad2      	subs	r2, r2, r3
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	619a      	str	r2, [r3, #24]
 80056fc:	e002      	b.n	8005704 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2200      	movs	r2, #0
 8005702:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d000      	beq.n	800570e <HAL_PCD_EP_DB_Transmit+0x72>
 800570c:	e0b5      	b.n	800587a <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	785b      	ldrb	r3, [r3, #1]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d125      	bne.n	8005762 <HAL_PCD_EP_DB_Transmit+0xc6>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	62bb      	str	r3, [r7, #40]	; 0x28
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2250      	movs	r2, #80	; 0x50
 8005722:	5a9b      	ldrh	r3, [r3, r2]
 8005724:	b29b      	uxth	r3, r3
 8005726:	001a      	movs	r2, r3
 8005728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572a:	189b      	adds	r3, r3, r2
 800572c:	62bb      	str	r3, [r7, #40]	; 0x28
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	00da      	lsls	r2, r3, #3
 8005734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005736:	18d3      	adds	r3, r2, r3
 8005738:	4abd      	ldr	r2, [pc, #756]	; (8005a30 <HAL_PCD_EP_DB_Transmit+0x394>)
 800573a:	4694      	mov	ip, r2
 800573c:	4463      	add	r3, ip
 800573e:	627b      	str	r3, [r7, #36]	; 0x24
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	881b      	ldrh	r3, [r3, #0]
 8005744:	b29b      	uxth	r3, r3
 8005746:	4abb      	ldr	r2, [pc, #748]	; (8005a34 <HAL_PCD_EP_DB_Transmit+0x398>)
 8005748:	4013      	ands	r3, r2
 800574a:	b29a      	uxth	r2, r3
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	801a      	strh	r2, [r3, #0]
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	881b      	ldrh	r3, [r3, #0]
 8005754:	b29b      	uxth	r3, r3
 8005756:	4ab8      	ldr	r2, [pc, #736]	; (8005a38 <HAL_PCD_EP_DB_Transmit+0x39c>)
 8005758:	4313      	orrs	r3, r2
 800575a:	b29a      	uxth	r2, r3
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	801a      	strh	r2, [r3, #0]
 8005760:	e01b      	b.n	800579a <HAL_PCD_EP_DB_Transmit+0xfe>
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	785b      	ldrb	r3, [r3, #1]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d117      	bne.n	800579a <HAL_PCD_EP_DB_Transmit+0xfe>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	633b      	str	r3, [r7, #48]	; 0x30
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2250      	movs	r2, #80	; 0x50
 8005776:	5a9b      	ldrh	r3, [r3, r2]
 8005778:	b29b      	uxth	r3, r3
 800577a:	001a      	movs	r2, r3
 800577c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577e:	189b      	adds	r3, r3, r2
 8005780:	633b      	str	r3, [r7, #48]	; 0x30
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	00da      	lsls	r2, r3, #3
 8005788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578a:	18d3      	adds	r3, r2, r3
 800578c:	4aa8      	ldr	r2, [pc, #672]	; (8005a30 <HAL_PCD_EP_DB_Transmit+0x394>)
 800578e:	4694      	mov	ip, r2
 8005790:	4463      	add	r3, ip
 8005792:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005796:	2200      	movs	r2, #0
 8005798:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	623b      	str	r3, [r7, #32]
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	785b      	ldrb	r3, [r3, #1]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d125      	bne.n	80057f4 <HAL_PCD_EP_DB_Transmit+0x158>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	61bb      	str	r3, [r7, #24]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2250      	movs	r2, #80	; 0x50
 80057b4:	5a9b      	ldrh	r3, [r3, r2]
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	001a      	movs	r2, r3
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	189b      	adds	r3, r3, r2
 80057be:	61bb      	str	r3, [r7, #24]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	00da      	lsls	r2, r3, #3
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	18d3      	adds	r3, r2, r3
 80057ca:	4a9c      	ldr	r2, [pc, #624]	; (8005a3c <HAL_PCD_EP_DB_Transmit+0x3a0>)
 80057cc:	4694      	mov	ip, r2
 80057ce:	4463      	add	r3, ip
 80057d0:	617b      	str	r3, [r7, #20]
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	881b      	ldrh	r3, [r3, #0]
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	4a96      	ldr	r2, [pc, #600]	; (8005a34 <HAL_PCD_EP_DB_Transmit+0x398>)
 80057da:	4013      	ands	r3, r2
 80057dc:	b29a      	uxth	r2, r3
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	801a      	strh	r2, [r3, #0]
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4a93      	ldr	r2, [pc, #588]	; (8005a38 <HAL_PCD_EP_DB_Transmit+0x39c>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	801a      	strh	r2, [r3, #0]
 80057f2:	e018      	b.n	8005826 <HAL_PCD_EP_DB_Transmit+0x18a>
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	785b      	ldrb	r3, [r3, #1]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d114      	bne.n	8005826 <HAL_PCD_EP_DB_Transmit+0x18a>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2250      	movs	r2, #80	; 0x50
 8005802:	5a9b      	ldrh	r3, [r3, r2]
 8005804:	b29b      	uxth	r3, r3
 8005806:	001a      	movs	r2, r3
 8005808:	6a3b      	ldr	r3, [r7, #32]
 800580a:	189b      	adds	r3, r3, r2
 800580c:	623b      	str	r3, [r7, #32]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	00da      	lsls	r2, r3, #3
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	18d3      	adds	r3, r2, r3
 8005818:	4a88      	ldr	r2, [pc, #544]	; (8005a3c <HAL_PCD_EP_DB_Transmit+0x3a0>)
 800581a:	4694      	mov	ip, r2
 800581c:	4463      	add	r3, ip
 800581e:	61fb      	str	r3, [r7, #28]
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	2200      	movs	r2, #0
 8005824:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	781a      	ldrb	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	0011      	movs	r1, r2
 800582e:	0018      	movs	r0, r3
 8005830:	f007 fb06 	bl	800ce40 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005834:	1dbb      	adds	r3, r7, #6
 8005836:	881a      	ldrh	r2, [r3, #0]
 8005838:	2380      	movs	r3, #128	; 0x80
 800583a:	01db      	lsls	r3, r3, #7
 800583c:	4013      	ands	r3, r2
 800583e:	d100      	bne.n	8005842 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8005840:	e2d4      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	001a      	movs	r2, r3
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	18d3      	adds	r3, r2, r3
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	b29a      	uxth	r2, r3
 8005854:	2012      	movs	r0, #18
 8005856:	183b      	adds	r3, r7, r0
 8005858:	4979      	ldr	r1, [pc, #484]	; (8005a40 <HAL_PCD_EP_DB_Transmit+0x3a4>)
 800585a:	400a      	ands	r2, r1
 800585c:	801a      	strh	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	001a      	movs	r2, r3
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	18d3      	adds	r3, r2, r3
 800586c:	183a      	adds	r2, r7, r0
 800586e:	8812      	ldrh	r2, [r2, #0]
 8005870:	4974      	ldr	r1, [pc, #464]	; (8005a44 <HAL_PCD_EP_DB_Transmit+0x3a8>)
 8005872:	430a      	orrs	r2, r1
 8005874:	b292      	uxth	r2, r2
 8005876:	801a      	strh	r2, [r3, #0]
 8005878:	e2b8      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800587a:	1dbb      	adds	r3, r7, #6
 800587c:	881a      	ldrh	r2, [r3, #0]
 800587e:	2380      	movs	r3, #128	; 0x80
 8005880:	01db      	lsls	r3, r3, #7
 8005882:	4013      	ands	r3, r2
 8005884:	d01a      	beq.n	80058bc <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	001a      	movs	r2, r3
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	18d3      	adds	r3, r2, r3
 8005894:	881b      	ldrh	r3, [r3, #0]
 8005896:	b29a      	uxth	r2, r3
 8005898:	2044      	movs	r0, #68	; 0x44
 800589a:	183b      	adds	r3, r7, r0
 800589c:	4968      	ldr	r1, [pc, #416]	; (8005a40 <HAL_PCD_EP_DB_Transmit+0x3a4>)
 800589e:	400a      	ands	r2, r1
 80058a0:	801a      	strh	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	001a      	movs	r2, r3
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	18d3      	adds	r3, r2, r3
 80058b0:	183a      	adds	r2, r7, r0
 80058b2:	8812      	ldrh	r2, [r2, #0]
 80058b4:	4963      	ldr	r1, [pc, #396]	; (8005a44 <HAL_PCD_EP_DB_Transmit+0x3a8>)
 80058b6:	430a      	orrs	r2, r1
 80058b8:	b292      	uxth	r2, r2
 80058ba:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2224      	movs	r2, #36	; 0x24
 80058c0:	5c9b      	ldrb	r3, [r3, r2]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d000      	beq.n	80058c8 <HAL_PCD_EP_DB_Transmit+0x22c>
 80058c6:	e291      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
      {
        ep->xfer_buff += TxByteNbre;
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	695a      	ldr	r2, [r3, #20]
 80058cc:	214e      	movs	r1, #78	; 0x4e
 80058ce:	187b      	adds	r3, r7, r1
 80058d0:	881b      	ldrh	r3, [r3, #0]
 80058d2:	18d2      	adds	r2, r2, r3
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	69da      	ldr	r2, [r3, #28]
 80058dc:	187b      	adds	r3, r7, r1
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	18d2      	adds	r2, r2, r3
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	6a1a      	ldr	r2, [r3, #32]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d309      	bcc.n	8005906 <HAL_PCD_EP_DB_Transmit+0x26a>
        {
          len = ep->maxpacket;
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	6a1a      	ldr	r2, [r3, #32]
 80058fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058fe:	1ad2      	subs	r2, r2, r3
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	621a      	str	r2, [r3, #32]
 8005904:	e016      	b.n	8005934 <HAL_PCD_EP_DB_Transmit+0x298>
        }
        else if (ep->xfer_len_db == 0U)
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d108      	bne.n	8005920 <HAL_PCD_EP_DB_Transmit+0x284>
        {
          len = TxByteNbre;
 800590e:	234e      	movs	r3, #78	; 0x4e
 8005910:	18fb      	adds	r3, r7, r3
 8005912:	881b      	ldrh	r3, [r3, #0]
 8005914:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2224      	movs	r2, #36	; 0x24
 800591a:	2100      	movs	r1, #0
 800591c:	5499      	strb	r1, [r3, r2]
 800591e:	e009      	b.n	8005934 <HAL_PCD_EP_DB_Transmit+0x298>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	2224      	movs	r2, #36	; 0x24
 8005924:	2100      	movs	r1, #0
 8005926:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	2200      	movs	r2, #0
 8005932:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	785b      	ldrb	r3, [r3, #1]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d150      	bne.n	80059de <HAL_PCD_EP_DB_Transmit+0x342>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	63bb      	str	r3, [r7, #56]	; 0x38
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2250      	movs	r2, #80	; 0x50
 8005948:	5a9b      	ldrh	r3, [r3, r2]
 800594a:	b29b      	uxth	r3, r3
 800594c:	001a      	movs	r2, r3
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	189b      	adds	r3, r3, r2
 8005952:	63bb      	str	r3, [r7, #56]	; 0x38
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	00da      	lsls	r2, r3, #3
 800595a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595c:	18d3      	adds	r3, r2, r3
 800595e:	4a34      	ldr	r2, [pc, #208]	; (8005a30 <HAL_PCD_EP_DB_Transmit+0x394>)
 8005960:	4694      	mov	ip, r2
 8005962:	4463      	add	r3, ip
 8005964:	637b      	str	r3, [r7, #52]	; 0x34
 8005966:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005968:	2b00      	cmp	r3, #0
 800596a:	d110      	bne.n	800598e <HAL_PCD_EP_DB_Transmit+0x2f2>
 800596c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800596e:	881b      	ldrh	r3, [r3, #0]
 8005970:	b29b      	uxth	r3, r3
 8005972:	4a30      	ldr	r2, [pc, #192]	; (8005a34 <HAL_PCD_EP_DB_Transmit+0x398>)
 8005974:	4013      	ands	r3, r2
 8005976:	b29a      	uxth	r2, r3
 8005978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597a:	801a      	strh	r2, [r3, #0]
 800597c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597e:	881b      	ldrh	r3, [r3, #0]
 8005980:	b29b      	uxth	r3, r3
 8005982:	4a2d      	ldr	r2, [pc, #180]	; (8005a38 <HAL_PCD_EP_DB_Transmit+0x39c>)
 8005984:	4313      	orrs	r3, r2
 8005986:	b29a      	uxth	r2, r3
 8005988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800598a:	801a      	strh	r2, [r3, #0]
 800598c:	e044      	b.n	8005a18 <HAL_PCD_EP_DB_Transmit+0x37c>
 800598e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005990:	2b3e      	cmp	r3, #62	; 0x3e
 8005992:	d810      	bhi.n	80059b6 <HAL_PCD_EP_DB_Transmit+0x31a>
 8005994:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005996:	085b      	lsrs	r3, r3, #1
 8005998:	64bb      	str	r3, [r7, #72]	; 0x48
 800599a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800599c:	2201      	movs	r2, #1
 800599e:	4013      	ands	r3, r2
 80059a0:	d002      	beq.n	80059a8 <HAL_PCD_EP_DB_Transmit+0x30c>
 80059a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059a4:	3301      	adds	r3, #1
 80059a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80059a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	029b      	lsls	r3, r3, #10
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b2:	801a      	strh	r2, [r3, #0]
 80059b4:	e030      	b.n	8005a18 <HAL_PCD_EP_DB_Transmit+0x37c>
 80059b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059b8:	095b      	lsrs	r3, r3, #5
 80059ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80059bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059be:	221f      	movs	r2, #31
 80059c0:	4013      	ands	r3, r2
 80059c2:	d102      	bne.n	80059ca <HAL_PCD_EP_DB_Transmit+0x32e>
 80059c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059c6:	3b01      	subs	r3, #1
 80059c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80059ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	029b      	lsls	r3, r3, #10
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	4a19      	ldr	r2, [pc, #100]	; (8005a38 <HAL_PCD_EP_DB_Transmit+0x39c>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059da:	801a      	strh	r2, [r3, #0]
 80059dc:	e01c      	b.n	8005a18 <HAL_PCD_EP_DB_Transmit+0x37c>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	785b      	ldrb	r3, [r3, #1]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d118      	bne.n	8005a18 <HAL_PCD_EP_DB_Transmit+0x37c>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	643b      	str	r3, [r7, #64]	; 0x40
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2250      	movs	r2, #80	; 0x50
 80059f2:	5a9b      	ldrh	r3, [r3, r2]
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	001a      	movs	r2, r3
 80059f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059fa:	189b      	adds	r3, r3, r2
 80059fc:	643b      	str	r3, [r7, #64]	; 0x40
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	00da      	lsls	r2, r3, #3
 8005a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a06:	18d3      	adds	r3, r2, r3
 8005a08:	4a09      	ldr	r2, [pc, #36]	; (8005a30 <HAL_PCD_EP_DB_Transmit+0x394>)
 8005a0a:	4694      	mov	ip, r2
 8005a0c:	4463      	add	r3, ip
 8005a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a16:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6818      	ldr	r0, [r3, #0]
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	6959      	ldr	r1, [r3, #20]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	891a      	ldrh	r2, [r3, #8]
 8005a24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	f005 f9c2 	bl	800adb0 <USB_WritePMA>
 8005a2c:	e1de      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
 8005a2e:	46c0      	nop			; (mov r8, r8)
 8005a30:	00000402 	.word	0x00000402
 8005a34:	ffff83ff 	.word	0xffff83ff
 8005a38:	ffff8000 	.word	0xffff8000
 8005a3c:	00000406 	.word	0x00000406
 8005a40:	ffff8f8f 	.word	0xffff8f8f
 8005a44:	ffffc080 	.word	0xffffc080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2250      	movs	r2, #80	; 0x50
 8005a4e:	5a9b      	ldrh	r3, [r3, r2]
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	001a      	movs	r2, r3
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	00db      	lsls	r3, r3, #3
 8005a5a:	18d2      	adds	r2, r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	18d3      	adds	r3, r2, r3
 8005a62:	4aca      	ldr	r2, [pc, #808]	; (8005d8c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8005a64:	4694      	mov	ip, r2
 8005a66:	4463      	add	r3, ip
 8005a68:	881a      	ldrh	r2, [r3, #0]
 8005a6a:	214e      	movs	r1, #78	; 0x4e
 8005a6c:	187b      	adds	r3, r7, r1
 8005a6e:	0592      	lsls	r2, r2, #22
 8005a70:	0d92      	lsrs	r2, r2, #22
 8005a72:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxByteNbre)
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	699a      	ldr	r2, [r3, #24]
 8005a78:	187b      	adds	r3, r7, r1
 8005a7a:	881b      	ldrh	r3, [r3, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d307      	bcc.n	8005a90 <HAL_PCD_EP_DB_Transmit+0x3f4>
    {
      ep->xfer_len -= TxByteNbre;
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	699a      	ldr	r2, [r3, #24]
 8005a84:	187b      	adds	r3, r7, r1
 8005a86:	881b      	ldrh	r3, [r3, #0]
 8005a88:	1ad2      	subs	r2, r2, r3
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	619a      	str	r2, [r3, #24]
 8005a8e:	e002      	b.n	8005a96 <HAL_PCD_EP_DB_Transmit+0x3fa>
    }
    else
    {
      ep->xfer_len = 0U;
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	2200      	movs	r2, #0
 8005a94:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d000      	beq.n	8005aa0 <HAL_PCD_EP_DB_Transmit+0x404>
 8005a9e:	e0c0      	b.n	8005c22 <HAL_PCD_EP_DB_Transmit+0x586>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	785b      	ldrb	r3, [r3, #1]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d125      	bne.n	8005af4 <HAL_PCD_EP_DB_Transmit+0x458>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2250      	movs	r2, #80	; 0x50
 8005ab4:	5a9b      	ldrh	r3, [r3, r2]
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	001a      	movs	r2, r3
 8005aba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005abc:	189b      	adds	r3, r3, r2
 8005abe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	00da      	lsls	r2, r3, #3
 8005ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ac8:	18d3      	adds	r3, r2, r3
 8005aca:	4ab1      	ldr	r2, [pc, #708]	; (8005d90 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8005acc:	4694      	mov	ip, r2
 8005ace:	4463      	add	r3, ip
 8005ad0:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ad2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	4aae      	ldr	r2, [pc, #696]	; (8005d94 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8005ada:	4013      	ands	r3, r2
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ae0:	801a      	strh	r2, [r3, #0]
 8005ae2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	4aab      	ldr	r2, [pc, #684]	; (8005d98 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005af0:	801a      	strh	r2, [r3, #0]
 8005af2:	e01b      	b.n	8005b2c <HAL_PCD_EP_DB_Transmit+0x490>
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	785b      	ldrb	r3, [r3, #1]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d117      	bne.n	8005b2c <HAL_PCD_EP_DB_Transmit+0x490>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	677b      	str	r3, [r7, #116]	; 0x74
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2250      	movs	r2, #80	; 0x50
 8005b08:	5a9b      	ldrh	r3, [r3, r2]
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	001a      	movs	r2, r3
 8005b0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b10:	189b      	adds	r3, r3, r2
 8005b12:	677b      	str	r3, [r7, #116]	; 0x74
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	00da      	lsls	r2, r3, #3
 8005b1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b1c:	18d3      	adds	r3, r2, r3
 8005b1e:	4a9c      	ldr	r2, [pc, #624]	; (8005d90 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8005b20:	4694      	mov	ip, r2
 8005b22:	4463      	add	r3, ip
 8005b24:	673b      	str	r3, [r7, #112]	; 0x70
 8005b26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b28:	2200      	movs	r2, #0
 8005b2a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	785b      	ldrb	r3, [r3, #1]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d130      	bne.n	8005b9c <HAL_PCD_EP_DB_Transmit+0x500>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2180      	movs	r1, #128	; 0x80
 8005b40:	187a      	adds	r2, r7, r1
 8005b42:	6013      	str	r3, [r2, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2250      	movs	r2, #80	; 0x50
 8005b4a:	5a9b      	ldrh	r3, [r3, r2]
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	001a      	movs	r2, r3
 8005b50:	187b      	adds	r3, r7, r1
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	189b      	adds	r3, r3, r2
 8005b56:	187a      	adds	r2, r7, r1
 8005b58:	6013      	str	r3, [r2, #0]
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	00da      	lsls	r2, r3, #3
 8005b60:	187b      	adds	r3, r7, r1
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	18d3      	adds	r3, r2, r3
 8005b66:	4a89      	ldr	r2, [pc, #548]	; (8005d8c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8005b68:	4694      	mov	ip, r2
 8005b6a:	4463      	add	r3, ip
 8005b6c:	2184      	movs	r1, #132	; 0x84
 8005b6e:	187a      	adds	r2, r7, r1
 8005b70:	6013      	str	r3, [r2, #0]
 8005b72:	187b      	adds	r3, r7, r1
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	4a86      	ldr	r2, [pc, #536]	; (8005d94 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	187b      	adds	r3, r7, r1
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	801a      	strh	r2, [r3, #0]
 8005b86:	187b      	adds	r3, r7, r1
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	881b      	ldrh	r3, [r3, #0]
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	4a82      	ldr	r2, [pc, #520]	; (8005d98 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	187b      	adds	r3, r7, r1
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	801a      	strh	r2, [r3, #0]
 8005b9a:	e018      	b.n	8005bce <HAL_PCD_EP_DB_Transmit+0x532>
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	785b      	ldrb	r3, [r3, #1]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d114      	bne.n	8005bce <HAL_PCD_EP_DB_Transmit+0x532>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2250      	movs	r2, #80	; 0x50
 8005baa:	5a9b      	ldrh	r3, [r3, r2]
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	001a      	movs	r2, r3
 8005bb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bb2:	189b      	adds	r3, r3, r2
 8005bb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	00da      	lsls	r2, r3, #3
 8005bbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bbe:	18d3      	adds	r3, r2, r3
 8005bc0:	4a72      	ldr	r2, [pc, #456]	; (8005d8c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8005bc2:	4694      	mov	ip, r2
 8005bc4:	4463      	add	r3, ip
 8005bc6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005bc8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005bca:	2200      	movs	r2, #0
 8005bcc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	0011      	movs	r1, r2
 8005bd6:	0018      	movs	r0, r3
 8005bd8:	f007 f932 	bl	800ce40 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005bdc:	1dbb      	adds	r3, r7, #6
 8005bde:	881a      	ldrh	r2, [r3, #0]
 8005be0:	2380      	movs	r3, #128	; 0x80
 8005be2:	01db      	lsls	r3, r3, #7
 8005be4:	4013      	ands	r3, r2
 8005be6:	d000      	beq.n	8005bea <HAL_PCD_EP_DB_Transmit+0x54e>
 8005be8:	e100      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	001a      	movs	r2, r3
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	18d3      	adds	r3, r2, r3
 8005bf8:	881b      	ldrh	r3, [r3, #0]
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	2046      	movs	r0, #70	; 0x46
 8005bfe:	183b      	adds	r3, r7, r0
 8005c00:	4966      	ldr	r1, [pc, #408]	; (8005d9c <HAL_PCD_EP_DB_Transmit+0x700>)
 8005c02:	400a      	ands	r2, r1
 8005c04:	801a      	strh	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	001a      	movs	r2, r3
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	18d3      	adds	r3, r2, r3
 8005c14:	183a      	adds	r2, r7, r0
 8005c16:	8812      	ldrh	r2, [r2, #0]
 8005c18:	4961      	ldr	r1, [pc, #388]	; (8005da0 <HAL_PCD_EP_DB_Transmit+0x704>)
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	b292      	uxth	r2, r2
 8005c1e:	801a      	strh	r2, [r3, #0]
 8005c20:	e0e4      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005c22:	1dbb      	adds	r3, r7, #6
 8005c24:	881a      	ldrh	r2, [r3, #0]
 8005c26:	2380      	movs	r3, #128	; 0x80
 8005c28:	01db      	lsls	r3, r3, #7
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d11a      	bne.n	8005c64 <HAL_PCD_EP_DB_Transmit+0x5c8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	001a      	movs	r2, r3
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	18d3      	adds	r3, r2, r3
 8005c3c:	881b      	ldrh	r3, [r3, #0]
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	204c      	movs	r0, #76	; 0x4c
 8005c42:	183b      	adds	r3, r7, r0
 8005c44:	4955      	ldr	r1, [pc, #340]	; (8005d9c <HAL_PCD_EP_DB_Transmit+0x700>)
 8005c46:	400a      	ands	r2, r1
 8005c48:	801a      	strh	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	001a      	movs	r2, r3
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	18d3      	adds	r3, r2, r3
 8005c58:	183a      	adds	r2, r7, r0
 8005c5a:	8812      	ldrh	r2, [r2, #0]
 8005c5c:	4950      	ldr	r1, [pc, #320]	; (8005da0 <HAL_PCD_EP_DB_Transmit+0x704>)
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	b292      	uxth	r2, r2
 8005c62:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	2224      	movs	r2, #36	; 0x24
 8005c68:	5c9b      	ldrb	r3, [r3, r2]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d000      	beq.n	8005c70 <HAL_PCD_EP_DB_Transmit+0x5d4>
 8005c6e:	e0bd      	b.n	8005dec <HAL_PCD_EP_DB_Transmit+0x750>
      {
        ep->xfer_buff += TxByteNbre;
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	695a      	ldr	r2, [r3, #20]
 8005c74:	214e      	movs	r1, #78	; 0x4e
 8005c76:	187b      	adds	r3, r7, r1
 8005c78:	881b      	ldrh	r3, [r3, #0]
 8005c7a:	18d2      	adds	r2, r2, r3
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	69da      	ldr	r2, [r3, #28]
 8005c84:	187b      	adds	r3, r7, r1
 8005c86:	881b      	ldrh	r3, [r3, #0]
 8005c88:	18d2      	adds	r2, r2, r3
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	6a1a      	ldr	r2, [r3, #32]
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d309      	bcc.n	8005cae <HAL_PCD_EP_DB_Transmit+0x612>
        {
          len = ep->maxpacket;
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	6a1a      	ldr	r2, [r3, #32]
 8005ca4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ca6:	1ad2      	subs	r2, r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	621a      	str	r2, [r3, #32]
 8005cac:	e016      	b.n	8005cdc <HAL_PCD_EP_DB_Transmit+0x640>
        }
        else if (ep->xfer_len_db == 0U)
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d108      	bne.n	8005cc8 <HAL_PCD_EP_DB_Transmit+0x62c>
        {
          len = TxByteNbre;
 8005cb6:	234e      	movs	r3, #78	; 0x4e
 8005cb8:	18fb      	adds	r3, r7, r3
 8005cba:	881b      	ldrh	r3, [r3, #0]
 8005cbc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	2224      	movs	r2, #36	; 0x24
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	5499      	strb	r1, [r3, r2]
 8005cc6:	e009      	b.n	8005cdc <HAL_PCD_EP_DB_Transmit+0x640>
        }
        else
        {
          len = ep->xfer_len_db;
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	2224      	movs	r2, #36	; 0x24
 8005cd8:	2100      	movs	r1, #0
 8005cda:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	667b      	str	r3, [r7, #100]	; 0x64
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	785b      	ldrb	r3, [r3, #1]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d15c      	bne.n	8005da4 <HAL_PCD_EP_DB_Transmit+0x708>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2250      	movs	r2, #80	; 0x50
 8005cf6:	5a9b      	ldrh	r3, [r3, r2]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	001a      	movs	r2, r3
 8005cfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cfe:	189b      	adds	r3, r3, r2
 8005d00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	00da      	lsls	r2, r3, #3
 8005d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d0a:	18d3      	adds	r3, r2, r3
 8005d0c:	4a1f      	ldr	r2, [pc, #124]	; (8005d8c <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8005d0e:	4694      	mov	ip, r2
 8005d10:	4463      	add	r3, ip
 8005d12:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d110      	bne.n	8005d3c <HAL_PCD_EP_DB_Transmit+0x6a0>
 8005d1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d1c:	881b      	ldrh	r3, [r3, #0]
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	4a1c      	ldr	r2, [pc, #112]	; (8005d94 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d28:	801a      	strh	r2, [r3, #0]
 8005d2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d2c:	881b      	ldrh	r3, [r3, #0]
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	4a19      	ldr	r2, [pc, #100]	; (8005d98 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d38:	801a      	strh	r2, [r3, #0]
 8005d3a:	e04d      	b.n	8005dd8 <HAL_PCD_EP_DB_Transmit+0x73c>
 8005d3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d3e:	2b3e      	cmp	r3, #62	; 0x3e
 8005d40:	d810      	bhi.n	8005d64 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8005d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d44:	085b      	lsrs	r3, r3, #1
 8005d46:	657b      	str	r3, [r7, #84]	; 0x54
 8005d48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	d002      	beq.n	8005d56 <HAL_PCD_EP_DB_Transmit+0x6ba>
 8005d50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d52:	3301      	adds	r3, #1
 8005d54:	657b      	str	r3, [r7, #84]	; 0x54
 8005d56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	029b      	lsls	r3, r3, #10
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d60:	801a      	strh	r2, [r3, #0]
 8005d62:	e039      	b.n	8005dd8 <HAL_PCD_EP_DB_Transmit+0x73c>
 8005d64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d66:	095b      	lsrs	r3, r3, #5
 8005d68:	657b      	str	r3, [r7, #84]	; 0x54
 8005d6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d6c:	221f      	movs	r2, #31
 8005d6e:	4013      	ands	r3, r2
 8005d70:	d102      	bne.n	8005d78 <HAL_PCD_EP_DB_Transmit+0x6dc>
 8005d72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d74:	3b01      	subs	r3, #1
 8005d76:	657b      	str	r3, [r7, #84]	; 0x54
 8005d78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	029b      	lsls	r3, r3, #10
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	4a05      	ldr	r2, [pc, #20]	; (8005d98 <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005d88:	801a      	strh	r2, [r3, #0]
 8005d8a:	e025      	b.n	8005dd8 <HAL_PCD_EP_DB_Transmit+0x73c>
 8005d8c:	00000406 	.word	0x00000406
 8005d90:	00000402 	.word	0x00000402
 8005d94:	ffff83ff 	.word	0xffff83ff
 8005d98:	ffff8000 	.word	0xffff8000
 8005d9c:	ffff8f8f 	.word	0xffff8f8f
 8005da0:	ffffc080 	.word	0xffffc080
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	785b      	ldrb	r3, [r3, #1]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d115      	bne.n	8005dd8 <HAL_PCD_EP_DB_Transmit+0x73c>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2250      	movs	r2, #80	; 0x50
 8005db2:	5a9b      	ldrh	r3, [r3, r2]
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	001a      	movs	r2, r3
 8005db8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dba:	189b      	adds	r3, r3, r2
 8005dbc:	667b      	str	r3, [r7, #100]	; 0x64
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	00da      	lsls	r2, r3, #3
 8005dc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dc6:	18d3      	adds	r3, r2, r3
 8005dc8:	4a1e      	ldr	r2, [pc, #120]	; (8005e44 <HAL_PCD_EP_DB_Transmit+0x7a8>)
 8005dca:	4694      	mov	ip, r2
 8005dcc:	4463      	add	r3, ip
 8005dce:	663b      	str	r3, [r7, #96]	; 0x60
 8005dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005dd6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6818      	ldr	r0, [r3, #0]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	6959      	ldr	r1, [r3, #20]
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	895a      	ldrh	r2, [r3, #10]
 8005de4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	f004 ffe2 	bl	800adb0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	001a      	movs	r2, r3
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	18d3      	adds	r3, r2, r3
 8005dfa:	881b      	ldrh	r3, [r3, #0]
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	2010      	movs	r0, #16
 8005e00:	183b      	adds	r3, r7, r0
 8005e02:	4911      	ldr	r1, [pc, #68]	; (8005e48 <HAL_PCD_EP_DB_Transmit+0x7ac>)
 8005e04:	400a      	ands	r2, r1
 8005e06:	801a      	strh	r2, [r3, #0]
 8005e08:	183b      	adds	r3, r7, r0
 8005e0a:	183a      	adds	r2, r7, r0
 8005e0c:	8812      	ldrh	r2, [r2, #0]
 8005e0e:	2110      	movs	r1, #16
 8005e10:	404a      	eors	r2, r1
 8005e12:	801a      	strh	r2, [r3, #0]
 8005e14:	183b      	adds	r3, r7, r0
 8005e16:	183a      	adds	r2, r7, r0
 8005e18:	8812      	ldrh	r2, [r2, #0]
 8005e1a:	2120      	movs	r1, #32
 8005e1c:	404a      	eors	r2, r1
 8005e1e:	801a      	strh	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	001a      	movs	r2, r3
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	18d3      	adds	r3, r2, r3
 8005e2e:	183a      	adds	r2, r7, r0
 8005e30:	8812      	ldrh	r2, [r2, #0]
 8005e32:	4906      	ldr	r1, [pc, #24]	; (8005e4c <HAL_PCD_EP_DB_Transmit+0x7b0>)
 8005e34:	430a      	orrs	r2, r1
 8005e36:	b292      	uxth	r2, r2
 8005e38:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b022      	add	sp, #136	; 0x88
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	00000406 	.word	0x00000406
 8005e48:	ffff8fbf 	.word	0xffff8fbf
 8005e4c:	ffff8080 	.word	0xffff8080

08005e50 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005e50:	b590      	push	{r4, r7, lr}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	0008      	movs	r0, r1
 8005e5a:	0011      	movs	r1, r2
 8005e5c:	607b      	str	r3, [r7, #4]
 8005e5e:	240a      	movs	r4, #10
 8005e60:	193b      	adds	r3, r7, r4
 8005e62:	1c02      	adds	r2, r0, #0
 8005e64:	801a      	strh	r2, [r3, #0]
 8005e66:	2308      	movs	r3, #8
 8005e68:	18fb      	adds	r3, r7, r3
 8005e6a:	1c0a      	adds	r2, r1, #0
 8005e6c:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005e6e:	0021      	movs	r1, r4
 8005e70:	187b      	adds	r3, r7, r1
 8005e72:	881b      	ldrh	r3, [r3, #0]
 8005e74:	2280      	movs	r2, #128	; 0x80
 8005e76:	4013      	ands	r3, r2
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00c      	beq.n	8005e98 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e7e:	187b      	adds	r3, r7, r1
 8005e80:	881b      	ldrh	r3, [r3, #0]
 8005e82:	2207      	movs	r2, #7
 8005e84:	4013      	ands	r3, r2
 8005e86:	1c5a      	adds	r2, r3, #1
 8005e88:	0013      	movs	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	189b      	adds	r3, r3, r2
 8005e8e:	00db      	lsls	r3, r3, #3
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	18d3      	adds	r3, r2, r3
 8005e94:	617b      	str	r3, [r7, #20]
 8005e96:	e00b      	b.n	8005eb0 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005e98:	230a      	movs	r3, #10
 8005e9a:	18fb      	adds	r3, r7, r3
 8005e9c:	881a      	ldrh	r2, [r3, #0]
 8005e9e:	0013      	movs	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	189b      	adds	r3, r3, r2
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	3369      	adds	r3, #105	; 0x69
 8005ea8:	33ff      	adds	r3, #255	; 0xff
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	18d3      	adds	r3, r2, r3
 8005eae:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005eb0:	2308      	movs	r3, #8
 8005eb2:	18fb      	adds	r3, r7, r3
 8005eb4:	881b      	ldrh	r3, [r3, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d107      	bne.n	8005eca <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	80da      	strh	r2, [r3, #6]
 8005ec8:	e00b      	b.n	8005ee2 <HAL_PCDEx_PMAConfig+0x92>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	0c1b      	lsrs	r3, r3, #16
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	b007      	add	sp, #28
 8005eea:	bd90      	pop	{r4, r7, pc}

08005eec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	23ba      	movs	r3, #186	; 0xba
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	2101      	movs	r1, #1
 8005f02:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	23b8      	movs	r3, #184	; 0xb8
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2254      	movs	r2, #84	; 0x54
 8005f12:	5a9b      	ldrh	r3, [r3, r2]
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	2201      	movs	r2, #1
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	b299      	uxth	r1, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2254      	movs	r2, #84	; 0x54
 8005f20:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2254      	movs	r2, #84	; 0x54
 8005f26:	5a9b      	ldrh	r3, [r3, r2]
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	b299      	uxth	r1, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2254      	movs	r2, #84	; 0x54
 8005f34:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	0018      	movs	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	b004      	add	sp, #16
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	000a      	movs	r2, r1
 8005f4a:	1cfb      	adds	r3, r7, #3
 8005f4c:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f4e:	46c0      	nop			; (mov r8, r8)
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b002      	add	sp, #8
 8005f54:	bd80      	pop	{r7, pc}
	...

08005f58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b088      	sub	sp, #32
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d102      	bne.n	8005f6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	f000 fb76 	bl	8006658 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2201      	movs	r2, #1
 8005f72:	4013      	ands	r3, r2
 8005f74:	d100      	bne.n	8005f78 <HAL_RCC_OscConfig+0x20>
 8005f76:	e08e      	b.n	8006096 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005f78:	4bc5      	ldr	r3, [pc, #788]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	220c      	movs	r2, #12
 8005f7e:	4013      	ands	r3, r2
 8005f80:	2b04      	cmp	r3, #4
 8005f82:	d00e      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005f84:	4bc2      	ldr	r3, [pc, #776]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	220c      	movs	r2, #12
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d117      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x68>
 8005f90:	4bbf      	ldr	r3, [pc, #764]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	23c0      	movs	r3, #192	; 0xc0
 8005f96:	025b      	lsls	r3, r3, #9
 8005f98:	401a      	ands	r2, r3
 8005f9a:	2380      	movs	r3, #128	; 0x80
 8005f9c:	025b      	lsls	r3, r3, #9
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d10e      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fa2:	4bbb      	ldr	r3, [pc, #748]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	2380      	movs	r3, #128	; 0x80
 8005fa8:	029b      	lsls	r3, r3, #10
 8005faa:	4013      	ands	r3, r2
 8005fac:	d100      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x58>
 8005fae:	e071      	b.n	8006094 <HAL_RCC_OscConfig+0x13c>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d000      	beq.n	8005fba <HAL_RCC_OscConfig+0x62>
 8005fb8:	e06c      	b.n	8006094 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	f000 fb4c 	bl	8006658 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d107      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x80>
 8005fc8:	4bb1      	ldr	r3, [pc, #708]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	4bb0      	ldr	r3, [pc, #704]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005fce:	2180      	movs	r1, #128	; 0x80
 8005fd0:	0249      	lsls	r1, r1, #9
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	601a      	str	r2, [r3, #0]
 8005fd6:	e02f      	b.n	8006038 <HAL_RCC_OscConfig+0xe0>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10c      	bne.n	8005ffa <HAL_RCC_OscConfig+0xa2>
 8005fe0:	4bab      	ldr	r3, [pc, #684]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	4baa      	ldr	r3, [pc, #680]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005fe6:	49ab      	ldr	r1, [pc, #684]	; (8006294 <HAL_RCC_OscConfig+0x33c>)
 8005fe8:	400a      	ands	r2, r1
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	4ba8      	ldr	r3, [pc, #672]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	4ba7      	ldr	r3, [pc, #668]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8005ff2:	49a9      	ldr	r1, [pc, #676]	; (8006298 <HAL_RCC_OscConfig+0x340>)
 8005ff4:	400a      	ands	r2, r1
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	e01e      	b.n	8006038 <HAL_RCC_OscConfig+0xe0>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b05      	cmp	r3, #5
 8006000:	d10e      	bne.n	8006020 <HAL_RCC_OscConfig+0xc8>
 8006002:	4ba3      	ldr	r3, [pc, #652]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	4ba2      	ldr	r3, [pc, #648]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006008:	2180      	movs	r1, #128	; 0x80
 800600a:	02c9      	lsls	r1, r1, #11
 800600c:	430a      	orrs	r2, r1
 800600e:	601a      	str	r2, [r3, #0]
 8006010:	4b9f      	ldr	r3, [pc, #636]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	4b9e      	ldr	r3, [pc, #632]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006016:	2180      	movs	r1, #128	; 0x80
 8006018:	0249      	lsls	r1, r1, #9
 800601a:	430a      	orrs	r2, r1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	e00b      	b.n	8006038 <HAL_RCC_OscConfig+0xe0>
 8006020:	4b9b      	ldr	r3, [pc, #620]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	4b9a      	ldr	r3, [pc, #616]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006026:	499b      	ldr	r1, [pc, #620]	; (8006294 <HAL_RCC_OscConfig+0x33c>)
 8006028:	400a      	ands	r2, r1
 800602a:	601a      	str	r2, [r3, #0]
 800602c:	4b98      	ldr	r3, [pc, #608]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	4b97      	ldr	r3, [pc, #604]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006032:	4999      	ldr	r1, [pc, #612]	; (8006298 <HAL_RCC_OscConfig+0x340>)
 8006034:	400a      	ands	r2, r1
 8006036:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d014      	beq.n	800606a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006040:	f7fd f884 	bl	800314c <HAL_GetTick>
 8006044:	0003      	movs	r3, r0
 8006046:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006048:	e008      	b.n	800605c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800604a:	f7fd f87f 	bl	800314c <HAL_GetTick>
 800604e:	0002      	movs	r2, r0
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b64      	cmp	r3, #100	; 0x64
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e2fd      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800605c:	4b8c      	ldr	r3, [pc, #560]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	2380      	movs	r3, #128	; 0x80
 8006062:	029b      	lsls	r3, r3, #10
 8006064:	4013      	ands	r3, r2
 8006066:	d0f0      	beq.n	800604a <HAL_RCC_OscConfig+0xf2>
 8006068:	e015      	b.n	8006096 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800606a:	f7fd f86f 	bl	800314c <HAL_GetTick>
 800606e:	0003      	movs	r3, r0
 8006070:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006072:	e008      	b.n	8006086 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006074:	f7fd f86a 	bl	800314c <HAL_GetTick>
 8006078:	0002      	movs	r2, r0
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	2b64      	cmp	r3, #100	; 0x64
 8006080:	d901      	bls.n	8006086 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e2e8      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006086:	4b82      	ldr	r3, [pc, #520]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	2380      	movs	r3, #128	; 0x80
 800608c:	029b      	lsls	r3, r3, #10
 800608e:	4013      	ands	r3, r2
 8006090:	d1f0      	bne.n	8006074 <HAL_RCC_OscConfig+0x11c>
 8006092:	e000      	b.n	8006096 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006094:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2202      	movs	r2, #2
 800609c:	4013      	ands	r3, r2
 800609e:	d100      	bne.n	80060a2 <HAL_RCC_OscConfig+0x14a>
 80060a0:	e06c      	b.n	800617c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80060a2:	4b7b      	ldr	r3, [pc, #492]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	220c      	movs	r2, #12
 80060a8:	4013      	ands	r3, r2
 80060aa:	d00e      	beq.n	80060ca <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80060ac:	4b78      	ldr	r3, [pc, #480]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	220c      	movs	r2, #12
 80060b2:	4013      	ands	r3, r2
 80060b4:	2b08      	cmp	r3, #8
 80060b6:	d11f      	bne.n	80060f8 <HAL_RCC_OscConfig+0x1a0>
 80060b8:	4b75      	ldr	r3, [pc, #468]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	23c0      	movs	r3, #192	; 0xc0
 80060be:	025b      	lsls	r3, r3, #9
 80060c0:	401a      	ands	r2, r3
 80060c2:	2380      	movs	r3, #128	; 0x80
 80060c4:	021b      	lsls	r3, r3, #8
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d116      	bne.n	80060f8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ca:	4b71      	ldr	r3, [pc, #452]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2202      	movs	r2, #2
 80060d0:	4013      	ands	r3, r2
 80060d2:	d005      	beq.n	80060e0 <HAL_RCC_OscConfig+0x188>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d001      	beq.n	80060e0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e2bb      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060e0:	4b6b      	ldr	r3, [pc, #428]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	22f8      	movs	r2, #248	; 0xf8
 80060e6:	4393      	bics	r3, r2
 80060e8:	0019      	movs	r1, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	00da      	lsls	r2, r3, #3
 80060f0:	4b67      	ldr	r3, [pc, #412]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80060f2:	430a      	orrs	r2, r1
 80060f4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060f6:	e041      	b.n	800617c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d024      	beq.n	800614a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006100:	4b63      	ldr	r3, [pc, #396]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	4b62      	ldr	r3, [pc, #392]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006106:	2101      	movs	r1, #1
 8006108:	430a      	orrs	r2, r1
 800610a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800610c:	f7fd f81e 	bl	800314c <HAL_GetTick>
 8006110:	0003      	movs	r3, r0
 8006112:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006114:	e008      	b.n	8006128 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006116:	f7fd f819 	bl	800314c <HAL_GetTick>
 800611a:	0002      	movs	r2, r0
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	2b02      	cmp	r3, #2
 8006122:	d901      	bls.n	8006128 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e297      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006128:	4b59      	ldr	r3, [pc, #356]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2202      	movs	r2, #2
 800612e:	4013      	ands	r3, r2
 8006130:	d0f1      	beq.n	8006116 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006132:	4b57      	ldr	r3, [pc, #348]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	22f8      	movs	r2, #248	; 0xf8
 8006138:	4393      	bics	r3, r2
 800613a:	0019      	movs	r1, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	00da      	lsls	r2, r3, #3
 8006142:	4b53      	ldr	r3, [pc, #332]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006144:	430a      	orrs	r2, r1
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	e018      	b.n	800617c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800614a:	4b51      	ldr	r3, [pc, #324]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	4b50      	ldr	r3, [pc, #320]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006150:	2101      	movs	r1, #1
 8006152:	438a      	bics	r2, r1
 8006154:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006156:	f7fc fff9 	bl	800314c <HAL_GetTick>
 800615a:	0003      	movs	r3, r0
 800615c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800615e:	e008      	b.n	8006172 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006160:	f7fc fff4 	bl	800314c <HAL_GetTick>
 8006164:	0002      	movs	r2, r0
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b02      	cmp	r3, #2
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e272      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006172:	4b47      	ldr	r3, [pc, #284]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2202      	movs	r2, #2
 8006178:	4013      	ands	r3, r2
 800617a:	d1f1      	bne.n	8006160 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2208      	movs	r2, #8
 8006182:	4013      	ands	r3, r2
 8006184:	d036      	beq.n	80061f4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d019      	beq.n	80061c2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800618e:	4b40      	ldr	r3, [pc, #256]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006190:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006192:	4b3f      	ldr	r3, [pc, #252]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006194:	2101      	movs	r1, #1
 8006196:	430a      	orrs	r2, r1
 8006198:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800619a:	f7fc ffd7 	bl	800314c <HAL_GetTick>
 800619e:	0003      	movs	r3, r0
 80061a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061a2:	e008      	b.n	80061b6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061a4:	f7fc ffd2 	bl	800314c <HAL_GetTick>
 80061a8:	0002      	movs	r2, r0
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d901      	bls.n	80061b6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e250      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061b6:	4b36      	ldr	r3, [pc, #216]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80061b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ba:	2202      	movs	r2, #2
 80061bc:	4013      	ands	r3, r2
 80061be:	d0f1      	beq.n	80061a4 <HAL_RCC_OscConfig+0x24c>
 80061c0:	e018      	b.n	80061f4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061c2:	4b33      	ldr	r3, [pc, #204]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80061c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061c6:	4b32      	ldr	r3, [pc, #200]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80061c8:	2101      	movs	r1, #1
 80061ca:	438a      	bics	r2, r1
 80061cc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061ce:	f7fc ffbd 	bl	800314c <HAL_GetTick>
 80061d2:	0003      	movs	r3, r0
 80061d4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061d6:	e008      	b.n	80061ea <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061d8:	f7fc ffb8 	bl	800314c <HAL_GetTick>
 80061dc:	0002      	movs	r2, r0
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e236      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061ea:	4b29      	ldr	r3, [pc, #164]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 80061ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ee:	2202      	movs	r2, #2
 80061f0:	4013      	ands	r3, r2
 80061f2:	d1f1      	bne.n	80061d8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2204      	movs	r2, #4
 80061fa:	4013      	ands	r3, r2
 80061fc:	d100      	bne.n	8006200 <HAL_RCC_OscConfig+0x2a8>
 80061fe:	e0b5      	b.n	800636c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006200:	201f      	movs	r0, #31
 8006202:	183b      	adds	r3, r7, r0
 8006204:	2200      	movs	r2, #0
 8006206:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006208:	4b21      	ldr	r3, [pc, #132]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	2380      	movs	r3, #128	; 0x80
 800620e:	055b      	lsls	r3, r3, #21
 8006210:	4013      	ands	r3, r2
 8006212:	d110      	bne.n	8006236 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006214:	4b1e      	ldr	r3, [pc, #120]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006216:	69da      	ldr	r2, [r3, #28]
 8006218:	4b1d      	ldr	r3, [pc, #116]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 800621a:	2180      	movs	r1, #128	; 0x80
 800621c:	0549      	lsls	r1, r1, #21
 800621e:	430a      	orrs	r2, r1
 8006220:	61da      	str	r2, [r3, #28]
 8006222:	4b1b      	ldr	r3, [pc, #108]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006224:	69da      	ldr	r2, [r3, #28]
 8006226:	2380      	movs	r3, #128	; 0x80
 8006228:	055b      	lsls	r3, r3, #21
 800622a:	4013      	ands	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]
 800622e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006230:	183b      	adds	r3, r7, r0
 8006232:	2201      	movs	r2, #1
 8006234:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006236:	4b19      	ldr	r3, [pc, #100]	; (800629c <HAL_RCC_OscConfig+0x344>)
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	2380      	movs	r3, #128	; 0x80
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	4013      	ands	r3, r2
 8006240:	d11a      	bne.n	8006278 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006242:	4b16      	ldr	r3, [pc, #88]	; (800629c <HAL_RCC_OscConfig+0x344>)
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	4b15      	ldr	r3, [pc, #84]	; (800629c <HAL_RCC_OscConfig+0x344>)
 8006248:	2180      	movs	r1, #128	; 0x80
 800624a:	0049      	lsls	r1, r1, #1
 800624c:	430a      	orrs	r2, r1
 800624e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006250:	f7fc ff7c 	bl	800314c <HAL_GetTick>
 8006254:	0003      	movs	r3, r0
 8006256:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006258:	e008      	b.n	800626c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800625a:	f7fc ff77 	bl	800314c <HAL_GetTick>
 800625e:	0002      	movs	r2, r0
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b64      	cmp	r3, #100	; 0x64
 8006266:	d901      	bls.n	800626c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e1f5      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800626c:	4b0b      	ldr	r3, [pc, #44]	; (800629c <HAL_RCC_OscConfig+0x344>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	2380      	movs	r3, #128	; 0x80
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	4013      	ands	r3, r2
 8006276:	d0f0      	beq.n	800625a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	2b01      	cmp	r3, #1
 800627e:	d10f      	bne.n	80062a0 <HAL_RCC_OscConfig+0x348>
 8006280:	4b03      	ldr	r3, [pc, #12]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006282:	6a1a      	ldr	r2, [r3, #32]
 8006284:	4b02      	ldr	r3, [pc, #8]	; (8006290 <HAL_RCC_OscConfig+0x338>)
 8006286:	2101      	movs	r1, #1
 8006288:	430a      	orrs	r2, r1
 800628a:	621a      	str	r2, [r3, #32]
 800628c:	e036      	b.n	80062fc <HAL_RCC_OscConfig+0x3a4>
 800628e:	46c0      	nop			; (mov r8, r8)
 8006290:	40021000 	.word	0x40021000
 8006294:	fffeffff 	.word	0xfffeffff
 8006298:	fffbffff 	.word	0xfffbffff
 800629c:	40007000 	.word	0x40007000
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10c      	bne.n	80062c2 <HAL_RCC_OscConfig+0x36a>
 80062a8:	4bca      	ldr	r3, [pc, #808]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062aa:	6a1a      	ldr	r2, [r3, #32]
 80062ac:	4bc9      	ldr	r3, [pc, #804]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062ae:	2101      	movs	r1, #1
 80062b0:	438a      	bics	r2, r1
 80062b2:	621a      	str	r2, [r3, #32]
 80062b4:	4bc7      	ldr	r3, [pc, #796]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062b6:	6a1a      	ldr	r2, [r3, #32]
 80062b8:	4bc6      	ldr	r3, [pc, #792]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062ba:	2104      	movs	r1, #4
 80062bc:	438a      	bics	r2, r1
 80062be:	621a      	str	r2, [r3, #32]
 80062c0:	e01c      	b.n	80062fc <HAL_RCC_OscConfig+0x3a4>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	2b05      	cmp	r3, #5
 80062c8:	d10c      	bne.n	80062e4 <HAL_RCC_OscConfig+0x38c>
 80062ca:	4bc2      	ldr	r3, [pc, #776]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062cc:	6a1a      	ldr	r2, [r3, #32]
 80062ce:	4bc1      	ldr	r3, [pc, #772]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062d0:	2104      	movs	r1, #4
 80062d2:	430a      	orrs	r2, r1
 80062d4:	621a      	str	r2, [r3, #32]
 80062d6:	4bbf      	ldr	r3, [pc, #764]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062d8:	6a1a      	ldr	r2, [r3, #32]
 80062da:	4bbe      	ldr	r3, [pc, #760]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062dc:	2101      	movs	r1, #1
 80062de:	430a      	orrs	r2, r1
 80062e0:	621a      	str	r2, [r3, #32]
 80062e2:	e00b      	b.n	80062fc <HAL_RCC_OscConfig+0x3a4>
 80062e4:	4bbb      	ldr	r3, [pc, #748]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062e6:	6a1a      	ldr	r2, [r3, #32]
 80062e8:	4bba      	ldr	r3, [pc, #744]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062ea:	2101      	movs	r1, #1
 80062ec:	438a      	bics	r2, r1
 80062ee:	621a      	str	r2, [r3, #32]
 80062f0:	4bb8      	ldr	r3, [pc, #736]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062f2:	6a1a      	ldr	r2, [r3, #32]
 80062f4:	4bb7      	ldr	r3, [pc, #732]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80062f6:	2104      	movs	r1, #4
 80062f8:	438a      	bics	r2, r1
 80062fa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d014      	beq.n	800632e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006304:	f7fc ff22 	bl	800314c <HAL_GetTick>
 8006308:	0003      	movs	r3, r0
 800630a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800630c:	e009      	b.n	8006322 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800630e:	f7fc ff1d 	bl	800314c <HAL_GetTick>
 8006312:	0002      	movs	r2, r0
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	4aaf      	ldr	r2, [pc, #700]	; (80065d8 <HAL_RCC_OscConfig+0x680>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e19a      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006322:	4bac      	ldr	r3, [pc, #688]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	2202      	movs	r2, #2
 8006328:	4013      	ands	r3, r2
 800632a:	d0f0      	beq.n	800630e <HAL_RCC_OscConfig+0x3b6>
 800632c:	e013      	b.n	8006356 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800632e:	f7fc ff0d 	bl	800314c <HAL_GetTick>
 8006332:	0003      	movs	r3, r0
 8006334:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006336:	e009      	b.n	800634c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006338:	f7fc ff08 	bl	800314c <HAL_GetTick>
 800633c:	0002      	movs	r2, r0
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	4aa5      	ldr	r2, [pc, #660]	; (80065d8 <HAL_RCC_OscConfig+0x680>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d901      	bls.n	800634c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e185      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800634c:	4ba1      	ldr	r3, [pc, #644]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	2202      	movs	r2, #2
 8006352:	4013      	ands	r3, r2
 8006354:	d1f0      	bne.n	8006338 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006356:	231f      	movs	r3, #31
 8006358:	18fb      	adds	r3, r7, r3
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d105      	bne.n	800636c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006360:	4b9c      	ldr	r3, [pc, #624]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006362:	69da      	ldr	r2, [r3, #28]
 8006364:	4b9b      	ldr	r3, [pc, #620]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006366:	499d      	ldr	r1, [pc, #628]	; (80065dc <HAL_RCC_OscConfig+0x684>)
 8006368:	400a      	ands	r2, r1
 800636a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2210      	movs	r2, #16
 8006372:	4013      	ands	r3, r2
 8006374:	d063      	beq.n	800643e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d12a      	bne.n	80063d4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800637e:	4b95      	ldr	r3, [pc, #596]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006382:	4b94      	ldr	r3, [pc, #592]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006384:	2104      	movs	r1, #4
 8006386:	430a      	orrs	r2, r1
 8006388:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800638a:	4b92      	ldr	r3, [pc, #584]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800638c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800638e:	4b91      	ldr	r3, [pc, #580]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006390:	2101      	movs	r1, #1
 8006392:	430a      	orrs	r2, r1
 8006394:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006396:	f7fc fed9 	bl	800314c <HAL_GetTick>
 800639a:	0003      	movs	r3, r0
 800639c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800639e:	e008      	b.n	80063b2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80063a0:	f7fc fed4 	bl	800314c <HAL_GetTick>
 80063a4:	0002      	movs	r2, r0
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e152      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80063b2:	4b88      	ldr	r3, [pc, #544]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b6:	2202      	movs	r2, #2
 80063b8:	4013      	ands	r3, r2
 80063ba:	d0f1      	beq.n	80063a0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80063bc:	4b85      	ldr	r3, [pc, #532]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063c0:	22f8      	movs	r2, #248	; 0xf8
 80063c2:	4393      	bics	r3, r2
 80063c4:	0019      	movs	r1, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	00da      	lsls	r2, r3, #3
 80063cc:	4b81      	ldr	r3, [pc, #516]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063ce:	430a      	orrs	r2, r1
 80063d0:	635a      	str	r2, [r3, #52]	; 0x34
 80063d2:	e034      	b.n	800643e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	3305      	adds	r3, #5
 80063da:	d111      	bne.n	8006400 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80063dc:	4b7d      	ldr	r3, [pc, #500]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063e0:	4b7c      	ldr	r3, [pc, #496]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063e2:	2104      	movs	r1, #4
 80063e4:	438a      	bics	r2, r1
 80063e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80063e8:	4b7a      	ldr	r3, [pc, #488]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ec:	22f8      	movs	r2, #248	; 0xf8
 80063ee:	4393      	bics	r3, r2
 80063f0:	0019      	movs	r1, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	00da      	lsls	r2, r3, #3
 80063f8:	4b76      	ldr	r3, [pc, #472]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80063fa:	430a      	orrs	r2, r1
 80063fc:	635a      	str	r2, [r3, #52]	; 0x34
 80063fe:	e01e      	b.n	800643e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006400:	4b74      	ldr	r3, [pc, #464]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006404:	4b73      	ldr	r3, [pc, #460]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006406:	2104      	movs	r1, #4
 8006408:	430a      	orrs	r2, r1
 800640a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800640c:	4b71      	ldr	r3, [pc, #452]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800640e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006410:	4b70      	ldr	r3, [pc, #448]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006412:	2101      	movs	r1, #1
 8006414:	438a      	bics	r2, r1
 8006416:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006418:	f7fc fe98 	bl	800314c <HAL_GetTick>
 800641c:	0003      	movs	r3, r0
 800641e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006420:	e008      	b.n	8006434 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006422:	f7fc fe93 	bl	800314c <HAL_GetTick>
 8006426:	0002      	movs	r2, r0
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	2b02      	cmp	r3, #2
 800642e:	d901      	bls.n	8006434 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e111      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006434:	4b67      	ldr	r3, [pc, #412]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006438:	2202      	movs	r2, #2
 800643a:	4013      	ands	r3, r2
 800643c:	d1f1      	bne.n	8006422 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2220      	movs	r2, #32
 8006444:	4013      	ands	r3, r2
 8006446:	d05c      	beq.n	8006502 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006448:	4b62      	ldr	r3, [pc, #392]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	220c      	movs	r2, #12
 800644e:	4013      	ands	r3, r2
 8006450:	2b0c      	cmp	r3, #12
 8006452:	d00e      	beq.n	8006472 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006454:	4b5f      	ldr	r3, [pc, #380]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	220c      	movs	r2, #12
 800645a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800645c:	2b08      	cmp	r3, #8
 800645e:	d114      	bne.n	800648a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006460:	4b5c      	ldr	r3, [pc, #368]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006462:	685a      	ldr	r2, [r3, #4]
 8006464:	23c0      	movs	r3, #192	; 0xc0
 8006466:	025b      	lsls	r3, r3, #9
 8006468:	401a      	ands	r2, r3
 800646a:	23c0      	movs	r3, #192	; 0xc0
 800646c:	025b      	lsls	r3, r3, #9
 800646e:	429a      	cmp	r2, r3
 8006470:	d10b      	bne.n	800648a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006472:	4b58      	ldr	r3, [pc, #352]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006474:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006476:	2380      	movs	r3, #128	; 0x80
 8006478:	025b      	lsls	r3, r3, #9
 800647a:	4013      	ands	r3, r2
 800647c:	d040      	beq.n	8006500 <HAL_RCC_OscConfig+0x5a8>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d03c      	beq.n	8006500 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e0e6      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d01b      	beq.n	80064ca <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006492:	4b50      	ldr	r3, [pc, #320]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006494:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006496:	4b4f      	ldr	r3, [pc, #316]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006498:	2180      	movs	r1, #128	; 0x80
 800649a:	0249      	lsls	r1, r1, #9
 800649c:	430a      	orrs	r2, r1
 800649e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a0:	f7fc fe54 	bl	800314c <HAL_GetTick>
 80064a4:	0003      	movs	r3, r0
 80064a6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80064a8:	e008      	b.n	80064bc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064aa:	f7fc fe4f 	bl	800314c <HAL_GetTick>
 80064ae:	0002      	movs	r2, r0
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d901      	bls.n	80064bc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e0cd      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80064bc:	4b45      	ldr	r3, [pc, #276]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80064be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064c0:	2380      	movs	r3, #128	; 0x80
 80064c2:	025b      	lsls	r3, r3, #9
 80064c4:	4013      	ands	r3, r2
 80064c6:	d0f0      	beq.n	80064aa <HAL_RCC_OscConfig+0x552>
 80064c8:	e01b      	b.n	8006502 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80064ca:	4b42      	ldr	r3, [pc, #264]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80064cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064ce:	4b41      	ldr	r3, [pc, #260]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80064d0:	4943      	ldr	r1, [pc, #268]	; (80065e0 <HAL_RCC_OscConfig+0x688>)
 80064d2:	400a      	ands	r2, r1
 80064d4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064d6:	f7fc fe39 	bl	800314c <HAL_GetTick>
 80064da:	0003      	movs	r3, r0
 80064dc:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80064de:	e008      	b.n	80064f2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064e0:	f7fc fe34 	bl	800314c <HAL_GetTick>
 80064e4:	0002      	movs	r2, r0
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e0b2      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80064f2:	4b38      	ldr	r3, [pc, #224]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80064f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064f6:	2380      	movs	r3, #128	; 0x80
 80064f8:	025b      	lsls	r3, r3, #9
 80064fa:	4013      	ands	r3, r2
 80064fc:	d1f0      	bne.n	80064e0 <HAL_RCC_OscConfig+0x588>
 80064fe:	e000      	b.n	8006502 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006500:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006506:	2b00      	cmp	r3, #0
 8006508:	d100      	bne.n	800650c <HAL_RCC_OscConfig+0x5b4>
 800650a:	e0a4      	b.n	8006656 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800650c:	4b31      	ldr	r3, [pc, #196]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	220c      	movs	r2, #12
 8006512:	4013      	ands	r3, r2
 8006514:	2b08      	cmp	r3, #8
 8006516:	d100      	bne.n	800651a <HAL_RCC_OscConfig+0x5c2>
 8006518:	e078      	b.n	800660c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651e:	2b02      	cmp	r3, #2
 8006520:	d14c      	bne.n	80065bc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006522:	4b2c      	ldr	r3, [pc, #176]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	4b2b      	ldr	r3, [pc, #172]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006528:	492e      	ldr	r1, [pc, #184]	; (80065e4 <HAL_RCC_OscConfig+0x68c>)
 800652a:	400a      	ands	r2, r1
 800652c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800652e:	f7fc fe0d 	bl	800314c <HAL_GetTick>
 8006532:	0003      	movs	r3, r0
 8006534:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006538:	f7fc fe08 	bl	800314c <HAL_GetTick>
 800653c:	0002      	movs	r2, r0
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b02      	cmp	r3, #2
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e086      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800654a:	4b22      	ldr	r3, [pc, #136]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	2380      	movs	r3, #128	; 0x80
 8006550:	049b      	lsls	r3, r3, #18
 8006552:	4013      	ands	r3, r2
 8006554:	d1f0      	bne.n	8006538 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006556:	4b1f      	ldr	r3, [pc, #124]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800655a:	220f      	movs	r2, #15
 800655c:	4393      	bics	r3, r2
 800655e:	0019      	movs	r1, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006564:	4b1b      	ldr	r3, [pc, #108]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006566:	430a      	orrs	r2, r1
 8006568:	62da      	str	r2, [r3, #44]	; 0x2c
 800656a:	4b1a      	ldr	r3, [pc, #104]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	4a1e      	ldr	r2, [pc, #120]	; (80065e8 <HAL_RCC_OscConfig+0x690>)
 8006570:	4013      	ands	r3, r2
 8006572:	0019      	movs	r1, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800657c:	431a      	orrs	r2, r3
 800657e:	4b15      	ldr	r3, [pc, #84]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006580:	430a      	orrs	r2, r1
 8006582:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006584:	4b13      	ldr	r3, [pc, #76]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	4b12      	ldr	r3, [pc, #72]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 800658a:	2180      	movs	r1, #128	; 0x80
 800658c:	0449      	lsls	r1, r1, #17
 800658e:	430a      	orrs	r2, r1
 8006590:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006592:	f7fc fddb 	bl	800314c <HAL_GetTick>
 8006596:	0003      	movs	r3, r0
 8006598:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800659a:	e008      	b.n	80065ae <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800659c:	f7fc fdd6 	bl	800314c <HAL_GetTick>
 80065a0:	0002      	movs	r2, r0
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e054      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80065ae:	4b09      	ldr	r3, [pc, #36]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	2380      	movs	r3, #128	; 0x80
 80065b4:	049b      	lsls	r3, r3, #18
 80065b6:	4013      	ands	r3, r2
 80065b8:	d0f0      	beq.n	800659c <HAL_RCC_OscConfig+0x644>
 80065ba:	e04c      	b.n	8006656 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065bc:	4b05      	ldr	r3, [pc, #20]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	4b04      	ldr	r3, [pc, #16]	; (80065d4 <HAL_RCC_OscConfig+0x67c>)
 80065c2:	4908      	ldr	r1, [pc, #32]	; (80065e4 <HAL_RCC_OscConfig+0x68c>)
 80065c4:	400a      	ands	r2, r1
 80065c6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065c8:	f7fc fdc0 	bl	800314c <HAL_GetTick>
 80065cc:	0003      	movs	r3, r0
 80065ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065d0:	e015      	b.n	80065fe <HAL_RCC_OscConfig+0x6a6>
 80065d2:	46c0      	nop			; (mov r8, r8)
 80065d4:	40021000 	.word	0x40021000
 80065d8:	00001388 	.word	0x00001388
 80065dc:	efffffff 	.word	0xefffffff
 80065e0:	fffeffff 	.word	0xfffeffff
 80065e4:	feffffff 	.word	0xfeffffff
 80065e8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065ec:	f7fc fdae 	bl	800314c <HAL_GetTick>
 80065f0:	0002      	movs	r2, r0
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e02c      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065fe:	4b18      	ldr	r3, [pc, #96]	; (8006660 <HAL_RCC_OscConfig+0x708>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	2380      	movs	r3, #128	; 0x80
 8006604:	049b      	lsls	r3, r3, #18
 8006606:	4013      	ands	r3, r2
 8006608:	d1f0      	bne.n	80065ec <HAL_RCC_OscConfig+0x694>
 800660a:	e024      	b.n	8006656 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e01f      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006618:	4b11      	ldr	r3, [pc, #68]	; (8006660 <HAL_RCC_OscConfig+0x708>)
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800661e:	4b10      	ldr	r3, [pc, #64]	; (8006660 <HAL_RCC_OscConfig+0x708>)
 8006620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006622:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	23c0      	movs	r3, #192	; 0xc0
 8006628:	025b      	lsls	r3, r3, #9
 800662a:	401a      	ands	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006630:	429a      	cmp	r2, r3
 8006632:	d10e      	bne.n	8006652 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	220f      	movs	r2, #15
 8006638:	401a      	ands	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800663e:	429a      	cmp	r2, r3
 8006640:	d107      	bne.n	8006652 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	23f0      	movs	r3, #240	; 0xf0
 8006646:	039b      	lsls	r3, r3, #14
 8006648:	401a      	ands	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800664e:	429a      	cmp	r2, r3
 8006650:	d001      	beq.n	8006656 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e000      	b.n	8006658 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	0018      	movs	r0, r3
 800665a:	46bd      	mov	sp, r7
 800665c:	b008      	add	sp, #32
 800665e:	bd80      	pop	{r7, pc}
 8006660:	40021000 	.word	0x40021000

08006664 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d101      	bne.n	8006678 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e0bf      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006678:	4b61      	ldr	r3, [pc, #388]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2201      	movs	r2, #1
 800667e:	4013      	ands	r3, r2
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	429a      	cmp	r2, r3
 8006684:	d911      	bls.n	80066aa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006686:	4b5e      	ldr	r3, [pc, #376]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2201      	movs	r2, #1
 800668c:	4393      	bics	r3, r2
 800668e:	0019      	movs	r1, r3
 8006690:	4b5b      	ldr	r3, [pc, #364]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006698:	4b59      	ldr	r3, [pc, #356]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2201      	movs	r2, #1
 800669e:	4013      	ands	r3, r2
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d001      	beq.n	80066aa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e0a6      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2202      	movs	r2, #2
 80066b0:	4013      	ands	r3, r2
 80066b2:	d015      	beq.n	80066e0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2204      	movs	r2, #4
 80066ba:	4013      	ands	r3, r2
 80066bc:	d006      	beq.n	80066cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80066be:	4b51      	ldr	r3, [pc, #324]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	4b50      	ldr	r3, [pc, #320]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80066c4:	21e0      	movs	r1, #224	; 0xe0
 80066c6:	00c9      	lsls	r1, r1, #3
 80066c8:	430a      	orrs	r2, r1
 80066ca:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066cc:	4b4d      	ldr	r3, [pc, #308]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	22f0      	movs	r2, #240	; 0xf0
 80066d2:	4393      	bics	r3, r2
 80066d4:	0019      	movs	r1, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689a      	ldr	r2, [r3, #8]
 80066da:	4b4a      	ldr	r3, [pc, #296]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80066dc:	430a      	orrs	r2, r1
 80066de:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2201      	movs	r2, #1
 80066e6:	4013      	ands	r3, r2
 80066e8:	d04c      	beq.n	8006784 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d107      	bne.n	8006702 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f2:	4b44      	ldr	r3, [pc, #272]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	2380      	movs	r3, #128	; 0x80
 80066f8:	029b      	lsls	r3, r3, #10
 80066fa:	4013      	ands	r3, r2
 80066fc:	d120      	bne.n	8006740 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e07a      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2b02      	cmp	r3, #2
 8006708:	d107      	bne.n	800671a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800670a:	4b3e      	ldr	r3, [pc, #248]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	2380      	movs	r3, #128	; 0x80
 8006710:	049b      	lsls	r3, r3, #18
 8006712:	4013      	ands	r3, r2
 8006714:	d114      	bne.n	8006740 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e06e      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	2b03      	cmp	r3, #3
 8006720:	d107      	bne.n	8006732 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006722:	4b38      	ldr	r3, [pc, #224]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 8006724:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006726:	2380      	movs	r3, #128	; 0x80
 8006728:	025b      	lsls	r3, r3, #9
 800672a:	4013      	ands	r3, r2
 800672c:	d108      	bne.n	8006740 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e062      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006732:	4b34      	ldr	r3, [pc, #208]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2202      	movs	r2, #2
 8006738:	4013      	ands	r3, r2
 800673a:	d101      	bne.n	8006740 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e05b      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006740:	4b30      	ldr	r3, [pc, #192]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	2203      	movs	r2, #3
 8006746:	4393      	bics	r3, r2
 8006748:	0019      	movs	r1, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	4b2d      	ldr	r3, [pc, #180]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 8006750:	430a      	orrs	r2, r1
 8006752:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006754:	f7fc fcfa 	bl	800314c <HAL_GetTick>
 8006758:	0003      	movs	r3, r0
 800675a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800675c:	e009      	b.n	8006772 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800675e:	f7fc fcf5 	bl	800314c <HAL_GetTick>
 8006762:	0002      	movs	r2, r0
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	4a27      	ldr	r2, [pc, #156]	; (8006808 <HAL_RCC_ClockConfig+0x1a4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d901      	bls.n	8006772 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e042      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006772:	4b24      	ldr	r3, [pc, #144]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	220c      	movs	r2, #12
 8006778:	401a      	ands	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	429a      	cmp	r2, r3
 8006782:	d1ec      	bne.n	800675e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006784:	4b1e      	ldr	r3, [pc, #120]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2201      	movs	r2, #1
 800678a:	4013      	ands	r3, r2
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	429a      	cmp	r2, r3
 8006790:	d211      	bcs.n	80067b6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006792:	4b1b      	ldr	r3, [pc, #108]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2201      	movs	r2, #1
 8006798:	4393      	bics	r3, r2
 800679a:	0019      	movs	r1, r3
 800679c:	4b18      	ldr	r3, [pc, #96]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	430a      	orrs	r2, r1
 80067a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067a4:	4b16      	ldr	r3, [pc, #88]	; (8006800 <HAL_RCC_ClockConfig+0x19c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2201      	movs	r2, #1
 80067aa:	4013      	ands	r3, r2
 80067ac:	683a      	ldr	r2, [r7, #0]
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d001      	beq.n	80067b6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e020      	b.n	80067f8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2204      	movs	r2, #4
 80067bc:	4013      	ands	r3, r2
 80067be:	d009      	beq.n	80067d4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80067c0:	4b10      	ldr	r3, [pc, #64]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	4a11      	ldr	r2, [pc, #68]	; (800680c <HAL_RCC_ClockConfig+0x1a8>)
 80067c6:	4013      	ands	r3, r2
 80067c8:	0019      	movs	r1, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	4b0d      	ldr	r3, [pc, #52]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80067d0:	430a      	orrs	r2, r1
 80067d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80067d4:	f000 f820 	bl	8006818 <HAL_RCC_GetSysClockFreq>
 80067d8:	0001      	movs	r1, r0
 80067da:	4b0a      	ldr	r3, [pc, #40]	; (8006804 <HAL_RCC_ClockConfig+0x1a0>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	091b      	lsrs	r3, r3, #4
 80067e0:	220f      	movs	r2, #15
 80067e2:	4013      	ands	r3, r2
 80067e4:	4a0a      	ldr	r2, [pc, #40]	; (8006810 <HAL_RCC_ClockConfig+0x1ac>)
 80067e6:	5cd3      	ldrb	r3, [r2, r3]
 80067e8:	000a      	movs	r2, r1
 80067ea:	40da      	lsrs	r2, r3
 80067ec:	4b09      	ldr	r3, [pc, #36]	; (8006814 <HAL_RCC_ClockConfig+0x1b0>)
 80067ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80067f0:	2003      	movs	r0, #3
 80067f2:	f7fc fc65 	bl	80030c0 <HAL_InitTick>
  
  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	0018      	movs	r0, r3
 80067fa:	46bd      	mov	sp, r7
 80067fc:	b004      	add	sp, #16
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	40022000 	.word	0x40022000
 8006804:	40021000 	.word	0x40021000
 8006808:	00001388 	.word	0x00001388
 800680c:	fffff8ff 	.word	0xfffff8ff
 8006810:	0800df34 	.word	0x0800df34
 8006814:	20000000 	.word	0x20000000

08006818 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006818:	b590      	push	{r4, r7, lr}
 800681a:	b08f      	sub	sp, #60	; 0x3c
 800681c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800681e:	2314      	movs	r3, #20
 8006820:	18fb      	adds	r3, r7, r3
 8006822:	4a38      	ldr	r2, [pc, #224]	; (8006904 <HAL_RCC_GetSysClockFreq+0xec>)
 8006824:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006826:	c313      	stmia	r3!, {r0, r1, r4}
 8006828:	6812      	ldr	r2, [r2, #0]
 800682a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800682c:	1d3b      	adds	r3, r7, #4
 800682e:	4a36      	ldr	r2, [pc, #216]	; (8006908 <HAL_RCC_GetSysClockFreq+0xf0>)
 8006830:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006832:	c313      	stmia	r3!, {r0, r1, r4}
 8006834:	6812      	ldr	r2, [r2, #0]
 8006836:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006838:	2300      	movs	r3, #0
 800683a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800683c:	2300      	movs	r3, #0
 800683e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006840:	2300      	movs	r3, #0
 8006842:	637b      	str	r3, [r7, #52]	; 0x34
 8006844:	2300      	movs	r3, #0
 8006846:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8006848:	2300      	movs	r3, #0
 800684a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800684c:	4b2f      	ldr	r3, [pc, #188]	; (800690c <HAL_RCC_GetSysClockFreq+0xf4>)
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006854:	220c      	movs	r2, #12
 8006856:	4013      	ands	r3, r2
 8006858:	2b0c      	cmp	r3, #12
 800685a:	d047      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0xd4>
 800685c:	d849      	bhi.n	80068f2 <HAL_RCC_GetSysClockFreq+0xda>
 800685e:	2b04      	cmp	r3, #4
 8006860:	d002      	beq.n	8006868 <HAL_RCC_GetSysClockFreq+0x50>
 8006862:	2b08      	cmp	r3, #8
 8006864:	d003      	beq.n	800686e <HAL_RCC_GetSysClockFreq+0x56>
 8006866:	e044      	b.n	80068f2 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006868:	4b29      	ldr	r3, [pc, #164]	; (8006910 <HAL_RCC_GetSysClockFreq+0xf8>)
 800686a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800686c:	e044      	b.n	80068f8 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800686e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006870:	0c9b      	lsrs	r3, r3, #18
 8006872:	220f      	movs	r2, #15
 8006874:	4013      	ands	r3, r2
 8006876:	2214      	movs	r2, #20
 8006878:	18ba      	adds	r2, r7, r2
 800687a:	5cd3      	ldrb	r3, [r2, r3]
 800687c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800687e:	4b23      	ldr	r3, [pc, #140]	; (800690c <HAL_RCC_GetSysClockFreq+0xf4>)
 8006880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006882:	220f      	movs	r2, #15
 8006884:	4013      	ands	r3, r2
 8006886:	1d3a      	adds	r2, r7, #4
 8006888:	5cd3      	ldrb	r3, [r2, r3]
 800688a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800688c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800688e:	23c0      	movs	r3, #192	; 0xc0
 8006890:	025b      	lsls	r3, r3, #9
 8006892:	401a      	ands	r2, r3
 8006894:	2380      	movs	r3, #128	; 0x80
 8006896:	025b      	lsls	r3, r3, #9
 8006898:	429a      	cmp	r2, r3
 800689a:	d109      	bne.n	80068b0 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800689c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800689e:	481c      	ldr	r0, [pc, #112]	; (8006910 <HAL_RCC_GetSysClockFreq+0xf8>)
 80068a0:	f7f9 fc44 	bl	800012c <__udivsi3>
 80068a4:	0003      	movs	r3, r0
 80068a6:	001a      	movs	r2, r3
 80068a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068aa:	4353      	muls	r3, r2
 80068ac:	637b      	str	r3, [r7, #52]	; 0x34
 80068ae:	e01a      	b.n	80068e6 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80068b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068b2:	23c0      	movs	r3, #192	; 0xc0
 80068b4:	025b      	lsls	r3, r3, #9
 80068b6:	401a      	ands	r2, r3
 80068b8:	23c0      	movs	r3, #192	; 0xc0
 80068ba:	025b      	lsls	r3, r3, #9
 80068bc:	429a      	cmp	r2, r3
 80068be:	d109      	bne.n	80068d4 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80068c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068c2:	4814      	ldr	r0, [pc, #80]	; (8006914 <HAL_RCC_GetSysClockFreq+0xfc>)
 80068c4:	f7f9 fc32 	bl	800012c <__udivsi3>
 80068c8:	0003      	movs	r3, r0
 80068ca:	001a      	movs	r2, r3
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	4353      	muls	r3, r2
 80068d0:	637b      	str	r3, [r7, #52]	; 0x34
 80068d2:	e008      	b.n	80068e6 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80068d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068d6:	4810      	ldr	r0, [pc, #64]	; (8006918 <HAL_RCC_GetSysClockFreq+0x100>)
 80068d8:	f7f9 fc28 	bl	800012c <__udivsi3>
 80068dc:	0003      	movs	r3, r0
 80068de:	001a      	movs	r2, r3
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	4353      	muls	r3, r2
 80068e4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80068e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80068ea:	e005      	b.n	80068f8 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80068ec:	4b09      	ldr	r3, [pc, #36]	; (8006914 <HAL_RCC_GetSysClockFreq+0xfc>)
 80068ee:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80068f0:	e002      	b.n	80068f8 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80068f2:	4b09      	ldr	r3, [pc, #36]	; (8006918 <HAL_RCC_GetSysClockFreq+0x100>)
 80068f4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80068f6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80068f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80068fa:	0018      	movs	r0, r3
 80068fc:	46bd      	mov	sp, r7
 80068fe:	b00f      	add	sp, #60	; 0x3c
 8006900:	bd90      	pop	{r4, r7, pc}
 8006902:	46c0      	nop			; (mov r8, r8)
 8006904:	0800ddf0 	.word	0x0800ddf0
 8006908:	0800de00 	.word	0x0800de00
 800690c:	40021000 	.word	0x40021000
 8006910:	00f42400 	.word	0x00f42400
 8006914:	02dc6c00 	.word	0x02dc6c00
 8006918:	007a1200 	.word	0x007a1200

0800691c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006920:	4b02      	ldr	r3, [pc, #8]	; (800692c <HAL_RCC_GetHCLKFreq+0x10>)
 8006922:	681b      	ldr	r3, [r3, #0]
}
 8006924:	0018      	movs	r0, r3
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	46c0      	nop			; (mov r8, r8)
 800692c:	20000000 	.word	0x20000000

08006930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006934:	f7ff fff2 	bl	800691c <HAL_RCC_GetHCLKFreq>
 8006938:	0001      	movs	r1, r0
 800693a:	4b06      	ldr	r3, [pc, #24]	; (8006954 <HAL_RCC_GetPCLK1Freq+0x24>)
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	0a1b      	lsrs	r3, r3, #8
 8006940:	2207      	movs	r2, #7
 8006942:	4013      	ands	r3, r2
 8006944:	4a04      	ldr	r2, [pc, #16]	; (8006958 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006946:	5cd3      	ldrb	r3, [r2, r3]
 8006948:	40d9      	lsrs	r1, r3
 800694a:	000b      	movs	r3, r1
}    
 800694c:	0018      	movs	r0, r3
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	46c0      	nop			; (mov r8, r8)
 8006954:	40021000 	.word	0x40021000
 8006958:	0800df44 	.word	0x0800df44

0800695c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006964:	2300      	movs	r3, #0
 8006966:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006968:	2300      	movs	r3, #0
 800696a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	2380      	movs	r3, #128	; 0x80
 8006972:	025b      	lsls	r3, r3, #9
 8006974:	4013      	ands	r3, r2
 8006976:	d100      	bne.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006978:	e08e      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800697a:	2017      	movs	r0, #23
 800697c:	183b      	adds	r3, r7, r0
 800697e:	2200      	movs	r2, #0
 8006980:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006982:	4b6e      	ldr	r3, [pc, #440]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006984:	69da      	ldr	r2, [r3, #28]
 8006986:	2380      	movs	r3, #128	; 0x80
 8006988:	055b      	lsls	r3, r3, #21
 800698a:	4013      	ands	r3, r2
 800698c:	d110      	bne.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800698e:	4b6b      	ldr	r3, [pc, #428]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006990:	69da      	ldr	r2, [r3, #28]
 8006992:	4b6a      	ldr	r3, [pc, #424]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006994:	2180      	movs	r1, #128	; 0x80
 8006996:	0549      	lsls	r1, r1, #21
 8006998:	430a      	orrs	r2, r1
 800699a:	61da      	str	r2, [r3, #28]
 800699c:	4b67      	ldr	r3, [pc, #412]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800699e:	69da      	ldr	r2, [r3, #28]
 80069a0:	2380      	movs	r3, #128	; 0x80
 80069a2:	055b      	lsls	r3, r3, #21
 80069a4:	4013      	ands	r3, r2
 80069a6:	60bb      	str	r3, [r7, #8]
 80069a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069aa:	183b      	adds	r3, r7, r0
 80069ac:	2201      	movs	r2, #1
 80069ae:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069b0:	4b63      	ldr	r3, [pc, #396]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	2380      	movs	r3, #128	; 0x80
 80069b6:	005b      	lsls	r3, r3, #1
 80069b8:	4013      	ands	r3, r2
 80069ba:	d11a      	bne.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069bc:	4b60      	ldr	r3, [pc, #384]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	4b5f      	ldr	r3, [pc, #380]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80069c2:	2180      	movs	r1, #128	; 0x80
 80069c4:	0049      	lsls	r1, r1, #1
 80069c6:	430a      	orrs	r2, r1
 80069c8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069ca:	f7fc fbbf 	bl	800314c <HAL_GetTick>
 80069ce:	0003      	movs	r3, r0
 80069d0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069d2:	e008      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069d4:	f7fc fbba 	bl	800314c <HAL_GetTick>
 80069d8:	0002      	movs	r2, r0
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	2b64      	cmp	r3, #100	; 0x64
 80069e0:	d901      	bls.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e0a6      	b.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e6:	4b56      	ldr	r3, [pc, #344]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	2380      	movs	r3, #128	; 0x80
 80069ec:	005b      	lsls	r3, r3, #1
 80069ee:	4013      	ands	r3, r2
 80069f0:	d0f0      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069f2:	4b52      	ldr	r3, [pc, #328]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80069f4:	6a1a      	ldr	r2, [r3, #32]
 80069f6:	23c0      	movs	r3, #192	; 0xc0
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4013      	ands	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d034      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685a      	ldr	r2, [r3, #4]
 8006a08:	23c0      	movs	r3, #192	; 0xc0
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d02c      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a14:	4b49      	ldr	r3, [pc, #292]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a16:	6a1b      	ldr	r3, [r3, #32]
 8006a18:	4a4a      	ldr	r2, [pc, #296]	; (8006b44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a1e:	4b47      	ldr	r3, [pc, #284]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a20:	6a1a      	ldr	r2, [r3, #32]
 8006a22:	4b46      	ldr	r3, [pc, #280]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a24:	2180      	movs	r1, #128	; 0x80
 8006a26:	0249      	lsls	r1, r1, #9
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a2c:	4b43      	ldr	r3, [pc, #268]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a2e:	6a1a      	ldr	r2, [r3, #32]
 8006a30:	4b42      	ldr	r3, [pc, #264]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a32:	4945      	ldr	r1, [pc, #276]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006a34:	400a      	ands	r2, r1
 8006a36:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006a38:	4b40      	ldr	r3, [pc, #256]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	4013      	ands	r3, r2
 8006a44:	d013      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a46:	f7fc fb81 	bl	800314c <HAL_GetTick>
 8006a4a:	0003      	movs	r3, r0
 8006a4c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a4e:	e009      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a50:	f7fc fb7c 	bl	800314c <HAL_GetTick>
 8006a54:	0002      	movs	r2, r0
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	4a3c      	ldr	r2, [pc, #240]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e067      	b.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a64:	4b35      	ldr	r3, [pc, #212]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	2202      	movs	r2, #2
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	d0f0      	beq.n	8006a50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a6e:	4b33      	ldr	r3, [pc, #204]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	4a34      	ldr	r2, [pc, #208]	; (8006b44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006a74:	4013      	ands	r3, r2
 8006a76:	0019      	movs	r1, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	4b2f      	ldr	r3, [pc, #188]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006a82:	2317      	movs	r3, #23
 8006a84:	18fb      	adds	r3, r7, r3
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d105      	bne.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a8c:	4b2b      	ldr	r3, [pc, #172]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a8e:	69da      	ldr	r2, [r3, #28]
 8006a90:	4b2a      	ldr	r3, [pc, #168]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a92:	492f      	ldr	r1, [pc, #188]	; (8006b50 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8006a94:	400a      	ands	r2, r1
 8006a96:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	d009      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006aa2:	4b26      	ldr	r3, [pc, #152]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa6:	2203      	movs	r2, #3
 8006aa8:	4393      	bics	r3, r2
 8006aaa:	0019      	movs	r1, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	4b22      	ldr	r3, [pc, #136]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2202      	movs	r2, #2
 8006abc:	4013      	ands	r3, r2
 8006abe:	d009      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ac0:	4b1e      	ldr	r3, [pc, #120]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ac4:	4a23      	ldr	r2, [pc, #140]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	0019      	movs	r1, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	4b1b      	ldr	r3, [pc, #108]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2220      	movs	r2, #32
 8006ada:	4013      	ands	r3, r2
 8006adc:	d009      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ade:	4b17      	ldr	r3, [pc, #92]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae2:	2210      	movs	r2, #16
 8006ae4:	4393      	bics	r3, r2
 8006ae6:	0019      	movs	r1, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691a      	ldr	r2, [r3, #16]
 8006aec:	4b13      	ldr	r3, [pc, #76]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aee:	430a      	orrs	r2, r1
 8006af0:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	2380      	movs	r3, #128	; 0x80
 8006af8:	029b      	lsls	r3, r3, #10
 8006afa:	4013      	ands	r3, r2
 8006afc:	d009      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006afe:	4b0f      	ldr	r3, [pc, #60]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b02:	2280      	movs	r2, #128	; 0x80
 8006b04:	4393      	bics	r3, r2
 8006b06:	0019      	movs	r1, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	699a      	ldr	r2, [r3, #24]
 8006b0c:	4b0b      	ldr	r3, [pc, #44]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	2380      	movs	r3, #128	; 0x80
 8006b18:	00db      	lsls	r3, r3, #3
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	d009      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006b1e:	4b07      	ldr	r3, [pc, #28]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b22:	2240      	movs	r2, #64	; 0x40
 8006b24:	4393      	bics	r3, r2
 8006b26:	0019      	movs	r1, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	695a      	ldr	r2, [r3, #20]
 8006b2c:	4b03      	ldr	r3, [pc, #12]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	0018      	movs	r0, r3
 8006b36:	46bd      	mov	sp, r7
 8006b38:	b006      	add	sp, #24
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	40021000 	.word	0x40021000
 8006b40:	40007000 	.word	0x40007000
 8006b44:	fffffcff 	.word	0xfffffcff
 8006b48:	fffeffff 	.word	0xfffeffff
 8006b4c:	00001388 	.word	0x00001388
 8006b50:	efffffff 	.word	0xefffffff
 8006b54:	fffcffff 	.word	0xfffcffff

08006b58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e0a8      	b.n	8006cbc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d109      	bne.n	8006b86 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	2382      	movs	r3, #130	; 0x82
 8006b78:	005b      	lsls	r3, r3, #1
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d009      	beq.n	8006b92 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	61da      	str	r2, [r3, #28]
 8006b84:	e005      	b.n	8006b92 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	225d      	movs	r2, #93	; 0x5d
 8006b9c:	5c9b      	ldrb	r3, [r3, r2]
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d107      	bne.n	8006bb4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	225c      	movs	r2, #92	; 0x5c
 8006ba8:	2100      	movs	r1, #0
 8006baa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	0018      	movs	r0, r3
 8006bb0:	f7fb fe72 	bl	8002898 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	225d      	movs	r2, #93	; 0x5d
 8006bb8:	2102      	movs	r1, #2
 8006bba:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2140      	movs	r1, #64	; 0x40
 8006bc8:	438a      	bics	r2, r1
 8006bca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68da      	ldr	r2, [r3, #12]
 8006bd0:	23e0      	movs	r3, #224	; 0xe0
 8006bd2:	00db      	lsls	r3, r3, #3
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d902      	bls.n	8006bde <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	60fb      	str	r3, [r7, #12]
 8006bdc:	e002      	b.n	8006be4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006bde:	2380      	movs	r3, #128	; 0x80
 8006be0:	015b      	lsls	r3, r3, #5
 8006be2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	23f0      	movs	r3, #240	; 0xf0
 8006bea:	011b      	lsls	r3, r3, #4
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d008      	beq.n	8006c02 <HAL_SPI_Init+0xaa>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	68da      	ldr	r2, [r3, #12]
 8006bf4:	23e0      	movs	r3, #224	; 0xe0
 8006bf6:	00db      	lsls	r3, r3, #3
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d002      	beq.n	8006c02 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	2382      	movs	r3, #130	; 0x82
 8006c08:	005b      	lsls	r3, r3, #1
 8006c0a:	401a      	ands	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6899      	ldr	r1, [r3, #8]
 8006c10:	2384      	movs	r3, #132	; 0x84
 8006c12:	021b      	lsls	r3, r3, #8
 8006c14:	400b      	ands	r3, r1
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	2102      	movs	r1, #2
 8006c1e:	400b      	ands	r3, r1
 8006c20:	431a      	orrs	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	2101      	movs	r1, #1
 8006c28:	400b      	ands	r3, r1
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6999      	ldr	r1, [r3, #24]
 8006c30:	2380      	movs	r3, #128	; 0x80
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	400b      	ands	r3, r1
 8006c36:	431a      	orrs	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	69db      	ldr	r3, [r3, #28]
 8006c3c:	2138      	movs	r1, #56	; 0x38
 8006c3e:	400b      	ands	r3, r1
 8006c40:	431a      	orrs	r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	2180      	movs	r1, #128	; 0x80
 8006c48:	400b      	ands	r3, r1
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	0011      	movs	r1, r2
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c52:	2380      	movs	r3, #128	; 0x80
 8006c54:	019b      	lsls	r3, r3, #6
 8006c56:	401a      	ands	r2, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	430a      	orrs	r2, r1
 8006c5e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	0c1b      	lsrs	r3, r3, #16
 8006c66:	2204      	movs	r2, #4
 8006c68:	401a      	ands	r2, r3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6e:	2110      	movs	r1, #16
 8006c70:	400b      	ands	r3, r1
 8006c72:	431a      	orrs	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c78:	2108      	movs	r1, #8
 8006c7a:	400b      	ands	r3, r1
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68d9      	ldr	r1, [r3, #12]
 8006c82:	23f0      	movs	r3, #240	; 0xf0
 8006c84:	011b      	lsls	r3, r3, #4
 8006c86:	400b      	ands	r3, r1
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	0011      	movs	r1, r2
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	2380      	movs	r3, #128	; 0x80
 8006c90:	015b      	lsls	r3, r3, #5
 8006c92:	401a      	ands	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	430a      	orrs	r2, r1
 8006c9a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	69da      	ldr	r2, [r3, #28]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4907      	ldr	r1, [pc, #28]	; (8006cc4 <HAL_SPI_Init+0x16c>)
 8006ca8:	400a      	ands	r2, r1
 8006caa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	225d      	movs	r2, #93	; 0x5d
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	0018      	movs	r0, r3
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	b004      	add	sp, #16
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	fffff7ff 	.word	0xfffff7ff

08006cc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b088      	sub	sp, #32
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	603b      	str	r3, [r7, #0]
 8006cd4:	1dbb      	adds	r3, r7, #6
 8006cd6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006cd8:	231f      	movs	r3, #31
 8006cda:	18fb      	adds	r3, r7, r3
 8006cdc:	2200      	movs	r2, #0
 8006cde:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	225c      	movs	r2, #92	; 0x5c
 8006ce4:	5c9b      	ldrb	r3, [r3, r2]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <HAL_SPI_Transmit+0x26>
 8006cea:	2302      	movs	r3, #2
 8006cec:	e140      	b.n	8006f70 <HAL_SPI_Transmit+0x2a8>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	225c      	movs	r2, #92	; 0x5c
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cf6:	f7fc fa29 	bl	800314c <HAL_GetTick>
 8006cfa:	0003      	movs	r3, r0
 8006cfc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006cfe:	2316      	movs	r3, #22
 8006d00:	18fb      	adds	r3, r7, r3
 8006d02:	1dba      	adds	r2, r7, #6
 8006d04:	8812      	ldrh	r2, [r2, #0]
 8006d06:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	225d      	movs	r2, #93	; 0x5d
 8006d0c:	5c9b      	ldrb	r3, [r3, r2]
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d004      	beq.n	8006d1e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006d14:	231f      	movs	r3, #31
 8006d16:	18fb      	adds	r3, r7, r3
 8006d18:	2202      	movs	r2, #2
 8006d1a:	701a      	strb	r2, [r3, #0]
    goto error;
 8006d1c:	e11d      	b.n	8006f5a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d003      	beq.n	8006d2c <HAL_SPI_Transmit+0x64>
 8006d24:	1dbb      	adds	r3, r7, #6
 8006d26:	881b      	ldrh	r3, [r3, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d104      	bne.n	8006d36 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006d2c:	231f      	movs	r3, #31
 8006d2e:	18fb      	adds	r3, r7, r3
 8006d30:	2201      	movs	r2, #1
 8006d32:	701a      	strb	r2, [r3, #0]
    goto error;
 8006d34:	e111      	b.n	8006f5a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	225d      	movs	r2, #93	; 0x5d
 8006d3a:	2103      	movs	r1, #3
 8006d3c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	1dba      	adds	r2, r7, #6
 8006d4e:	8812      	ldrh	r2, [r2, #0]
 8006d50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	1dba      	adds	r2, r7, #6
 8006d56:	8812      	ldrh	r2, [r2, #0]
 8006d58:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2244      	movs	r2, #68	; 0x44
 8006d64:	2100      	movs	r1, #0
 8006d66:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2246      	movs	r2, #70	; 0x46
 8006d6c:	2100      	movs	r1, #0
 8006d6e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	2380      	movs	r3, #128	; 0x80
 8006d82:	021b      	lsls	r3, r3, #8
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d110      	bne.n	8006daa <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2140      	movs	r1, #64	; 0x40
 8006d94:	438a      	bics	r2, r1
 8006d96:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2180      	movs	r1, #128	; 0x80
 8006da4:	01c9      	lsls	r1, r1, #7
 8006da6:	430a      	orrs	r2, r1
 8006da8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2240      	movs	r2, #64	; 0x40
 8006db2:	4013      	ands	r3, r2
 8006db4:	2b40      	cmp	r3, #64	; 0x40
 8006db6:	d007      	beq.n	8006dc8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2140      	movs	r1, #64	; 0x40
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	23e0      	movs	r3, #224	; 0xe0
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d94e      	bls.n	8006e72 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d004      	beq.n	8006de6 <HAL_SPI_Transmit+0x11e>
 8006ddc:	2316      	movs	r3, #22
 8006dde:	18fb      	adds	r3, r7, r3
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d13f      	bne.n	8006e66 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dea:	881a      	ldrh	r2, [r3, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df6:	1c9a      	adds	r2, r3, #2
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	3b01      	subs	r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e0a:	e02c      	b.n	8006e66 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	2202      	movs	r2, #2
 8006e14:	4013      	ands	r3, r2
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d112      	bne.n	8006e40 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e1e:	881a      	ldrh	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2a:	1c9a      	adds	r2, r3, #2
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	3b01      	subs	r3, #1
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e3e:	e012      	b.n	8006e66 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e40:	f7fc f984 	bl	800314c <HAL_GetTick>
 8006e44:	0002      	movs	r2, r0
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	683a      	ldr	r2, [r7, #0]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d802      	bhi.n	8006e56 <HAL_SPI_Transmit+0x18e>
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	3301      	adds	r3, #1
 8006e54:	d102      	bne.n	8006e5c <HAL_SPI_Transmit+0x194>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d104      	bne.n	8006e66 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8006e5c:	231f      	movs	r3, #31
 8006e5e:	18fb      	adds	r3, r7, r3
 8006e60:	2203      	movs	r2, #3
 8006e62:	701a      	strb	r2, [r3, #0]
          goto error;
 8006e64:	e079      	b.n	8006f5a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1cd      	bne.n	8006e0c <HAL_SPI_Transmit+0x144>
 8006e70:	e04f      	b.n	8006f12 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d004      	beq.n	8006e84 <HAL_SPI_Transmit+0x1bc>
 8006e7a:	2316      	movs	r3, #22
 8006e7c:	18fb      	adds	r3, r7, r3
 8006e7e:	881b      	ldrh	r3, [r3, #0]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d141      	bne.n	8006f08 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	330c      	adds	r3, #12
 8006e8e:	7812      	ldrb	r2, [r2, #0]
 8006e90:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e96:	1c5a      	adds	r2, r3, #1
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006eaa:	e02d      	b.n	8006f08 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d113      	bne.n	8006ee2 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	330c      	adds	r3, #12
 8006ec4:	7812      	ldrb	r2, [r2, #0]
 8006ec6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ecc:	1c5a      	adds	r2, r3, #1
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006ee0:	e012      	b.n	8006f08 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ee2:	f7fc f933 	bl	800314c <HAL_GetTick>
 8006ee6:	0002      	movs	r2, r0
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	683a      	ldr	r2, [r7, #0]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d802      	bhi.n	8006ef8 <HAL_SPI_Transmit+0x230>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	d102      	bne.n	8006efe <HAL_SPI_Transmit+0x236>
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d104      	bne.n	8006f08 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8006efe:	231f      	movs	r3, #31
 8006f00:	18fb      	adds	r3, r7, r3
 8006f02:	2203      	movs	r2, #3
 8006f04:	701a      	strb	r2, [r3, #0]
          goto error;
 8006f06:	e028      	b.n	8006f5a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1cc      	bne.n	8006eac <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	6839      	ldr	r1, [r7, #0]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	0018      	movs	r0, r3
 8006f1a:	f000 fb2f 	bl	800757c <SPI_EndRxTxTransaction>
 8006f1e:	1e03      	subs	r3, r0, #0
 8006f20:	d002      	beq.n	8006f28 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2220      	movs	r2, #32
 8006f26:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10a      	bne.n	8006f46 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f30:	2300      	movs	r3, #0
 8006f32:	613b      	str	r3, [r7, #16]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	613b      	str	r3, [r7, #16]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	613b      	str	r3, [r7, #16]
 8006f44:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d004      	beq.n	8006f58 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8006f4e:	231f      	movs	r3, #31
 8006f50:	18fb      	adds	r3, r7, r3
 8006f52:	2201      	movs	r2, #1
 8006f54:	701a      	strb	r2, [r3, #0]
 8006f56:	e000      	b.n	8006f5a <HAL_SPI_Transmit+0x292>
  }

error:
 8006f58:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	225d      	movs	r2, #93	; 0x5d
 8006f5e:	2101      	movs	r1, #1
 8006f60:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	225c      	movs	r2, #92	; 0x5c
 8006f66:	2100      	movs	r1, #0
 8006f68:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006f6a:	231f      	movs	r3, #31
 8006f6c:	18fb      	adds	r3, r7, r3
 8006f6e:	781b      	ldrb	r3, [r3, #0]
}
 8006f70:	0018      	movs	r0, r3
 8006f72:	46bd      	mov	sp, r7
 8006f74:	b008      	add	sp, #32
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b08a      	sub	sp, #40	; 0x28
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 8006f84:	001a      	movs	r2, r3
 8006f86:	1cbb      	adds	r3, r7, #2
 8006f88:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006f8e:	2323      	movs	r3, #35	; 0x23
 8006f90:	18fb      	adds	r3, r7, r3
 8006f92:	2200      	movs	r2, #0
 8006f94:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	225c      	movs	r2, #92	; 0x5c
 8006f9a:	5c9b      	ldrb	r3, [r3, r2]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d101      	bne.n	8006fa4 <HAL_SPI_TransmitReceive+0x2c>
 8006fa0:	2302      	movs	r3, #2
 8006fa2:	e1b5      	b.n	8007310 <HAL_SPI_TransmitReceive+0x398>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	225c      	movs	r2, #92	; 0x5c
 8006fa8:	2101      	movs	r1, #1
 8006faa:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006fac:	f7fc f8ce 	bl	800314c <HAL_GetTick>
 8006fb0:	0003      	movs	r3, r0
 8006fb2:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006fb4:	201b      	movs	r0, #27
 8006fb6:	183b      	adds	r3, r7, r0
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	215d      	movs	r1, #93	; 0x5d
 8006fbc:	5c52      	ldrb	r2, [r2, r1]
 8006fbe:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006fc6:	2312      	movs	r3, #18
 8006fc8:	18fb      	adds	r3, r7, r3
 8006fca:	1cba      	adds	r2, r7, #2
 8006fcc:	8812      	ldrh	r2, [r2, #0]
 8006fce:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006fd0:	183b      	adds	r3, r7, r0
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d011      	beq.n	8006ffc <HAL_SPI_TransmitReceive+0x84>
 8006fd8:	697a      	ldr	r2, [r7, #20]
 8006fda:	2382      	movs	r3, #130	; 0x82
 8006fdc:	005b      	lsls	r3, r3, #1
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d107      	bne.n	8006ff2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d103      	bne.n	8006ff2 <HAL_SPI_TransmitReceive+0x7a>
 8006fea:	183b      	adds	r3, r7, r0
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	2b04      	cmp	r3, #4
 8006ff0:	d004      	beq.n	8006ffc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006ff2:	2323      	movs	r3, #35	; 0x23
 8006ff4:	18fb      	adds	r3, r7, r3
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	701a      	strb	r2, [r3, #0]
    goto error;
 8006ffa:	e17e      	b.n	80072fa <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d006      	beq.n	8007010 <HAL_SPI_TransmitReceive+0x98>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <HAL_SPI_TransmitReceive+0x98>
 8007008:	1cbb      	adds	r3, r7, #2
 800700a:	881b      	ldrh	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d104      	bne.n	800701a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8007010:	2323      	movs	r3, #35	; 0x23
 8007012:	18fb      	adds	r3, r7, r3
 8007014:	2201      	movs	r2, #1
 8007016:	701a      	strb	r2, [r3, #0]
    goto error;
 8007018:	e16f      	b.n	80072fa <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	225d      	movs	r2, #93	; 0x5d
 800701e:	5c9b      	ldrb	r3, [r3, r2]
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b04      	cmp	r3, #4
 8007024:	d003      	beq.n	800702e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	225d      	movs	r2, #93	; 0x5d
 800702a:	2105      	movs	r1, #5
 800702c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	1cba      	adds	r2, r7, #2
 800703e:	2146      	movs	r1, #70	; 0x46
 8007040:	8812      	ldrh	r2, [r2, #0]
 8007042:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	1cba      	adds	r2, r7, #2
 8007048:	2144      	movs	r1, #68	; 0x44
 800704a:	8812      	ldrh	r2, [r2, #0]
 800704c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	1cba      	adds	r2, r7, #2
 8007058:	8812      	ldrh	r2, [r2, #0]
 800705a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	1cba      	adds	r2, r7, #2
 8007060:	8812      	ldrh	r2, [r2, #0]
 8007062:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2200      	movs	r2, #0
 800706e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	68da      	ldr	r2, [r3, #12]
 8007074:	23e0      	movs	r3, #224	; 0xe0
 8007076:	00db      	lsls	r3, r3, #3
 8007078:	429a      	cmp	r2, r3
 800707a:	d908      	bls.n	800708e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	49a4      	ldr	r1, [pc, #656]	; (8007318 <HAL_SPI_TransmitReceive+0x3a0>)
 8007088:	400a      	ands	r2, r1
 800708a:	605a      	str	r2, [r3, #4]
 800708c:	e008      	b.n	80070a0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	685a      	ldr	r2, [r3, #4]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2180      	movs	r1, #128	; 0x80
 800709a:	0149      	lsls	r1, r1, #5
 800709c:	430a      	orrs	r2, r1
 800709e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2240      	movs	r2, #64	; 0x40
 80070a8:	4013      	ands	r3, r2
 80070aa:	2b40      	cmp	r3, #64	; 0x40
 80070ac:	d007      	beq.n	80070be <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2140      	movs	r1, #64	; 0x40
 80070ba:	430a      	orrs	r2, r1
 80070bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	23e0      	movs	r3, #224	; 0xe0
 80070c4:	00db      	lsls	r3, r3, #3
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d800      	bhi.n	80070cc <HAL_SPI_TransmitReceive+0x154>
 80070ca:	e07f      	b.n	80071cc <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d005      	beq.n	80070e0 <HAL_SPI_TransmitReceive+0x168>
 80070d4:	2312      	movs	r3, #18
 80070d6:	18fb      	adds	r3, r7, r3
 80070d8:	881b      	ldrh	r3, [r3, #0]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d000      	beq.n	80070e0 <HAL_SPI_TransmitReceive+0x168>
 80070de:	e069      	b.n	80071b4 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e4:	881a      	ldrh	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f0:	1c9a      	adds	r2, r3, #2
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	3b01      	subs	r3, #1
 80070fe:	b29a      	uxth	r2, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007104:	e056      	b.n	80071b4 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	2202      	movs	r2, #2
 800710e:	4013      	ands	r3, r2
 8007110:	2b02      	cmp	r3, #2
 8007112:	d11b      	bne.n	800714c <HAL_SPI_TransmitReceive+0x1d4>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007118:	b29b      	uxth	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d016      	beq.n	800714c <HAL_SPI_TransmitReceive+0x1d4>
 800711e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007120:	2b01      	cmp	r3, #1
 8007122:	d113      	bne.n	800714c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007128:	881a      	ldrh	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007134:	1c9a      	adds	r2, r3, #2
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800713e:	b29b      	uxth	r3, r3
 8007140:	3b01      	subs	r3, #1
 8007142:	b29a      	uxth	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	2201      	movs	r2, #1
 8007154:	4013      	ands	r3, r2
 8007156:	2b01      	cmp	r3, #1
 8007158:	d11c      	bne.n	8007194 <HAL_SPI_TransmitReceive+0x21c>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2246      	movs	r2, #70	; 0x46
 800715e:	5a9b      	ldrh	r3, [r3, r2]
 8007160:	b29b      	uxth	r3, r3
 8007162:	2b00      	cmp	r3, #0
 8007164:	d016      	beq.n	8007194 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68da      	ldr	r2, [r3, #12]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007170:	b292      	uxth	r2, r2
 8007172:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007178:	1c9a      	adds	r2, r3, #2
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2246      	movs	r2, #70	; 0x46
 8007182:	5a9b      	ldrh	r3, [r3, r2]
 8007184:	b29b      	uxth	r3, r3
 8007186:	3b01      	subs	r3, #1
 8007188:	b299      	uxth	r1, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2246      	movs	r2, #70	; 0x46
 800718e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007190:	2301      	movs	r3, #1
 8007192:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007194:	f7fb ffda 	bl	800314c <HAL_GetTick>
 8007198:	0002      	movs	r2, r0
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d807      	bhi.n	80071b4 <HAL_SPI_TransmitReceive+0x23c>
 80071a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a6:	3301      	adds	r3, #1
 80071a8:	d004      	beq.n	80071b4 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80071aa:	2323      	movs	r3, #35	; 0x23
 80071ac:	18fb      	adds	r3, r7, r3
 80071ae:	2203      	movs	r2, #3
 80071b0:	701a      	strb	r2, [r3, #0]
        goto error;
 80071b2:	e0a2      	b.n	80072fa <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1a3      	bne.n	8007106 <HAL_SPI_TransmitReceive+0x18e>
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2246      	movs	r2, #70	; 0x46
 80071c2:	5a9b      	ldrh	r3, [r3, r2]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d19d      	bne.n	8007106 <HAL_SPI_TransmitReceive+0x18e>
 80071ca:	e085      	b.n	80072d8 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d005      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x268>
 80071d4:	2312      	movs	r3, #18
 80071d6:	18fb      	adds	r3, r7, r3
 80071d8:	881b      	ldrh	r3, [r3, #0]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d000      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x268>
 80071de:	e070      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	330c      	adds	r3, #12
 80071ea:	7812      	ldrb	r2, [r2, #0]
 80071ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	3b01      	subs	r3, #1
 8007200:	b29a      	uxth	r2, r3
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007206:	e05c      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	2202      	movs	r2, #2
 8007210:	4013      	ands	r3, r2
 8007212:	2b02      	cmp	r3, #2
 8007214:	d11c      	bne.n	8007250 <HAL_SPI_TransmitReceive+0x2d8>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800721a:	b29b      	uxth	r3, r3
 800721c:	2b00      	cmp	r3, #0
 800721e:	d017      	beq.n	8007250 <HAL_SPI_TransmitReceive+0x2d8>
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	2b01      	cmp	r3, #1
 8007224:	d114      	bne.n	8007250 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	330c      	adds	r3, #12
 8007230:	7812      	ldrb	r2, [r2, #0]
 8007232:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007238:	1c5a      	adds	r2, r3, #1
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007242:	b29b      	uxth	r3, r3
 8007244:	3b01      	subs	r3, #1
 8007246:	b29a      	uxth	r2, r3
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800724c:	2300      	movs	r3, #0
 800724e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	2201      	movs	r2, #1
 8007258:	4013      	ands	r3, r2
 800725a:	2b01      	cmp	r3, #1
 800725c:	d11e      	bne.n	800729c <HAL_SPI_TransmitReceive+0x324>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2246      	movs	r2, #70	; 0x46
 8007262:	5a9b      	ldrh	r3, [r3, r2]
 8007264:	b29b      	uxth	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	d018      	beq.n	800729c <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	330c      	adds	r3, #12
 8007270:	001a      	movs	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007276:	7812      	ldrb	r2, [r2, #0]
 8007278:	b2d2      	uxtb	r2, r2
 800727a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007280:	1c5a      	adds	r2, r3, #1
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2246      	movs	r2, #70	; 0x46
 800728a:	5a9b      	ldrh	r3, [r3, r2]
 800728c:	b29b      	uxth	r3, r3
 800728e:	3b01      	subs	r3, #1
 8007290:	b299      	uxth	r1, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2246      	movs	r2, #70	; 0x46
 8007296:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007298:	2301      	movs	r3, #1
 800729a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800729c:	f7fb ff56 	bl	800314c <HAL_GetTick>
 80072a0:	0002      	movs	r2, r0
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d802      	bhi.n	80072b2 <HAL_SPI_TransmitReceive+0x33a>
 80072ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ae:	3301      	adds	r3, #1
 80072b0:	d102      	bne.n	80072b8 <HAL_SPI_TransmitReceive+0x340>
 80072b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80072b8:	2323      	movs	r3, #35	; 0x23
 80072ba:	18fb      	adds	r3, r7, r3
 80072bc:	2203      	movs	r2, #3
 80072be:	701a      	strb	r2, [r3, #0]
        goto error;
 80072c0:	e01b      	b.n	80072fa <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d19d      	bne.n	8007208 <HAL_SPI_TransmitReceive+0x290>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2246      	movs	r2, #70	; 0x46
 80072d0:	5a9b      	ldrh	r3, [r3, r2]
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d197      	bne.n	8007208 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072d8:	69fa      	ldr	r2, [r7, #28]
 80072da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	0018      	movs	r0, r3
 80072e0:	f000 f94c 	bl	800757c <SPI_EndRxTxTransaction>
 80072e4:	1e03      	subs	r3, r0, #0
 80072e6:	d007      	beq.n	80072f8 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80072e8:	2323      	movs	r3, #35	; 0x23
 80072ea:	18fb      	adds	r3, r7, r3
 80072ec:	2201      	movs	r2, #1
 80072ee:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2220      	movs	r2, #32
 80072f4:	661a      	str	r2, [r3, #96]	; 0x60
 80072f6:	e000      	b.n	80072fa <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80072f8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	225d      	movs	r2, #93	; 0x5d
 80072fe:	2101      	movs	r1, #1
 8007300:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	225c      	movs	r2, #92	; 0x5c
 8007306:	2100      	movs	r1, #0
 8007308:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800730a:	2323      	movs	r3, #35	; 0x23
 800730c:	18fb      	adds	r3, r7, r3
 800730e:	781b      	ldrb	r3, [r3, #0]
}
 8007310:	0018      	movs	r0, r3
 8007312:	46bd      	mov	sp, r7
 8007314:	b00a      	add	sp, #40	; 0x28
 8007316:	bd80      	pop	{r7, pc}
 8007318:	ffffefff 	.word	0xffffefff

0800731c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b088      	sub	sp, #32
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	603b      	str	r3, [r7, #0]
 8007328:	1dfb      	adds	r3, r7, #7
 800732a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800732c:	f7fb ff0e 	bl	800314c <HAL_GetTick>
 8007330:	0002      	movs	r2, r0
 8007332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007334:	1a9b      	subs	r3, r3, r2
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	18d3      	adds	r3, r2, r3
 800733a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800733c:	f7fb ff06 	bl	800314c <HAL_GetTick>
 8007340:	0003      	movs	r3, r0
 8007342:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007344:	4b3a      	ldr	r3, [pc, #232]	; (8007430 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	015b      	lsls	r3, r3, #5
 800734a:	0d1b      	lsrs	r3, r3, #20
 800734c:	69fa      	ldr	r2, [r7, #28]
 800734e:	4353      	muls	r3, r2
 8007350:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007352:	e058      	b.n	8007406 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	3301      	adds	r3, #1
 8007358:	d055      	beq.n	8007406 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800735a:	f7fb fef7 	bl	800314c <HAL_GetTick>
 800735e:	0002      	movs	r2, r0
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	69fa      	ldr	r2, [r7, #28]
 8007366:	429a      	cmp	r2, r3
 8007368:	d902      	bls.n	8007370 <SPI_WaitFlagStateUntilTimeout+0x54>
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d142      	bne.n	80073f6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	685a      	ldr	r2, [r3, #4]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	21e0      	movs	r1, #224	; 0xe0
 800737c:	438a      	bics	r2, r1
 800737e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	2382      	movs	r3, #130	; 0x82
 8007386:	005b      	lsls	r3, r3, #1
 8007388:	429a      	cmp	r2, r3
 800738a:	d113      	bne.n	80073b4 <SPI_WaitFlagStateUntilTimeout+0x98>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	689a      	ldr	r2, [r3, #8]
 8007390:	2380      	movs	r3, #128	; 0x80
 8007392:	021b      	lsls	r3, r3, #8
 8007394:	429a      	cmp	r2, r3
 8007396:	d005      	beq.n	80073a4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	689a      	ldr	r2, [r3, #8]
 800739c:	2380      	movs	r3, #128	; 0x80
 800739e:	00db      	lsls	r3, r3, #3
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d107      	bne.n	80073b4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2140      	movs	r1, #64	; 0x40
 80073b0:	438a      	bics	r2, r1
 80073b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073b8:	2380      	movs	r3, #128	; 0x80
 80073ba:	019b      	lsls	r3, r3, #6
 80073bc:	429a      	cmp	r2, r3
 80073be:	d110      	bne.n	80073e2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	491a      	ldr	r1, [pc, #104]	; (8007434 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80073cc:	400a      	ands	r2, r1
 80073ce:	601a      	str	r2, [r3, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2180      	movs	r1, #128	; 0x80
 80073dc:	0189      	lsls	r1, r1, #6
 80073de:	430a      	orrs	r2, r1
 80073e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	225d      	movs	r2, #93	; 0x5d
 80073e6:	2101      	movs	r1, #1
 80073e8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	225c      	movs	r2, #92	; 0x5c
 80073ee:	2100      	movs	r1, #0
 80073f0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e017      	b.n	8007426 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d101      	bne.n	8007400 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80073fc:	2300      	movs	r3, #0
 80073fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	3b01      	subs	r3, #1
 8007404:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	4013      	ands	r3, r2
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	425a      	negs	r2, r3
 8007416:	4153      	adcs	r3, r2
 8007418:	b2db      	uxtb	r3, r3
 800741a:	001a      	movs	r2, r3
 800741c:	1dfb      	adds	r3, r7, #7
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	429a      	cmp	r2, r3
 8007422:	d197      	bne.n	8007354 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	0018      	movs	r0, r3
 8007428:	46bd      	mov	sp, r7
 800742a:	b008      	add	sp, #32
 800742c:	bd80      	pop	{r7, pc}
 800742e:	46c0      	nop			; (mov r8, r8)
 8007430:	20000000 	.word	0x20000000
 8007434:	ffffdfff 	.word	0xffffdfff

08007438 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08a      	sub	sp, #40	; 0x28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007446:	2317      	movs	r3, #23
 8007448:	18fb      	adds	r3, r7, r3
 800744a:	2200      	movs	r2, #0
 800744c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800744e:	f7fb fe7d 	bl	800314c <HAL_GetTick>
 8007452:	0002      	movs	r2, r0
 8007454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007456:	1a9b      	subs	r3, r3, r2
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	18d3      	adds	r3, r2, r3
 800745c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800745e:	f7fb fe75 	bl	800314c <HAL_GetTick>
 8007462:	0003      	movs	r3, r0
 8007464:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	330c      	adds	r3, #12
 800746c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800746e:	4b41      	ldr	r3, [pc, #260]	; (8007574 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	0013      	movs	r3, r2
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	189b      	adds	r3, r3, r2
 8007478:	00da      	lsls	r2, r3, #3
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	0d1b      	lsrs	r3, r3, #20
 800747e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007480:	4353      	muls	r3, r2
 8007482:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007484:	e068      	b.n	8007558 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007486:	68ba      	ldr	r2, [r7, #8]
 8007488:	23c0      	movs	r3, #192	; 0xc0
 800748a:	00db      	lsls	r3, r3, #3
 800748c:	429a      	cmp	r2, r3
 800748e:	d10a      	bne.n	80074a6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d107      	bne.n	80074a6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	b2da      	uxtb	r2, r3
 800749c:	2117      	movs	r1, #23
 800749e:	187b      	adds	r3, r7, r1
 80074a0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80074a2:	187b      	adds	r3, r7, r1
 80074a4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	3301      	adds	r3, #1
 80074aa:	d055      	beq.n	8007558 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074ac:	f7fb fe4e 	bl	800314c <HAL_GetTick>
 80074b0:	0002      	movs	r2, r0
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d902      	bls.n	80074c2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80074bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d142      	bne.n	8007548 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	21e0      	movs	r1, #224	; 0xe0
 80074ce:	438a      	bics	r2, r1
 80074d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	685a      	ldr	r2, [r3, #4]
 80074d6:	2382      	movs	r3, #130	; 0x82
 80074d8:	005b      	lsls	r3, r3, #1
 80074da:	429a      	cmp	r2, r3
 80074dc:	d113      	bne.n	8007506 <SPI_WaitFifoStateUntilTimeout+0xce>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	689a      	ldr	r2, [r3, #8]
 80074e2:	2380      	movs	r3, #128	; 0x80
 80074e4:	021b      	lsls	r3, r3, #8
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d005      	beq.n	80074f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	689a      	ldr	r2, [r3, #8]
 80074ee:	2380      	movs	r3, #128	; 0x80
 80074f0:	00db      	lsls	r3, r3, #3
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d107      	bne.n	8007506 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2140      	movs	r1, #64	; 0x40
 8007502:	438a      	bics	r2, r1
 8007504:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800750a:	2380      	movs	r3, #128	; 0x80
 800750c:	019b      	lsls	r3, r3, #6
 800750e:	429a      	cmp	r2, r3
 8007510:	d110      	bne.n	8007534 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4916      	ldr	r1, [pc, #88]	; (8007578 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800751e:	400a      	ands	r2, r1
 8007520:	601a      	str	r2, [r3, #0]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2180      	movs	r1, #128	; 0x80
 800752e:	0189      	lsls	r1, r1, #6
 8007530:	430a      	orrs	r2, r1
 8007532:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	225d      	movs	r2, #93	; 0x5d
 8007538:	2101      	movs	r1, #1
 800753a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	225c      	movs	r2, #92	; 0x5c
 8007540:	2100      	movs	r1, #0
 8007542:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e010      	b.n	800756a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800754e:	2300      	movs	r3, #0
 8007550:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	3b01      	subs	r3, #1
 8007556:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	4013      	ands	r3, r2
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	429a      	cmp	r2, r3
 8007566:	d18e      	bne.n	8007486 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	0018      	movs	r0, r3
 800756c:	46bd      	mov	sp, r7
 800756e:	b00a      	add	sp, #40	; 0x28
 8007570:	bd80      	pop	{r7, pc}
 8007572:	46c0      	nop			; (mov r8, r8)
 8007574:	20000000 	.word	0x20000000
 8007578:	ffffdfff 	.word	0xffffdfff

0800757c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af02      	add	r7, sp, #8
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007588:	68ba      	ldr	r2, [r7, #8]
 800758a:	23c0      	movs	r3, #192	; 0xc0
 800758c:	0159      	lsls	r1, r3, #5
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	0013      	movs	r3, r2
 8007596:	2200      	movs	r2, #0
 8007598:	f7ff ff4e 	bl	8007438 <SPI_WaitFifoStateUntilTimeout>
 800759c:	1e03      	subs	r3, r0, #0
 800759e:	d007      	beq.n	80075b0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075a4:	2220      	movs	r2, #32
 80075a6:	431a      	orrs	r2, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e027      	b.n	8007600 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	0013      	movs	r3, r2
 80075ba:	2200      	movs	r2, #0
 80075bc:	2180      	movs	r1, #128	; 0x80
 80075be:	f7ff fead 	bl	800731c <SPI_WaitFlagStateUntilTimeout>
 80075c2:	1e03      	subs	r3, r0, #0
 80075c4:	d007      	beq.n	80075d6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075ca:	2220      	movs	r2, #32
 80075cc:	431a      	orrs	r2, r3
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e014      	b.n	8007600 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	23c0      	movs	r3, #192	; 0xc0
 80075da:	00d9      	lsls	r1, r3, #3
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	0013      	movs	r3, r2
 80075e4:	2200      	movs	r2, #0
 80075e6:	f7ff ff27 	bl	8007438 <SPI_WaitFifoStateUntilTimeout>
 80075ea:	1e03      	subs	r3, r0, #0
 80075ec:	d007      	beq.n	80075fe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075f2:	2220      	movs	r2, #32
 80075f4:	431a      	orrs	r2, r3
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e000      	b.n	8007600 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	0018      	movs	r0, r3
 8007602:	46bd      	mov	sp, r7
 8007604:	b004      	add	sp, #16
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e042      	b.n	80076a0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	223d      	movs	r2, #61	; 0x3d
 800761e:	5c9b      	ldrb	r3, [r3, r2]
 8007620:	b2db      	uxtb	r3, r3
 8007622:	2b00      	cmp	r3, #0
 8007624:	d107      	bne.n	8007636 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	223c      	movs	r2, #60	; 0x3c
 800762a:	2100      	movs	r1, #0
 800762c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	0018      	movs	r0, r3
 8007632:	f7fb f97f 	bl	8002934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	223d      	movs	r2, #61	; 0x3d
 800763a:	2102      	movs	r1, #2
 800763c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	3304      	adds	r3, #4
 8007646:	0019      	movs	r1, r3
 8007648:	0010      	movs	r0, r2
 800764a:	f000 fa65 	bl	8007b18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2246      	movs	r2, #70	; 0x46
 8007652:	2101      	movs	r1, #1
 8007654:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	223e      	movs	r2, #62	; 0x3e
 800765a:	2101      	movs	r1, #1
 800765c:	5499      	strb	r1, [r3, r2]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	223f      	movs	r2, #63	; 0x3f
 8007662:	2101      	movs	r1, #1
 8007664:	5499      	strb	r1, [r3, r2]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2240      	movs	r2, #64	; 0x40
 800766a:	2101      	movs	r1, #1
 800766c:	5499      	strb	r1, [r3, r2]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2241      	movs	r2, #65	; 0x41
 8007672:	2101      	movs	r1, #1
 8007674:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2242      	movs	r2, #66	; 0x42
 800767a:	2101      	movs	r1, #1
 800767c:	5499      	strb	r1, [r3, r2]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2243      	movs	r2, #67	; 0x43
 8007682:	2101      	movs	r1, #1
 8007684:	5499      	strb	r1, [r3, r2]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2244      	movs	r2, #68	; 0x44
 800768a:	2101      	movs	r1, #1
 800768c:	5499      	strb	r1, [r3, r2]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2245      	movs	r2, #69	; 0x45
 8007692:	2101      	movs	r1, #1
 8007694:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	223d      	movs	r2, #61	; 0x3d
 800769a:	2101      	movs	r1, #1
 800769c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	0018      	movs	r0, r3
 80076a2:	46bd      	mov	sp, r7
 80076a4:	b002      	add	sp, #8
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	223d      	movs	r2, #61	; 0x3d
 80076b4:	5c9b      	ldrb	r3, [r3, r2]
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d001      	beq.n	80076c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e03b      	b.n	8007738 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	223d      	movs	r2, #61	; 0x3d
 80076c4:	2102      	movs	r1, #2
 80076c6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68da      	ldr	r2, [r3, #12]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2101      	movs	r1, #1
 80076d4:	430a      	orrs	r2, r1
 80076d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a18      	ldr	r2, [pc, #96]	; (8007740 <HAL_TIM_Base_Start_IT+0x98>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d00f      	beq.n	8007702 <HAL_TIM_Base_Start_IT+0x5a>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	2380      	movs	r3, #128	; 0x80
 80076e8:	05db      	lsls	r3, r3, #23
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d009      	beq.n	8007702 <HAL_TIM_Base_Start_IT+0x5a>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a14      	ldr	r2, [pc, #80]	; (8007744 <HAL_TIM_Base_Start_IT+0x9c>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d004      	beq.n	8007702 <HAL_TIM_Base_Start_IT+0x5a>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a12      	ldr	r2, [pc, #72]	; (8007748 <HAL_TIM_Base_Start_IT+0xa0>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d111      	bne.n	8007726 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2207      	movs	r2, #7
 800770a:	4013      	ands	r3, r2
 800770c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2b06      	cmp	r3, #6
 8007712:	d010      	beq.n	8007736 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2101      	movs	r1, #1
 8007720:	430a      	orrs	r2, r1
 8007722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007724:	e007      	b.n	8007736 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2101      	movs	r1, #1
 8007732:	430a      	orrs	r2, r1
 8007734:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007736:	2300      	movs	r3, #0
}
 8007738:	0018      	movs	r0, r3
 800773a:	46bd      	mov	sp, r7
 800773c:	b004      	add	sp, #16
 800773e:	bd80      	pop	{r7, pc}
 8007740:	40012c00 	.word	0x40012c00
 8007744:	40000400 	.word	0x40000400
 8007748:	40014000 	.word	0x40014000

0800774c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b082      	sub	sp, #8
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d101      	bne.n	800775e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e042      	b.n	80077e4 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	223d      	movs	r2, #61	; 0x3d
 8007762:	5c9b      	ldrb	r3, [r3, r2]
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b00      	cmp	r3, #0
 8007768:	d107      	bne.n	800777a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	223c      	movs	r2, #60	; 0x3c
 800776e:	2100      	movs	r1, #0
 8007770:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	0018      	movs	r0, r3
 8007776:	f000 f839 	bl	80077ec <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	223d      	movs	r2, #61	; 0x3d
 800777e:	2102      	movs	r1, #2
 8007780:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	3304      	adds	r3, #4
 800778a:	0019      	movs	r1, r3
 800778c:	0010      	movs	r0, r2
 800778e:	f000 f9c3 	bl	8007b18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2246      	movs	r2, #70	; 0x46
 8007796:	2101      	movs	r1, #1
 8007798:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	223e      	movs	r2, #62	; 0x3e
 800779e:	2101      	movs	r1, #1
 80077a0:	5499      	strb	r1, [r3, r2]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	223f      	movs	r2, #63	; 0x3f
 80077a6:	2101      	movs	r1, #1
 80077a8:	5499      	strb	r1, [r3, r2]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2240      	movs	r2, #64	; 0x40
 80077ae:	2101      	movs	r1, #1
 80077b0:	5499      	strb	r1, [r3, r2]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2241      	movs	r2, #65	; 0x41
 80077b6:	2101      	movs	r1, #1
 80077b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2242      	movs	r2, #66	; 0x42
 80077be:	2101      	movs	r1, #1
 80077c0:	5499      	strb	r1, [r3, r2]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2243      	movs	r2, #67	; 0x43
 80077c6:	2101      	movs	r1, #1
 80077c8:	5499      	strb	r1, [r3, r2]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2244      	movs	r2, #68	; 0x44
 80077ce:	2101      	movs	r1, #1
 80077d0:	5499      	strb	r1, [r3, r2]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2245      	movs	r2, #69	; 0x45
 80077d6:	2101      	movs	r1, #1
 80077d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	223d      	movs	r2, #61	; 0x3d
 80077de:	2101      	movs	r1, #1
 80077e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	0018      	movs	r0, r3
 80077e6:	46bd      	mov	sp, r7
 80077e8:	b002      	add	sp, #8
 80077ea:	bd80      	pop	{r7, pc}

080077ec <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80077f4:	46c0      	nop			; (mov r8, r8)
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b002      	add	sp, #8
 80077fa:	bd80      	pop	{r7, pc}

080077fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	2202      	movs	r2, #2
 800780c:	4013      	ands	r3, r2
 800780e:	2b02      	cmp	r3, #2
 8007810:	d124      	bne.n	800785c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	2202      	movs	r2, #2
 800781a:	4013      	ands	r3, r2
 800781c:	2b02      	cmp	r3, #2
 800781e:	d11d      	bne.n	800785c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2203      	movs	r2, #3
 8007826:	4252      	negs	r2, r2
 8007828:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2201      	movs	r2, #1
 800782e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	2203      	movs	r2, #3
 8007838:	4013      	ands	r3, r2
 800783a:	d004      	beq.n	8007846 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	0018      	movs	r0, r3
 8007840:	f000 f952 	bl	8007ae8 <HAL_TIM_IC_CaptureCallback>
 8007844:	e007      	b.n	8007856 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	0018      	movs	r0, r3
 800784a:	f000 f945 	bl	8007ad8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	0018      	movs	r0, r3
 8007852:	f000 f951 	bl	8007af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	2204      	movs	r2, #4
 8007864:	4013      	ands	r3, r2
 8007866:	2b04      	cmp	r3, #4
 8007868:	d125      	bne.n	80078b6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	2204      	movs	r2, #4
 8007872:	4013      	ands	r3, r2
 8007874:	2b04      	cmp	r3, #4
 8007876:	d11e      	bne.n	80078b6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2205      	movs	r2, #5
 800787e:	4252      	negs	r2, r2
 8007880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699a      	ldr	r2, [r3, #24]
 800788e:	23c0      	movs	r3, #192	; 0xc0
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	4013      	ands	r3, r2
 8007894:	d004      	beq.n	80078a0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	0018      	movs	r0, r3
 800789a:	f000 f925 	bl	8007ae8 <HAL_TIM_IC_CaptureCallback>
 800789e:	e007      	b.n	80078b0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	0018      	movs	r0, r3
 80078a4:	f000 f918 	bl	8007ad8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	0018      	movs	r0, r3
 80078ac:	f000 f924 	bl	8007af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	2208      	movs	r2, #8
 80078be:	4013      	ands	r3, r2
 80078c0:	2b08      	cmp	r3, #8
 80078c2:	d124      	bne.n	800790e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	2208      	movs	r2, #8
 80078cc:	4013      	ands	r3, r2
 80078ce:	2b08      	cmp	r3, #8
 80078d0:	d11d      	bne.n	800790e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2209      	movs	r2, #9
 80078d8:	4252      	negs	r2, r2
 80078da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2204      	movs	r2, #4
 80078e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	69db      	ldr	r3, [r3, #28]
 80078e8:	2203      	movs	r2, #3
 80078ea:	4013      	ands	r3, r2
 80078ec:	d004      	beq.n	80078f8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	0018      	movs	r0, r3
 80078f2:	f000 f8f9 	bl	8007ae8 <HAL_TIM_IC_CaptureCallback>
 80078f6:	e007      	b.n	8007908 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	0018      	movs	r0, r3
 80078fc:	f000 f8ec 	bl	8007ad8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	0018      	movs	r0, r3
 8007904:	f000 f8f8 	bl	8007af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	2210      	movs	r2, #16
 8007916:	4013      	ands	r3, r2
 8007918:	2b10      	cmp	r3, #16
 800791a:	d125      	bne.n	8007968 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	2210      	movs	r2, #16
 8007924:	4013      	ands	r3, r2
 8007926:	2b10      	cmp	r3, #16
 8007928:	d11e      	bne.n	8007968 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	2211      	movs	r2, #17
 8007930:	4252      	negs	r2, r2
 8007932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2208      	movs	r2, #8
 8007938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	69da      	ldr	r2, [r3, #28]
 8007940:	23c0      	movs	r3, #192	; 0xc0
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4013      	ands	r3, r2
 8007946:	d004      	beq.n	8007952 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	0018      	movs	r0, r3
 800794c:	f000 f8cc 	bl	8007ae8 <HAL_TIM_IC_CaptureCallback>
 8007950:	e007      	b.n	8007962 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	0018      	movs	r0, r3
 8007956:	f000 f8bf 	bl	8007ad8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	0018      	movs	r0, r3
 800795e:	f000 f8cb 	bl	8007af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	2201      	movs	r2, #1
 8007970:	4013      	ands	r3, r2
 8007972:	2b01      	cmp	r3, #1
 8007974:	d10f      	bne.n	8007996 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	2201      	movs	r2, #1
 800797e:	4013      	ands	r3, r2
 8007980:	2b01      	cmp	r3, #1
 8007982:	d108      	bne.n	8007996 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2202      	movs	r2, #2
 800798a:	4252      	negs	r2, r2
 800798c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	0018      	movs	r0, r3
 8007992:	f7f9 fbe3 	bl	800115c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	691b      	ldr	r3, [r3, #16]
 800799c:	2280      	movs	r2, #128	; 0x80
 800799e:	4013      	ands	r3, r2
 80079a0:	2b80      	cmp	r3, #128	; 0x80
 80079a2:	d10f      	bne.n	80079c4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	2280      	movs	r2, #128	; 0x80
 80079ac:	4013      	ands	r3, r2
 80079ae:	2b80      	cmp	r3, #128	; 0x80
 80079b0:	d108      	bne.n	80079c4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2281      	movs	r2, #129	; 0x81
 80079b8:	4252      	negs	r2, r2
 80079ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	0018      	movs	r0, r3
 80079c0:	f000 fb2e 	bl	8008020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	2240      	movs	r2, #64	; 0x40
 80079cc:	4013      	ands	r3, r2
 80079ce:	2b40      	cmp	r3, #64	; 0x40
 80079d0:	d10f      	bne.n	80079f2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	2240      	movs	r2, #64	; 0x40
 80079da:	4013      	ands	r3, r2
 80079dc:	2b40      	cmp	r3, #64	; 0x40
 80079de:	d108      	bne.n	80079f2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2241      	movs	r2, #65	; 0x41
 80079e6:	4252      	negs	r2, r2
 80079e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	0018      	movs	r0, r3
 80079ee:	f000 f88b 	bl	8007b08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	2220      	movs	r2, #32
 80079fa:	4013      	ands	r3, r2
 80079fc:	2b20      	cmp	r3, #32
 80079fe:	d10f      	bne.n	8007a20 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	2220      	movs	r2, #32
 8007a08:	4013      	ands	r3, r2
 8007a0a:	2b20      	cmp	r3, #32
 8007a0c:	d108      	bne.n	8007a20 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2221      	movs	r2, #33	; 0x21
 8007a14:	4252      	negs	r2, r2
 8007a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	0018      	movs	r0, r3
 8007a1c:	f000 faf8 	bl	8008010 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a20:	46c0      	nop			; (mov r8, r8)
 8007a22:	46bd      	mov	sp, r7
 8007a24:	b002      	add	sp, #8
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b086      	sub	sp, #24
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a34:	2317      	movs	r3, #23
 8007a36:	18fb      	adds	r3, r7, r3
 8007a38:	2200      	movs	r2, #0
 8007a3a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	223c      	movs	r2, #60	; 0x3c
 8007a40:	5c9b      	ldrb	r3, [r3, r2]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d101      	bne.n	8007a4a <HAL_TIM_OC_ConfigChannel+0x22>
 8007a46:	2302      	movs	r3, #2
 8007a48:	e042      	b.n	8007ad0 <HAL_TIM_OC_ConfigChannel+0xa8>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	223c      	movs	r2, #60	; 0x3c
 8007a4e:	2101      	movs	r1, #1
 8007a50:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2b0c      	cmp	r3, #12
 8007a56:	d027      	beq.n	8007aa8 <HAL_TIM_OC_ConfigChannel+0x80>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b0c      	cmp	r3, #12
 8007a5c:	d82c      	bhi.n	8007ab8 <HAL_TIM_OC_ConfigChannel+0x90>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b08      	cmp	r3, #8
 8007a62:	d019      	beq.n	8007a98 <HAL_TIM_OC_ConfigChannel+0x70>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d826      	bhi.n	8007ab8 <HAL_TIM_OC_ConfigChannel+0x90>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d003      	beq.n	8007a78 <HAL_TIM_OC_ConfigChannel+0x50>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b04      	cmp	r3, #4
 8007a74:	d008      	beq.n	8007a88 <HAL_TIM_OC_ConfigChannel+0x60>
 8007a76:	e01f      	b.n	8007ab8 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68ba      	ldr	r2, [r7, #8]
 8007a7e:	0011      	movs	r1, r2
 8007a80:	0018      	movs	r0, r3
 8007a82:	f000 f8c9 	bl	8007c18 <TIM_OC1_SetConfig>
      break;
 8007a86:	e01c      	b.n	8007ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	0011      	movs	r1, r2
 8007a90:	0018      	movs	r0, r3
 8007a92:	f000 f949 	bl	8007d28 <TIM_OC2_SetConfig>
      break;
 8007a96:	e014      	b.n	8007ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	0011      	movs	r1, r2
 8007aa0:	0018      	movs	r0, r3
 8007aa2:	f000 f9c5 	bl	8007e30 <TIM_OC3_SetConfig>
      break;
 8007aa6:	e00c      	b.n	8007ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68ba      	ldr	r2, [r7, #8]
 8007aae:	0011      	movs	r1, r2
 8007ab0:	0018      	movs	r0, r3
 8007ab2:	f000 fa43 	bl	8007f3c <TIM_OC4_SetConfig>
      break;
 8007ab6:	e004      	b.n	8007ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8007ab8:	2317      	movs	r3, #23
 8007aba:	18fb      	adds	r3, r7, r3
 8007abc:	2201      	movs	r2, #1
 8007abe:	701a      	strb	r2, [r3, #0]
      break;
 8007ac0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	223c      	movs	r2, #60	; 0x3c
 8007ac6:	2100      	movs	r1, #0
 8007ac8:	5499      	strb	r1, [r3, r2]

  return status;
 8007aca:	2317      	movs	r3, #23
 8007acc:	18fb      	adds	r3, r7, r3
 8007ace:	781b      	ldrb	r3, [r3, #0]
}
 8007ad0:	0018      	movs	r0, r3
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	b006      	add	sp, #24
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ae0:	46c0      	nop			; (mov r8, r8)
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	b002      	add	sp, #8
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b082      	sub	sp, #8
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007af0:	46c0      	nop			; (mov r8, r8)
 8007af2:	46bd      	mov	sp, r7
 8007af4:	b002      	add	sp, #8
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b00:	46c0      	nop			; (mov r8, r8)
 8007b02:	46bd      	mov	sp, r7
 8007b04:	b002      	add	sp, #8
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b10:	46c0      	nop			; (mov r8, r8)
 8007b12:	46bd      	mov	sp, r7
 8007b14:	b002      	add	sp, #8
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a34      	ldr	r2, [pc, #208]	; (8007bfc <TIM_Base_SetConfig+0xe4>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d008      	beq.n	8007b42 <TIM_Base_SetConfig+0x2a>
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	2380      	movs	r3, #128	; 0x80
 8007b34:	05db      	lsls	r3, r3, #23
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d003      	beq.n	8007b42 <TIM_Base_SetConfig+0x2a>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a30      	ldr	r2, [pc, #192]	; (8007c00 <TIM_Base_SetConfig+0xe8>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d108      	bne.n	8007b54 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2270      	movs	r2, #112	; 0x70
 8007b46:	4393      	bics	r3, r2
 8007b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a29      	ldr	r2, [pc, #164]	; (8007bfc <TIM_Base_SetConfig+0xe4>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d018      	beq.n	8007b8e <TIM_Base_SetConfig+0x76>
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	2380      	movs	r3, #128	; 0x80
 8007b60:	05db      	lsls	r3, r3, #23
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d013      	beq.n	8007b8e <TIM_Base_SetConfig+0x76>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a25      	ldr	r2, [pc, #148]	; (8007c00 <TIM_Base_SetConfig+0xe8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d00f      	beq.n	8007b8e <TIM_Base_SetConfig+0x76>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a24      	ldr	r2, [pc, #144]	; (8007c04 <TIM_Base_SetConfig+0xec>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d00b      	beq.n	8007b8e <TIM_Base_SetConfig+0x76>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a23      	ldr	r2, [pc, #140]	; (8007c08 <TIM_Base_SetConfig+0xf0>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d007      	beq.n	8007b8e <TIM_Base_SetConfig+0x76>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a22      	ldr	r2, [pc, #136]	; (8007c0c <TIM_Base_SetConfig+0xf4>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d003      	beq.n	8007b8e <TIM_Base_SetConfig+0x76>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a21      	ldr	r2, [pc, #132]	; (8007c10 <TIM_Base_SetConfig+0xf8>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d108      	bne.n	8007ba0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	4a20      	ldr	r2, [pc, #128]	; (8007c14 <TIM_Base_SetConfig+0xfc>)
 8007b92:	4013      	ands	r3, r2
 8007b94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2280      	movs	r2, #128	; 0x80
 8007ba4:	4393      	bics	r3, r2
 8007ba6:	001a      	movs	r2, r3
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	695b      	ldr	r3, [r3, #20]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	689a      	ldr	r2, [r3, #8]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a0c      	ldr	r2, [pc, #48]	; (8007bfc <TIM_Base_SetConfig+0xe4>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d00b      	beq.n	8007be6 <TIM_Base_SetConfig+0xce>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a0d      	ldr	r2, [pc, #52]	; (8007c08 <TIM_Base_SetConfig+0xf0>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d007      	beq.n	8007be6 <TIM_Base_SetConfig+0xce>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a0c      	ldr	r2, [pc, #48]	; (8007c0c <TIM_Base_SetConfig+0xf4>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d003      	beq.n	8007be6 <TIM_Base_SetConfig+0xce>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a0b      	ldr	r2, [pc, #44]	; (8007c10 <TIM_Base_SetConfig+0xf8>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d103      	bne.n	8007bee <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	691a      	ldr	r2, [r3, #16]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	615a      	str	r2, [r3, #20]
}
 8007bf4:	46c0      	nop			; (mov r8, r8)
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	b004      	add	sp, #16
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	40012c00 	.word	0x40012c00
 8007c00:	40000400 	.word	0x40000400
 8007c04:	40002000 	.word	0x40002000
 8007c08:	40014000 	.word	0x40014000
 8007c0c:	40014400 	.word	0x40014400
 8007c10:	40014800 	.word	0x40014800
 8007c14:	fffffcff 	.word	0xfffffcff

08007c18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b086      	sub	sp, #24
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	2201      	movs	r2, #1
 8007c28:	4393      	bics	r3, r2
 8007c2a:	001a      	movs	r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a1b      	ldr	r3, [r3, #32]
 8007c34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2270      	movs	r2, #112	; 0x70
 8007c46:	4393      	bics	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2203      	movs	r2, #3
 8007c4e:	4393      	bics	r3, r2
 8007c50:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	2202      	movs	r2, #2
 8007c60:	4393      	bics	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	697a      	ldr	r2, [r7, #20]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a27      	ldr	r2, [pc, #156]	; (8007d10 <TIM_OC1_SetConfig+0xf8>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d00b      	beq.n	8007c8e <TIM_OC1_SetConfig+0x76>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a26      	ldr	r2, [pc, #152]	; (8007d14 <TIM_OC1_SetConfig+0xfc>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d007      	beq.n	8007c8e <TIM_OC1_SetConfig+0x76>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a25      	ldr	r2, [pc, #148]	; (8007d18 <TIM_OC1_SetConfig+0x100>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d003      	beq.n	8007c8e <TIM_OC1_SetConfig+0x76>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a24      	ldr	r2, [pc, #144]	; (8007d1c <TIM_OC1_SetConfig+0x104>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d10c      	bne.n	8007ca8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	2208      	movs	r2, #8
 8007c92:	4393      	bics	r3, r2
 8007c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	2204      	movs	r2, #4
 8007ca4:	4393      	bics	r3, r2
 8007ca6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a19      	ldr	r2, [pc, #100]	; (8007d10 <TIM_OC1_SetConfig+0xf8>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d00b      	beq.n	8007cc8 <TIM_OC1_SetConfig+0xb0>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4a18      	ldr	r2, [pc, #96]	; (8007d14 <TIM_OC1_SetConfig+0xfc>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d007      	beq.n	8007cc8 <TIM_OC1_SetConfig+0xb0>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a17      	ldr	r2, [pc, #92]	; (8007d18 <TIM_OC1_SetConfig+0x100>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d003      	beq.n	8007cc8 <TIM_OC1_SetConfig+0xb0>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a16      	ldr	r2, [pc, #88]	; (8007d1c <TIM_OC1_SetConfig+0x104>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d111      	bne.n	8007cec <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	4a15      	ldr	r2, [pc, #84]	; (8007d20 <TIM_OC1_SetConfig+0x108>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	4a14      	ldr	r2, [pc, #80]	; (8007d24 <TIM_OC1_SetConfig+0x10c>)
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	695b      	ldr	r3, [r3, #20]
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	685a      	ldr	r2, [r3, #4]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	697a      	ldr	r2, [r7, #20]
 8007d04:	621a      	str	r2, [r3, #32]
}
 8007d06:	46c0      	nop			; (mov r8, r8)
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	b006      	add	sp, #24
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	46c0      	nop			; (mov r8, r8)
 8007d10:	40012c00 	.word	0x40012c00
 8007d14:	40014000 	.word	0x40014000
 8007d18:	40014400 	.word	0x40014400
 8007d1c:	40014800 	.word	0x40014800
 8007d20:	fffffeff 	.word	0xfffffeff
 8007d24:	fffffdff 	.word	0xfffffdff

08007d28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b086      	sub	sp, #24
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	2210      	movs	r2, #16
 8007d38:	4393      	bics	r3, r2
 8007d3a:	001a      	movs	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a1b      	ldr	r3, [r3, #32]
 8007d44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	4a2e      	ldr	r2, [pc, #184]	; (8007e10 <TIM_OC2_SetConfig+0xe8>)
 8007d56:	4013      	ands	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	4a2d      	ldr	r2, [pc, #180]	; (8007e14 <TIM_OC2_SetConfig+0xec>)
 8007d5e:	4013      	ands	r3, r2
 8007d60:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	021b      	lsls	r3, r3, #8
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2220      	movs	r2, #32
 8007d72:	4393      	bics	r3, r2
 8007d74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	011b      	lsls	r3, r3, #4
 8007d7c:	697a      	ldr	r2, [r7, #20]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a24      	ldr	r2, [pc, #144]	; (8007e18 <TIM_OC2_SetConfig+0xf0>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d10d      	bne.n	8007da6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	2280      	movs	r2, #128	; 0x80
 8007d8e:	4393      	bics	r3, r2
 8007d90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	011b      	lsls	r3, r3, #4
 8007d98:	697a      	ldr	r2, [r7, #20]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	2240      	movs	r2, #64	; 0x40
 8007da2:	4393      	bics	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a1b      	ldr	r2, [pc, #108]	; (8007e18 <TIM_OC2_SetConfig+0xf0>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d00b      	beq.n	8007dc6 <TIM_OC2_SetConfig+0x9e>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a1a      	ldr	r2, [pc, #104]	; (8007e1c <TIM_OC2_SetConfig+0xf4>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d007      	beq.n	8007dc6 <TIM_OC2_SetConfig+0x9e>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a19      	ldr	r2, [pc, #100]	; (8007e20 <TIM_OC2_SetConfig+0xf8>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d003      	beq.n	8007dc6 <TIM_OC2_SetConfig+0x9e>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a18      	ldr	r2, [pc, #96]	; (8007e24 <TIM_OC2_SetConfig+0xfc>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d113      	bne.n	8007dee <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	4a17      	ldr	r2, [pc, #92]	; (8007e28 <TIM_OC2_SetConfig+0x100>)
 8007dca:	4013      	ands	r3, r2
 8007dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	4a16      	ldr	r2, [pc, #88]	; (8007e2c <TIM_OC2_SetConfig+0x104>)
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	621a      	str	r2, [r3, #32]
}
 8007e08:	46c0      	nop			; (mov r8, r8)
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	b006      	add	sp, #24
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	ffff8fff 	.word	0xffff8fff
 8007e14:	fffffcff 	.word	0xfffffcff
 8007e18:	40012c00 	.word	0x40012c00
 8007e1c:	40014000 	.word	0x40014000
 8007e20:	40014400 	.word	0x40014400
 8007e24:	40014800 	.word	0x40014800
 8007e28:	fffffbff 	.word	0xfffffbff
 8007e2c:	fffff7ff 	.word	0xfffff7ff

08007e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a1b      	ldr	r3, [r3, #32]
 8007e3e:	4a35      	ldr	r2, [pc, #212]	; (8007f14 <TIM_OC3_SetConfig+0xe4>)
 8007e40:	401a      	ands	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a1b      	ldr	r3, [r3, #32]
 8007e4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	69db      	ldr	r3, [r3, #28]
 8007e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2270      	movs	r2, #112	; 0x70
 8007e5c:	4393      	bics	r3, r2
 8007e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2203      	movs	r2, #3
 8007e64:	4393      	bics	r3, r2
 8007e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	4a28      	ldr	r2, [pc, #160]	; (8007f18 <TIM_OC3_SetConfig+0xe8>)
 8007e76:	4013      	ands	r3, r2
 8007e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	021b      	lsls	r3, r3, #8
 8007e80:	697a      	ldr	r2, [r7, #20]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4a24      	ldr	r2, [pc, #144]	; (8007f1c <TIM_OC3_SetConfig+0xec>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d10d      	bne.n	8007eaa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	4a23      	ldr	r2, [pc, #140]	; (8007f20 <TIM_OC3_SetConfig+0xf0>)
 8007e92:	4013      	ands	r3, r2
 8007e94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	021b      	lsls	r3, r3, #8
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	4a1f      	ldr	r2, [pc, #124]	; (8007f24 <TIM_OC3_SetConfig+0xf4>)
 8007ea6:	4013      	ands	r3, r2
 8007ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a1b      	ldr	r2, [pc, #108]	; (8007f1c <TIM_OC3_SetConfig+0xec>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d00b      	beq.n	8007eca <TIM_OC3_SetConfig+0x9a>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a1c      	ldr	r2, [pc, #112]	; (8007f28 <TIM_OC3_SetConfig+0xf8>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d007      	beq.n	8007eca <TIM_OC3_SetConfig+0x9a>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a1b      	ldr	r2, [pc, #108]	; (8007f2c <TIM_OC3_SetConfig+0xfc>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d003      	beq.n	8007eca <TIM_OC3_SetConfig+0x9a>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a1a      	ldr	r2, [pc, #104]	; (8007f30 <TIM_OC3_SetConfig+0x100>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d113      	bne.n	8007ef2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	4a19      	ldr	r2, [pc, #100]	; (8007f34 <TIM_OC3_SetConfig+0x104>)
 8007ece:	4013      	ands	r3, r2
 8007ed0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	4a18      	ldr	r2, [pc, #96]	; (8007f38 <TIM_OC3_SetConfig+0x108>)
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	695b      	ldr	r3, [r3, #20]
 8007ede:	011b      	lsls	r3, r3, #4
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	011b      	lsls	r3, r3, #4
 8007eec:	693a      	ldr	r2, [r7, #16]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	685a      	ldr	r2, [r3, #4]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	697a      	ldr	r2, [r7, #20]
 8007f0a:	621a      	str	r2, [r3, #32]
}
 8007f0c:	46c0      	nop			; (mov r8, r8)
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	b006      	add	sp, #24
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	fffffeff 	.word	0xfffffeff
 8007f18:	fffffdff 	.word	0xfffffdff
 8007f1c:	40012c00 	.word	0x40012c00
 8007f20:	fffff7ff 	.word	0xfffff7ff
 8007f24:	fffffbff 	.word	0xfffffbff
 8007f28:	40014000 	.word	0x40014000
 8007f2c:	40014400 	.word	0x40014400
 8007f30:	40014800 	.word	0x40014800
 8007f34:	ffffefff 	.word	0xffffefff
 8007f38:	ffffdfff 	.word	0xffffdfff

08007f3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	4a28      	ldr	r2, [pc, #160]	; (8007fec <TIM_OC4_SetConfig+0xb0>)
 8007f4c:	401a      	ands	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	69db      	ldr	r3, [r3, #28]
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	4a22      	ldr	r2, [pc, #136]	; (8007ff0 <TIM_OC4_SetConfig+0xb4>)
 8007f68:	4013      	ands	r3, r2
 8007f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	4a21      	ldr	r2, [pc, #132]	; (8007ff4 <TIM_OC4_SetConfig+0xb8>)
 8007f70:	4013      	ands	r3, r2
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	021b      	lsls	r3, r3, #8
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	4a1d      	ldr	r2, [pc, #116]	; (8007ff8 <TIM_OC4_SetConfig+0xbc>)
 8007f84:	4013      	ands	r3, r2
 8007f86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	031b      	lsls	r3, r3, #12
 8007f8e:	693a      	ldr	r2, [r7, #16]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a19      	ldr	r2, [pc, #100]	; (8007ffc <TIM_OC4_SetConfig+0xc0>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d00b      	beq.n	8007fb4 <TIM_OC4_SetConfig+0x78>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4a18      	ldr	r2, [pc, #96]	; (8008000 <TIM_OC4_SetConfig+0xc4>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d007      	beq.n	8007fb4 <TIM_OC4_SetConfig+0x78>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	4a17      	ldr	r2, [pc, #92]	; (8008004 <TIM_OC4_SetConfig+0xc8>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d003      	beq.n	8007fb4 <TIM_OC4_SetConfig+0x78>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a16      	ldr	r2, [pc, #88]	; (8008008 <TIM_OC4_SetConfig+0xcc>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d109      	bne.n	8007fc8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	4a15      	ldr	r2, [pc, #84]	; (800800c <TIM_OC4_SetConfig+0xd0>)
 8007fb8:	4013      	ands	r3, r2
 8007fba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	695b      	ldr	r3, [r3, #20]
 8007fc0:	019b      	lsls	r3, r3, #6
 8007fc2:	697a      	ldr	r2, [r7, #20]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	697a      	ldr	r2, [r7, #20]
 8007fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	68fa      	ldr	r2, [r7, #12]
 8007fd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	685a      	ldr	r2, [r3, #4]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	693a      	ldr	r2, [r7, #16]
 8007fe0:	621a      	str	r2, [r3, #32]
}
 8007fe2:	46c0      	nop			; (mov r8, r8)
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	b006      	add	sp, #24
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	46c0      	nop			; (mov r8, r8)
 8007fec:	ffffefff 	.word	0xffffefff
 8007ff0:	ffff8fff 	.word	0xffff8fff
 8007ff4:	fffffcff 	.word	0xfffffcff
 8007ff8:	ffffdfff 	.word	0xffffdfff
 8007ffc:	40012c00 	.word	0x40012c00
 8008000:	40014000 	.word	0x40014000
 8008004:	40014400 	.word	0x40014400
 8008008:	40014800 	.word	0x40014800
 800800c:	ffffbfff 	.word	0xffffbfff

08008010 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008018:	46c0      	nop			; (mov r8, r8)
 800801a:	46bd      	mov	sp, r7
 800801c:	b002      	add	sp, #8
 800801e:	bd80      	pop	{r7, pc}

08008020 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008028:	46c0      	nop			; (mov r8, r8)
 800802a:	46bd      	mov	sp, r7
 800802c:	b002      	add	sp, #8
 800802e:	bd80      	pop	{r7, pc}

08008030 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d101      	bne.n	8008042 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e044      	b.n	80080cc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008046:	2b00      	cmp	r3, #0
 8008048:	d107      	bne.n	800805a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2274      	movs	r2, #116	; 0x74
 800804e:	2100      	movs	r1, #0
 8008050:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	0018      	movs	r0, r3
 8008056:	f7fa fc95 	bl	8002984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2224      	movs	r2, #36	; 0x24
 800805e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2101      	movs	r1, #1
 800806c:	438a      	bics	r2, r1
 800806e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	0018      	movs	r0, r3
 8008074:	f000 fb24 	bl	80086c0 <UART_SetConfig>
 8008078:	0003      	movs	r3, r0
 800807a:	2b01      	cmp	r3, #1
 800807c:	d101      	bne.n	8008082 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e024      	b.n	80080cc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008086:	2b00      	cmp	r3, #0
 8008088:	d003      	beq.n	8008092 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	0018      	movs	r0, r3
 800808e:	f000 fc9f 	bl	80089d0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	685a      	ldr	r2, [r3, #4]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	490d      	ldr	r1, [pc, #52]	; (80080d4 <HAL_UART_Init+0xa4>)
 800809e:	400a      	ands	r2, r1
 80080a0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689a      	ldr	r2, [r3, #8]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	212a      	movs	r1, #42	; 0x2a
 80080ae:	438a      	bics	r2, r1
 80080b0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2101      	movs	r1, #1
 80080be:	430a      	orrs	r2, r1
 80080c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	0018      	movs	r0, r3
 80080c6:	f000 fd37 	bl	8008b38 <UART_CheckIdleState>
 80080ca:	0003      	movs	r3, r0
}
 80080cc:	0018      	movs	r0, r3
 80080ce:	46bd      	mov	sp, r7
 80080d0:	b002      	add	sp, #8
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	ffffb7ff 	.word	0xffffb7ff

080080d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080d8:	b590      	push	{r4, r7, lr}
 80080da:	b0ab      	sub	sp, #172	; 0xac
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	69db      	ldr	r3, [r3, #28]
 80080e6:	22a4      	movs	r2, #164	; 0xa4
 80080e8:	18b9      	adds	r1, r7, r2
 80080ea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	20a0      	movs	r0, #160	; 0xa0
 80080f4:	1839      	adds	r1, r7, r0
 80080f6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	219c      	movs	r1, #156	; 0x9c
 8008100:	1879      	adds	r1, r7, r1
 8008102:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008104:	0011      	movs	r1, r2
 8008106:	18bb      	adds	r3, r7, r2
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a99      	ldr	r2, [pc, #612]	; (8008370 <HAL_UART_IRQHandler+0x298>)
 800810c:	4013      	ands	r3, r2
 800810e:	2298      	movs	r2, #152	; 0x98
 8008110:	18bc      	adds	r4, r7, r2
 8008112:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8008114:	18bb      	adds	r3, r7, r2
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d114      	bne.n	8008146 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800811c:	187b      	adds	r3, r7, r1
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2220      	movs	r2, #32
 8008122:	4013      	ands	r3, r2
 8008124:	d00f      	beq.n	8008146 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008126:	183b      	adds	r3, r7, r0
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2220      	movs	r2, #32
 800812c:	4013      	ands	r3, r2
 800812e:	d00a      	beq.n	8008146 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008134:	2b00      	cmp	r3, #0
 8008136:	d100      	bne.n	800813a <HAL_UART_IRQHandler+0x62>
 8008138:	e296      	b.n	8008668 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	0010      	movs	r0, r2
 8008142:	4798      	blx	r3
      }
      return;
 8008144:	e290      	b.n	8008668 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008146:	2398      	movs	r3, #152	; 0x98
 8008148:	18fb      	adds	r3, r7, r3
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d100      	bne.n	8008152 <HAL_UART_IRQHandler+0x7a>
 8008150:	e114      	b.n	800837c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008152:	239c      	movs	r3, #156	; 0x9c
 8008154:	18fb      	adds	r3, r7, r3
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2201      	movs	r2, #1
 800815a:	4013      	ands	r3, r2
 800815c:	d106      	bne.n	800816c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800815e:	23a0      	movs	r3, #160	; 0xa0
 8008160:	18fb      	adds	r3, r7, r3
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a83      	ldr	r2, [pc, #524]	; (8008374 <HAL_UART_IRQHandler+0x29c>)
 8008166:	4013      	ands	r3, r2
 8008168:	d100      	bne.n	800816c <HAL_UART_IRQHandler+0x94>
 800816a:	e107      	b.n	800837c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800816c:	23a4      	movs	r3, #164	; 0xa4
 800816e:	18fb      	adds	r3, r7, r3
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2201      	movs	r2, #1
 8008174:	4013      	ands	r3, r2
 8008176:	d012      	beq.n	800819e <HAL_UART_IRQHandler+0xc6>
 8008178:	23a0      	movs	r3, #160	; 0xa0
 800817a:	18fb      	adds	r3, r7, r3
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	2380      	movs	r3, #128	; 0x80
 8008180:	005b      	lsls	r3, r3, #1
 8008182:	4013      	ands	r3, r2
 8008184:	d00b      	beq.n	800819e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2201      	movs	r2, #1
 800818c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2280      	movs	r2, #128	; 0x80
 8008192:	589b      	ldr	r3, [r3, r2]
 8008194:	2201      	movs	r2, #1
 8008196:	431a      	orrs	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2180      	movs	r1, #128	; 0x80
 800819c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800819e:	23a4      	movs	r3, #164	; 0xa4
 80081a0:	18fb      	adds	r3, r7, r3
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2202      	movs	r2, #2
 80081a6:	4013      	ands	r3, r2
 80081a8:	d011      	beq.n	80081ce <HAL_UART_IRQHandler+0xf6>
 80081aa:	239c      	movs	r3, #156	; 0x9c
 80081ac:	18fb      	adds	r3, r7, r3
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2201      	movs	r2, #1
 80081b2:	4013      	ands	r3, r2
 80081b4:	d00b      	beq.n	80081ce <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2202      	movs	r2, #2
 80081bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2280      	movs	r2, #128	; 0x80
 80081c2:	589b      	ldr	r3, [r3, r2]
 80081c4:	2204      	movs	r2, #4
 80081c6:	431a      	orrs	r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2180      	movs	r1, #128	; 0x80
 80081cc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081ce:	23a4      	movs	r3, #164	; 0xa4
 80081d0:	18fb      	adds	r3, r7, r3
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2204      	movs	r2, #4
 80081d6:	4013      	ands	r3, r2
 80081d8:	d011      	beq.n	80081fe <HAL_UART_IRQHandler+0x126>
 80081da:	239c      	movs	r3, #156	; 0x9c
 80081dc:	18fb      	adds	r3, r7, r3
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	2201      	movs	r2, #1
 80081e2:	4013      	ands	r3, r2
 80081e4:	d00b      	beq.n	80081fe <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	2204      	movs	r2, #4
 80081ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2280      	movs	r2, #128	; 0x80
 80081f2:	589b      	ldr	r3, [r3, r2]
 80081f4:	2202      	movs	r2, #2
 80081f6:	431a      	orrs	r2, r3
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2180      	movs	r1, #128	; 0x80
 80081fc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80081fe:	23a4      	movs	r3, #164	; 0xa4
 8008200:	18fb      	adds	r3, r7, r3
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2208      	movs	r2, #8
 8008206:	4013      	ands	r3, r2
 8008208:	d017      	beq.n	800823a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800820a:	23a0      	movs	r3, #160	; 0xa0
 800820c:	18fb      	adds	r3, r7, r3
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2220      	movs	r2, #32
 8008212:	4013      	ands	r3, r2
 8008214:	d105      	bne.n	8008222 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008216:	239c      	movs	r3, #156	; 0x9c
 8008218:	18fb      	adds	r3, r7, r3
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2201      	movs	r2, #1
 800821e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008220:	d00b      	beq.n	800823a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	2208      	movs	r2, #8
 8008228:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2280      	movs	r2, #128	; 0x80
 800822e:	589b      	ldr	r3, [r3, r2]
 8008230:	2208      	movs	r2, #8
 8008232:	431a      	orrs	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2180      	movs	r1, #128	; 0x80
 8008238:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800823a:	23a4      	movs	r3, #164	; 0xa4
 800823c:	18fb      	adds	r3, r7, r3
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	2380      	movs	r3, #128	; 0x80
 8008242:	011b      	lsls	r3, r3, #4
 8008244:	4013      	ands	r3, r2
 8008246:	d013      	beq.n	8008270 <HAL_UART_IRQHandler+0x198>
 8008248:	23a0      	movs	r3, #160	; 0xa0
 800824a:	18fb      	adds	r3, r7, r3
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	2380      	movs	r3, #128	; 0x80
 8008250:	04db      	lsls	r3, r3, #19
 8008252:	4013      	ands	r3, r2
 8008254:	d00c      	beq.n	8008270 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2280      	movs	r2, #128	; 0x80
 800825c:	0112      	lsls	r2, r2, #4
 800825e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2280      	movs	r2, #128	; 0x80
 8008264:	589b      	ldr	r3, [r3, r2]
 8008266:	2220      	movs	r2, #32
 8008268:	431a      	orrs	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2180      	movs	r1, #128	; 0x80
 800826e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2280      	movs	r2, #128	; 0x80
 8008274:	589b      	ldr	r3, [r3, r2]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d100      	bne.n	800827c <HAL_UART_IRQHandler+0x1a4>
 800827a:	e1f7      	b.n	800866c <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800827c:	23a4      	movs	r3, #164	; 0xa4
 800827e:	18fb      	adds	r3, r7, r3
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2220      	movs	r2, #32
 8008284:	4013      	ands	r3, r2
 8008286:	d00e      	beq.n	80082a6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008288:	23a0      	movs	r3, #160	; 0xa0
 800828a:	18fb      	adds	r3, r7, r3
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2220      	movs	r2, #32
 8008290:	4013      	ands	r3, r2
 8008292:	d008      	beq.n	80082a6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008298:	2b00      	cmp	r3, #0
 800829a:	d004      	beq.n	80082a6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082a0:	687a      	ldr	r2, [r7, #4]
 80082a2:	0010      	movs	r0, r2
 80082a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2280      	movs	r2, #128	; 0x80
 80082aa:	589b      	ldr	r3, [r3, r2]
 80082ac:	2194      	movs	r1, #148	; 0x94
 80082ae:	187a      	adds	r2, r7, r1
 80082b0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	2240      	movs	r2, #64	; 0x40
 80082ba:	4013      	ands	r3, r2
 80082bc:	2b40      	cmp	r3, #64	; 0x40
 80082be:	d004      	beq.n	80082ca <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80082c0:	187b      	adds	r3, r7, r1
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2228      	movs	r2, #40	; 0x28
 80082c6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082c8:	d047      	beq.n	800835a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	0018      	movs	r0, r3
 80082ce:	f000 fd3f 	bl	8008d50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	2240      	movs	r2, #64	; 0x40
 80082da:	4013      	ands	r3, r2
 80082dc:	2b40      	cmp	r3, #64	; 0x40
 80082de:	d137      	bne.n	8008350 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082e0:	f3ef 8310 	mrs	r3, PRIMASK
 80082e4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80082e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082e8:	2090      	movs	r0, #144	; 0x90
 80082ea:	183a      	adds	r2, r7, r0
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	2301      	movs	r3, #1
 80082f0:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082f4:	f383 8810 	msr	PRIMASK, r3
}
 80082f8:	46c0      	nop			; (mov r8, r8)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2140      	movs	r1, #64	; 0x40
 8008306:	438a      	bics	r2, r1
 8008308:	609a      	str	r2, [r3, #8]
 800830a:	183b      	adds	r3, r7, r0
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008310:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008312:	f383 8810 	msr	PRIMASK, r3
}
 8008316:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800831c:	2b00      	cmp	r3, #0
 800831e:	d012      	beq.n	8008346 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008324:	4a14      	ldr	r2, [pc, #80]	; (8008378 <HAL_UART_IRQHandler+0x2a0>)
 8008326:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800832c:	0018      	movs	r0, r3
 800832e:	f7fb fd71 	bl	8003e14 <HAL_DMA_Abort_IT>
 8008332:	1e03      	subs	r3, r0, #0
 8008334:	d01a      	beq.n	800836c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800833a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008340:	0018      	movs	r0, r3
 8008342:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008344:	e012      	b.n	800836c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	0018      	movs	r0, r3
 800834a:	f000 f9a5 	bl	8008698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800834e:	e00d      	b.n	800836c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	0018      	movs	r0, r3
 8008354:	f000 f9a0 	bl	8008698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008358:	e008      	b.n	800836c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	0018      	movs	r0, r3
 800835e:	f000 f99b 	bl	8008698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2280      	movs	r2, #128	; 0x80
 8008366:	2100      	movs	r1, #0
 8008368:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800836a:	e17f      	b.n	800866c <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800836c:	46c0      	nop			; (mov r8, r8)
    return;
 800836e:	e17d      	b.n	800866c <HAL_UART_IRQHandler+0x594>
 8008370:	0000080f 	.word	0x0000080f
 8008374:	04000120 	.word	0x04000120
 8008378:	08008e15 	.word	0x08008e15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008380:	2b01      	cmp	r3, #1
 8008382:	d000      	beq.n	8008386 <HAL_UART_IRQHandler+0x2ae>
 8008384:	e131      	b.n	80085ea <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008386:	23a4      	movs	r3, #164	; 0xa4
 8008388:	18fb      	adds	r3, r7, r3
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2210      	movs	r2, #16
 800838e:	4013      	ands	r3, r2
 8008390:	d100      	bne.n	8008394 <HAL_UART_IRQHandler+0x2bc>
 8008392:	e12a      	b.n	80085ea <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008394:	23a0      	movs	r3, #160	; 0xa0
 8008396:	18fb      	adds	r3, r7, r3
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2210      	movs	r2, #16
 800839c:	4013      	ands	r3, r2
 800839e:	d100      	bne.n	80083a2 <HAL_UART_IRQHandler+0x2ca>
 80083a0:	e123      	b.n	80085ea <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2210      	movs	r2, #16
 80083a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	2240      	movs	r2, #64	; 0x40
 80083b2:	4013      	ands	r3, r2
 80083b4:	2b40      	cmp	r3, #64	; 0x40
 80083b6:	d000      	beq.n	80083ba <HAL_UART_IRQHandler+0x2e2>
 80083b8:	e09b      	b.n	80084f2 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	685a      	ldr	r2, [r3, #4]
 80083c2:	217e      	movs	r1, #126	; 0x7e
 80083c4:	187b      	adds	r3, r7, r1
 80083c6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80083c8:	187b      	adds	r3, r7, r1
 80083ca:	881b      	ldrh	r3, [r3, #0]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d100      	bne.n	80083d2 <HAL_UART_IRQHandler+0x2fa>
 80083d0:	e14e      	b.n	8008670 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2258      	movs	r2, #88	; 0x58
 80083d6:	5a9b      	ldrh	r3, [r3, r2]
 80083d8:	187a      	adds	r2, r7, r1
 80083da:	8812      	ldrh	r2, [r2, #0]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d300      	bcc.n	80083e2 <HAL_UART_IRQHandler+0x30a>
 80083e0:	e146      	b.n	8008670 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	187a      	adds	r2, r7, r1
 80083e6:	215a      	movs	r1, #90	; 0x5a
 80083e8:	8812      	ldrh	r2, [r2, #0]
 80083ea:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	2b20      	cmp	r3, #32
 80083f4:	d06e      	beq.n	80084d4 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083f6:	f3ef 8310 	mrs	r3, PRIMASK
 80083fa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80083fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083fe:	67bb      	str	r3, [r7, #120]	; 0x78
 8008400:	2301      	movs	r3, #1
 8008402:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008406:	f383 8810 	msr	PRIMASK, r3
}
 800840a:	46c0      	nop			; (mov r8, r8)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	499a      	ldr	r1, [pc, #616]	; (8008680 <HAL_UART_IRQHandler+0x5a8>)
 8008418:	400a      	ands	r2, r1
 800841a:	601a      	str	r2, [r3, #0]
 800841c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800841e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008422:	f383 8810 	msr	PRIMASK, r3
}
 8008426:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008428:	f3ef 8310 	mrs	r3, PRIMASK
 800842c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800842e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008430:	677b      	str	r3, [r7, #116]	; 0x74
 8008432:	2301      	movs	r3, #1
 8008434:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008438:	f383 8810 	msr	PRIMASK, r3
}
 800843c:	46c0      	nop			; (mov r8, r8)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689a      	ldr	r2, [r3, #8]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2101      	movs	r1, #1
 800844a:	438a      	bics	r2, r1
 800844c:	609a      	str	r2, [r3, #8]
 800844e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008450:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008452:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008454:	f383 8810 	msr	PRIMASK, r3
}
 8008458:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800845a:	f3ef 8310 	mrs	r3, PRIMASK
 800845e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8008460:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008462:	673b      	str	r3, [r7, #112]	; 0x70
 8008464:	2301      	movs	r3, #1
 8008466:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800846a:	f383 8810 	msr	PRIMASK, r3
}
 800846e:	46c0      	nop			; (mov r8, r8)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	689a      	ldr	r2, [r3, #8]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	2140      	movs	r1, #64	; 0x40
 800847c:	438a      	bics	r2, r1
 800847e:	609a      	str	r2, [r3, #8]
 8008480:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008482:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008486:	f383 8810 	msr	PRIMASK, r3
}
 800848a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2220      	movs	r2, #32
 8008490:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008498:	f3ef 8310 	mrs	r3, PRIMASK
 800849c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800849e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80084a2:	2301      	movs	r3, #1
 80084a4:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80084a8:	f383 8810 	msr	PRIMASK, r3
}
 80084ac:	46c0      	nop			; (mov r8, r8)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2110      	movs	r1, #16
 80084ba:	438a      	bics	r2, r1
 80084bc:	601a      	str	r2, [r3, #0]
 80084be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084c4:	f383 8810 	msr	PRIMASK, r3
}
 80084c8:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084ce:	0018      	movs	r0, r3
 80084d0:	f7fb fc68 	bl	8003da4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2258      	movs	r2, #88	; 0x58
 80084d8:	5a9a      	ldrh	r2, [r3, r2]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	215a      	movs	r1, #90	; 0x5a
 80084de:	5a5b      	ldrh	r3, [r3, r1]
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	b29a      	uxth	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	0011      	movs	r1, r2
 80084ea:	0018      	movs	r0, r3
 80084ec:	f000 f8dc 	bl	80086a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80084f0:	e0be      	b.n	8008670 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2258      	movs	r2, #88	; 0x58
 80084f6:	5a99      	ldrh	r1, [r3, r2]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	225a      	movs	r2, #90	; 0x5a
 80084fc:	5a9b      	ldrh	r3, [r3, r2]
 80084fe:	b29a      	uxth	r2, r3
 8008500:	208e      	movs	r0, #142	; 0x8e
 8008502:	183b      	adds	r3, r7, r0
 8008504:	1a8a      	subs	r2, r1, r2
 8008506:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	225a      	movs	r2, #90	; 0x5a
 800850c:	5a9b      	ldrh	r3, [r3, r2]
 800850e:	b29b      	uxth	r3, r3
 8008510:	2b00      	cmp	r3, #0
 8008512:	d100      	bne.n	8008516 <HAL_UART_IRQHandler+0x43e>
 8008514:	e0ae      	b.n	8008674 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8008516:	183b      	adds	r3, r7, r0
 8008518:	881b      	ldrh	r3, [r3, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d100      	bne.n	8008520 <HAL_UART_IRQHandler+0x448>
 800851e:	e0a9      	b.n	8008674 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008520:	f3ef 8310 	mrs	r3, PRIMASK
 8008524:	60fb      	str	r3, [r7, #12]
  return(result);
 8008526:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008528:	2488      	movs	r4, #136	; 0x88
 800852a:	193a      	adds	r2, r7, r4
 800852c:	6013      	str	r3, [r2, #0]
 800852e:	2301      	movs	r3, #1
 8008530:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	f383 8810 	msr	PRIMASK, r3
}
 8008538:	46c0      	nop			; (mov r8, r8)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	494f      	ldr	r1, [pc, #316]	; (8008684 <HAL_UART_IRQHandler+0x5ac>)
 8008546:	400a      	ands	r2, r1
 8008548:	601a      	str	r2, [r3, #0]
 800854a:	193b      	adds	r3, r7, r4
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	f383 8810 	msr	PRIMASK, r3
}
 8008556:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008558:	f3ef 8310 	mrs	r3, PRIMASK
 800855c:	61bb      	str	r3, [r7, #24]
  return(result);
 800855e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008560:	2484      	movs	r4, #132	; 0x84
 8008562:	193a      	adds	r2, r7, r4
 8008564:	6013      	str	r3, [r2, #0]
 8008566:	2301      	movs	r3, #1
 8008568:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800856a:	69fb      	ldr	r3, [r7, #28]
 800856c:	f383 8810 	msr	PRIMASK, r3
}
 8008570:	46c0      	nop			; (mov r8, r8)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2101      	movs	r1, #1
 800857e:	438a      	bics	r2, r1
 8008580:	609a      	str	r2, [r3, #8]
 8008582:	193b      	adds	r3, r7, r4
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008588:	6a3b      	ldr	r3, [r7, #32]
 800858a:	f383 8810 	msr	PRIMASK, r3
}
 800858e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2220      	movs	r2, #32
 8008594:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085a2:	f3ef 8310 	mrs	r3, PRIMASK
 80085a6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80085a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085aa:	2480      	movs	r4, #128	; 0x80
 80085ac:	193a      	adds	r2, r7, r4
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	2301      	movs	r3, #1
 80085b2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b6:	f383 8810 	msr	PRIMASK, r3
}
 80085ba:	46c0      	nop			; (mov r8, r8)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2110      	movs	r1, #16
 80085c8:	438a      	bics	r2, r1
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	193b      	adds	r3, r7, r4
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d4:	f383 8810 	msr	PRIMASK, r3
}
 80085d8:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80085da:	183b      	adds	r3, r7, r0
 80085dc:	881a      	ldrh	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	0011      	movs	r1, r2
 80085e2:	0018      	movs	r0, r3
 80085e4:	f000 f860 	bl	80086a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085e8:	e044      	b.n	8008674 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80085ea:	23a4      	movs	r3, #164	; 0xa4
 80085ec:	18fb      	adds	r3, r7, r3
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	2380      	movs	r3, #128	; 0x80
 80085f2:	035b      	lsls	r3, r3, #13
 80085f4:	4013      	ands	r3, r2
 80085f6:	d010      	beq.n	800861a <HAL_UART_IRQHandler+0x542>
 80085f8:	239c      	movs	r3, #156	; 0x9c
 80085fa:	18fb      	adds	r3, r7, r3
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	2380      	movs	r3, #128	; 0x80
 8008600:	03db      	lsls	r3, r3, #15
 8008602:	4013      	ands	r3, r2
 8008604:	d009      	beq.n	800861a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2280      	movs	r2, #128	; 0x80
 800860c:	0352      	lsls	r2, r2, #13
 800860e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	0018      	movs	r0, r3
 8008614:	f000 fc40 	bl	8008e98 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008618:	e02f      	b.n	800867a <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800861a:	23a4      	movs	r3, #164	; 0xa4
 800861c:	18fb      	adds	r3, r7, r3
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2280      	movs	r2, #128	; 0x80
 8008622:	4013      	ands	r3, r2
 8008624:	d00f      	beq.n	8008646 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008626:	23a0      	movs	r3, #160	; 0xa0
 8008628:	18fb      	adds	r3, r7, r3
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2280      	movs	r2, #128	; 0x80
 800862e:	4013      	ands	r3, r2
 8008630:	d009      	beq.n	8008646 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008636:	2b00      	cmp	r3, #0
 8008638:	d01e      	beq.n	8008678 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	0010      	movs	r0, r2
 8008642:	4798      	blx	r3
    }
    return;
 8008644:	e018      	b.n	8008678 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008646:	23a4      	movs	r3, #164	; 0xa4
 8008648:	18fb      	adds	r3, r7, r3
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2240      	movs	r2, #64	; 0x40
 800864e:	4013      	ands	r3, r2
 8008650:	d013      	beq.n	800867a <HAL_UART_IRQHandler+0x5a2>
 8008652:	23a0      	movs	r3, #160	; 0xa0
 8008654:	18fb      	adds	r3, r7, r3
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2240      	movs	r2, #64	; 0x40
 800865a:	4013      	ands	r3, r2
 800865c:	d00d      	beq.n	800867a <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	0018      	movs	r0, r3
 8008662:	f000 fbee 	bl	8008e42 <UART_EndTransmit_IT>
    return;
 8008666:	e008      	b.n	800867a <HAL_UART_IRQHandler+0x5a2>
      return;
 8008668:	46c0      	nop			; (mov r8, r8)
 800866a:	e006      	b.n	800867a <HAL_UART_IRQHandler+0x5a2>
    return;
 800866c:	46c0      	nop			; (mov r8, r8)
 800866e:	e004      	b.n	800867a <HAL_UART_IRQHandler+0x5a2>
      return;
 8008670:	46c0      	nop			; (mov r8, r8)
 8008672:	e002      	b.n	800867a <HAL_UART_IRQHandler+0x5a2>
      return;
 8008674:	46c0      	nop			; (mov r8, r8)
 8008676:	e000      	b.n	800867a <HAL_UART_IRQHandler+0x5a2>
    return;
 8008678:	46c0      	nop			; (mov r8, r8)
  }

}
 800867a:	46bd      	mov	sp, r7
 800867c:	b02b      	add	sp, #172	; 0xac
 800867e:	bd90      	pop	{r4, r7, pc}
 8008680:	fffffeff 	.word	0xfffffeff
 8008684:	fffffedf 	.word	0xfffffedf

08008688 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008690:	46c0      	nop			; (mov r8, r8)
 8008692:	46bd      	mov	sp, r7
 8008694:	b002      	add	sp, #8
 8008696:	bd80      	pop	{r7, pc}

08008698 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80086a0:	46c0      	nop			; (mov r8, r8)
 80086a2:	46bd      	mov	sp, r7
 80086a4:	b002      	add	sp, #8
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	000a      	movs	r2, r1
 80086b2:	1cbb      	adds	r3, r7, #2
 80086b4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086b6:	46c0      	nop			; (mov r8, r8)
 80086b8:	46bd      	mov	sp, r7
 80086ba:	b002      	add	sp, #8
 80086bc:	bd80      	pop	{r7, pc}
	...

080086c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b088      	sub	sp, #32
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086c8:	231e      	movs	r3, #30
 80086ca:	18fb      	adds	r3, r7, r3
 80086cc:	2200      	movs	r2, #0
 80086ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	689a      	ldr	r2, [r3, #8]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	431a      	orrs	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	431a      	orrs	r2, r3
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4aaf      	ldr	r2, [pc, #700]	; (80089ac <UART_SetConfig+0x2ec>)
 80086f0:	4013      	ands	r3, r2
 80086f2:	0019      	movs	r1, r3
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	430a      	orrs	r2, r1
 80086fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	4aaa      	ldr	r2, [pc, #680]	; (80089b0 <UART_SetConfig+0x2f0>)
 8008706:	4013      	ands	r3, r2
 8008708:	0019      	movs	r1, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	68da      	ldr	r2, [r3, #12]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	430a      	orrs	r2, r1
 8008714:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	699b      	ldr	r3, [r3, #24]
 800871a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	4313      	orrs	r3, r2
 8008724:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	4aa1      	ldr	r2, [pc, #644]	; (80089b4 <UART_SetConfig+0x2f4>)
 800872e:	4013      	ands	r3, r2
 8008730:	0019      	movs	r1, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	697a      	ldr	r2, [r7, #20]
 8008738:	430a      	orrs	r2, r1
 800873a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a9d      	ldr	r2, [pc, #628]	; (80089b8 <UART_SetConfig+0x2f8>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d127      	bne.n	8008796 <UART_SetConfig+0xd6>
 8008746:	4b9d      	ldr	r3, [pc, #628]	; (80089bc <UART_SetConfig+0x2fc>)
 8008748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800874a:	2203      	movs	r2, #3
 800874c:	4013      	ands	r3, r2
 800874e:	2b03      	cmp	r3, #3
 8008750:	d00d      	beq.n	800876e <UART_SetConfig+0xae>
 8008752:	d81b      	bhi.n	800878c <UART_SetConfig+0xcc>
 8008754:	2b02      	cmp	r3, #2
 8008756:	d014      	beq.n	8008782 <UART_SetConfig+0xc2>
 8008758:	d818      	bhi.n	800878c <UART_SetConfig+0xcc>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d002      	beq.n	8008764 <UART_SetConfig+0xa4>
 800875e:	2b01      	cmp	r3, #1
 8008760:	d00a      	beq.n	8008778 <UART_SetConfig+0xb8>
 8008762:	e013      	b.n	800878c <UART_SetConfig+0xcc>
 8008764:	231f      	movs	r3, #31
 8008766:	18fb      	adds	r3, r7, r3
 8008768:	2200      	movs	r2, #0
 800876a:	701a      	strb	r2, [r3, #0]
 800876c:	e065      	b.n	800883a <UART_SetConfig+0x17a>
 800876e:	231f      	movs	r3, #31
 8008770:	18fb      	adds	r3, r7, r3
 8008772:	2202      	movs	r2, #2
 8008774:	701a      	strb	r2, [r3, #0]
 8008776:	e060      	b.n	800883a <UART_SetConfig+0x17a>
 8008778:	231f      	movs	r3, #31
 800877a:	18fb      	adds	r3, r7, r3
 800877c:	2204      	movs	r2, #4
 800877e:	701a      	strb	r2, [r3, #0]
 8008780:	e05b      	b.n	800883a <UART_SetConfig+0x17a>
 8008782:	231f      	movs	r3, #31
 8008784:	18fb      	adds	r3, r7, r3
 8008786:	2208      	movs	r2, #8
 8008788:	701a      	strb	r2, [r3, #0]
 800878a:	e056      	b.n	800883a <UART_SetConfig+0x17a>
 800878c:	231f      	movs	r3, #31
 800878e:	18fb      	adds	r3, r7, r3
 8008790:	2210      	movs	r2, #16
 8008792:	701a      	strb	r2, [r3, #0]
 8008794:	e051      	b.n	800883a <UART_SetConfig+0x17a>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a89      	ldr	r2, [pc, #548]	; (80089c0 <UART_SetConfig+0x300>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d134      	bne.n	800880a <UART_SetConfig+0x14a>
 80087a0:	4b86      	ldr	r3, [pc, #536]	; (80089bc <UART_SetConfig+0x2fc>)
 80087a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087a4:	23c0      	movs	r3, #192	; 0xc0
 80087a6:	029b      	lsls	r3, r3, #10
 80087a8:	4013      	ands	r3, r2
 80087aa:	22c0      	movs	r2, #192	; 0xc0
 80087ac:	0292      	lsls	r2, r2, #10
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d017      	beq.n	80087e2 <UART_SetConfig+0x122>
 80087b2:	22c0      	movs	r2, #192	; 0xc0
 80087b4:	0292      	lsls	r2, r2, #10
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d822      	bhi.n	8008800 <UART_SetConfig+0x140>
 80087ba:	2280      	movs	r2, #128	; 0x80
 80087bc:	0292      	lsls	r2, r2, #10
 80087be:	4293      	cmp	r3, r2
 80087c0:	d019      	beq.n	80087f6 <UART_SetConfig+0x136>
 80087c2:	2280      	movs	r2, #128	; 0x80
 80087c4:	0292      	lsls	r2, r2, #10
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d81a      	bhi.n	8008800 <UART_SetConfig+0x140>
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d004      	beq.n	80087d8 <UART_SetConfig+0x118>
 80087ce:	2280      	movs	r2, #128	; 0x80
 80087d0:	0252      	lsls	r2, r2, #9
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d00a      	beq.n	80087ec <UART_SetConfig+0x12c>
 80087d6:	e013      	b.n	8008800 <UART_SetConfig+0x140>
 80087d8:	231f      	movs	r3, #31
 80087da:	18fb      	adds	r3, r7, r3
 80087dc:	2200      	movs	r2, #0
 80087de:	701a      	strb	r2, [r3, #0]
 80087e0:	e02b      	b.n	800883a <UART_SetConfig+0x17a>
 80087e2:	231f      	movs	r3, #31
 80087e4:	18fb      	adds	r3, r7, r3
 80087e6:	2202      	movs	r2, #2
 80087e8:	701a      	strb	r2, [r3, #0]
 80087ea:	e026      	b.n	800883a <UART_SetConfig+0x17a>
 80087ec:	231f      	movs	r3, #31
 80087ee:	18fb      	adds	r3, r7, r3
 80087f0:	2204      	movs	r2, #4
 80087f2:	701a      	strb	r2, [r3, #0]
 80087f4:	e021      	b.n	800883a <UART_SetConfig+0x17a>
 80087f6:	231f      	movs	r3, #31
 80087f8:	18fb      	adds	r3, r7, r3
 80087fa:	2208      	movs	r2, #8
 80087fc:	701a      	strb	r2, [r3, #0]
 80087fe:	e01c      	b.n	800883a <UART_SetConfig+0x17a>
 8008800:	231f      	movs	r3, #31
 8008802:	18fb      	adds	r3, r7, r3
 8008804:	2210      	movs	r2, #16
 8008806:	701a      	strb	r2, [r3, #0]
 8008808:	e017      	b.n	800883a <UART_SetConfig+0x17a>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a6d      	ldr	r2, [pc, #436]	; (80089c4 <UART_SetConfig+0x304>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d104      	bne.n	800881e <UART_SetConfig+0x15e>
 8008814:	231f      	movs	r3, #31
 8008816:	18fb      	adds	r3, r7, r3
 8008818:	2200      	movs	r2, #0
 800881a:	701a      	strb	r2, [r3, #0]
 800881c:	e00d      	b.n	800883a <UART_SetConfig+0x17a>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a69      	ldr	r2, [pc, #420]	; (80089c8 <UART_SetConfig+0x308>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d104      	bne.n	8008832 <UART_SetConfig+0x172>
 8008828:	231f      	movs	r3, #31
 800882a:	18fb      	adds	r3, r7, r3
 800882c:	2200      	movs	r2, #0
 800882e:	701a      	strb	r2, [r3, #0]
 8008830:	e003      	b.n	800883a <UART_SetConfig+0x17a>
 8008832:	231f      	movs	r3, #31
 8008834:	18fb      	adds	r3, r7, r3
 8008836:	2210      	movs	r2, #16
 8008838:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69da      	ldr	r2, [r3, #28]
 800883e:	2380      	movs	r3, #128	; 0x80
 8008840:	021b      	lsls	r3, r3, #8
 8008842:	429a      	cmp	r2, r3
 8008844:	d15d      	bne.n	8008902 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8008846:	231f      	movs	r3, #31
 8008848:	18fb      	adds	r3, r7, r3
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	2b08      	cmp	r3, #8
 800884e:	d015      	beq.n	800887c <UART_SetConfig+0x1bc>
 8008850:	dc18      	bgt.n	8008884 <UART_SetConfig+0x1c4>
 8008852:	2b04      	cmp	r3, #4
 8008854:	d00d      	beq.n	8008872 <UART_SetConfig+0x1b2>
 8008856:	dc15      	bgt.n	8008884 <UART_SetConfig+0x1c4>
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <UART_SetConfig+0x1a2>
 800885c:	2b02      	cmp	r3, #2
 800885e:	d005      	beq.n	800886c <UART_SetConfig+0x1ac>
 8008860:	e010      	b.n	8008884 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008862:	f7fe f865 	bl	8006930 <HAL_RCC_GetPCLK1Freq>
 8008866:	0003      	movs	r3, r0
 8008868:	61bb      	str	r3, [r7, #24]
        break;
 800886a:	e012      	b.n	8008892 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800886c:	4b57      	ldr	r3, [pc, #348]	; (80089cc <UART_SetConfig+0x30c>)
 800886e:	61bb      	str	r3, [r7, #24]
        break;
 8008870:	e00f      	b.n	8008892 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008872:	f7fd ffd1 	bl	8006818 <HAL_RCC_GetSysClockFreq>
 8008876:	0003      	movs	r3, r0
 8008878:	61bb      	str	r3, [r7, #24]
        break;
 800887a:	e00a      	b.n	8008892 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800887c:	2380      	movs	r3, #128	; 0x80
 800887e:	021b      	lsls	r3, r3, #8
 8008880:	61bb      	str	r3, [r7, #24]
        break;
 8008882:	e006      	b.n	8008892 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8008884:	2300      	movs	r3, #0
 8008886:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008888:	231e      	movs	r3, #30
 800888a:	18fb      	adds	r3, r7, r3
 800888c:	2201      	movs	r2, #1
 800888e:	701a      	strb	r2, [r3, #0]
        break;
 8008890:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d100      	bne.n	800889a <UART_SetConfig+0x1da>
 8008898:	e07b      	b.n	8008992 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	005a      	lsls	r2, r3, #1
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	085b      	lsrs	r3, r3, #1
 80088a4:	18d2      	adds	r2, r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	0019      	movs	r1, r3
 80088ac:	0010      	movs	r0, r2
 80088ae:	f7f7 fc3d 	bl	800012c <__udivsi3>
 80088b2:	0003      	movs	r3, r0
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	2b0f      	cmp	r3, #15
 80088bc:	d91c      	bls.n	80088f8 <UART_SetConfig+0x238>
 80088be:	693a      	ldr	r2, [r7, #16]
 80088c0:	2380      	movs	r3, #128	; 0x80
 80088c2:	025b      	lsls	r3, r3, #9
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d217      	bcs.n	80088f8 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	200e      	movs	r0, #14
 80088ce:	183b      	adds	r3, r7, r0
 80088d0:	210f      	movs	r1, #15
 80088d2:	438a      	bics	r2, r1
 80088d4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	085b      	lsrs	r3, r3, #1
 80088da:	b29b      	uxth	r3, r3
 80088dc:	2207      	movs	r2, #7
 80088de:	4013      	ands	r3, r2
 80088e0:	b299      	uxth	r1, r3
 80088e2:	183b      	adds	r3, r7, r0
 80088e4:	183a      	adds	r2, r7, r0
 80088e6:	8812      	ldrh	r2, [r2, #0]
 80088e8:	430a      	orrs	r2, r1
 80088ea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	183a      	adds	r2, r7, r0
 80088f2:	8812      	ldrh	r2, [r2, #0]
 80088f4:	60da      	str	r2, [r3, #12]
 80088f6:	e04c      	b.n	8008992 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 80088f8:	231e      	movs	r3, #30
 80088fa:	18fb      	adds	r3, r7, r3
 80088fc:	2201      	movs	r2, #1
 80088fe:	701a      	strb	r2, [r3, #0]
 8008900:	e047      	b.n	8008992 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008902:	231f      	movs	r3, #31
 8008904:	18fb      	adds	r3, r7, r3
 8008906:	781b      	ldrb	r3, [r3, #0]
 8008908:	2b08      	cmp	r3, #8
 800890a:	d015      	beq.n	8008938 <UART_SetConfig+0x278>
 800890c:	dc18      	bgt.n	8008940 <UART_SetConfig+0x280>
 800890e:	2b04      	cmp	r3, #4
 8008910:	d00d      	beq.n	800892e <UART_SetConfig+0x26e>
 8008912:	dc15      	bgt.n	8008940 <UART_SetConfig+0x280>
 8008914:	2b00      	cmp	r3, #0
 8008916:	d002      	beq.n	800891e <UART_SetConfig+0x25e>
 8008918:	2b02      	cmp	r3, #2
 800891a:	d005      	beq.n	8008928 <UART_SetConfig+0x268>
 800891c:	e010      	b.n	8008940 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800891e:	f7fe f807 	bl	8006930 <HAL_RCC_GetPCLK1Freq>
 8008922:	0003      	movs	r3, r0
 8008924:	61bb      	str	r3, [r7, #24]
        break;
 8008926:	e012      	b.n	800894e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008928:	4b28      	ldr	r3, [pc, #160]	; (80089cc <UART_SetConfig+0x30c>)
 800892a:	61bb      	str	r3, [r7, #24]
        break;
 800892c:	e00f      	b.n	800894e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800892e:	f7fd ff73 	bl	8006818 <HAL_RCC_GetSysClockFreq>
 8008932:	0003      	movs	r3, r0
 8008934:	61bb      	str	r3, [r7, #24]
        break;
 8008936:	e00a      	b.n	800894e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008938:	2380      	movs	r3, #128	; 0x80
 800893a:	021b      	lsls	r3, r3, #8
 800893c:	61bb      	str	r3, [r7, #24]
        break;
 800893e:	e006      	b.n	800894e <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8008940:	2300      	movs	r3, #0
 8008942:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008944:	231e      	movs	r3, #30
 8008946:	18fb      	adds	r3, r7, r3
 8008948:	2201      	movs	r2, #1
 800894a:	701a      	strb	r2, [r3, #0]
        break;
 800894c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d01e      	beq.n	8008992 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	085a      	lsrs	r2, r3, #1
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	18d2      	adds	r2, r2, r3
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	0019      	movs	r1, r3
 8008964:	0010      	movs	r0, r2
 8008966:	f7f7 fbe1 	bl	800012c <__udivsi3>
 800896a:	0003      	movs	r3, r0
 800896c:	b29b      	uxth	r3, r3
 800896e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	2b0f      	cmp	r3, #15
 8008974:	d909      	bls.n	800898a <UART_SetConfig+0x2ca>
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	2380      	movs	r3, #128	; 0x80
 800897a:	025b      	lsls	r3, r3, #9
 800897c:	429a      	cmp	r2, r3
 800897e:	d204      	bcs.n	800898a <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	693a      	ldr	r2, [r7, #16]
 8008986:	60da      	str	r2, [r3, #12]
 8008988:	e003      	b.n	8008992 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800898a:	231e      	movs	r3, #30
 800898c:	18fb      	adds	r3, r7, r3
 800898e:	2201      	movs	r2, #1
 8008990:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800899e:	231e      	movs	r3, #30
 80089a0:	18fb      	adds	r3, r7, r3
 80089a2:	781b      	ldrb	r3, [r3, #0]
}
 80089a4:	0018      	movs	r0, r3
 80089a6:	46bd      	mov	sp, r7
 80089a8:	b008      	add	sp, #32
 80089aa:	bd80      	pop	{r7, pc}
 80089ac:	efff69f3 	.word	0xefff69f3
 80089b0:	ffffcfff 	.word	0xffffcfff
 80089b4:	fffff4ff 	.word	0xfffff4ff
 80089b8:	40013800 	.word	0x40013800
 80089bc:	40021000 	.word	0x40021000
 80089c0:	40004400 	.word	0x40004400
 80089c4:	40004800 	.word	0x40004800
 80089c8:	40004c00 	.word	0x40004c00
 80089cc:	007a1200 	.word	0x007a1200

080089d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089dc:	2201      	movs	r2, #1
 80089de:	4013      	ands	r3, r2
 80089e0:	d00b      	beq.n	80089fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	4a4a      	ldr	r2, [pc, #296]	; (8008b14 <UART_AdvFeatureConfig+0x144>)
 80089ea:	4013      	ands	r3, r2
 80089ec:	0019      	movs	r1, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fe:	2202      	movs	r2, #2
 8008a00:	4013      	ands	r3, r2
 8008a02:	d00b      	beq.n	8008a1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	4a43      	ldr	r2, [pc, #268]	; (8008b18 <UART_AdvFeatureConfig+0x148>)
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	0019      	movs	r1, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	430a      	orrs	r2, r1
 8008a1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a20:	2204      	movs	r2, #4
 8008a22:	4013      	ands	r3, r2
 8008a24:	d00b      	beq.n	8008a3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	4a3b      	ldr	r2, [pc, #236]	; (8008b1c <UART_AdvFeatureConfig+0x14c>)
 8008a2e:	4013      	ands	r3, r2
 8008a30:	0019      	movs	r1, r3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	430a      	orrs	r2, r1
 8008a3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a42:	2208      	movs	r2, #8
 8008a44:	4013      	ands	r3, r2
 8008a46:	d00b      	beq.n	8008a60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	4a34      	ldr	r2, [pc, #208]	; (8008b20 <UART_AdvFeatureConfig+0x150>)
 8008a50:	4013      	ands	r3, r2
 8008a52:	0019      	movs	r1, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	430a      	orrs	r2, r1
 8008a5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a64:	2210      	movs	r2, #16
 8008a66:	4013      	ands	r3, r2
 8008a68:	d00b      	beq.n	8008a82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	4a2c      	ldr	r2, [pc, #176]	; (8008b24 <UART_AdvFeatureConfig+0x154>)
 8008a72:	4013      	ands	r3, r2
 8008a74:	0019      	movs	r1, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a86:	2220      	movs	r2, #32
 8008a88:	4013      	ands	r3, r2
 8008a8a:	d00b      	beq.n	8008aa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	4a25      	ldr	r2, [pc, #148]	; (8008b28 <UART_AdvFeatureConfig+0x158>)
 8008a94:	4013      	ands	r3, r2
 8008a96:	0019      	movs	r1, r3
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	430a      	orrs	r2, r1
 8008aa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aa8:	2240      	movs	r2, #64	; 0x40
 8008aaa:	4013      	ands	r3, r2
 8008aac:	d01d      	beq.n	8008aea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	4a1d      	ldr	r2, [pc, #116]	; (8008b2c <UART_AdvFeatureConfig+0x15c>)
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	0019      	movs	r1, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	430a      	orrs	r2, r1
 8008ac4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008aca:	2380      	movs	r3, #128	; 0x80
 8008acc:	035b      	lsls	r3, r3, #13
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d10b      	bne.n	8008aea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	4a15      	ldr	r2, [pc, #84]	; (8008b30 <UART_AdvFeatureConfig+0x160>)
 8008ada:	4013      	ands	r3, r2
 8008adc:	0019      	movs	r1, r3
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aee:	2280      	movs	r2, #128	; 0x80
 8008af0:	4013      	ands	r3, r2
 8008af2:	d00b      	beq.n	8008b0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	4a0e      	ldr	r2, [pc, #56]	; (8008b34 <UART_AdvFeatureConfig+0x164>)
 8008afc:	4013      	ands	r3, r2
 8008afe:	0019      	movs	r1, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	605a      	str	r2, [r3, #4]
  }
}
 8008b0c:	46c0      	nop			; (mov r8, r8)
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	b002      	add	sp, #8
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	fffdffff 	.word	0xfffdffff
 8008b18:	fffeffff 	.word	0xfffeffff
 8008b1c:	fffbffff 	.word	0xfffbffff
 8008b20:	ffff7fff 	.word	0xffff7fff
 8008b24:	ffffefff 	.word	0xffffefff
 8008b28:	ffffdfff 	.word	0xffffdfff
 8008b2c:	ffefffff 	.word	0xffefffff
 8008b30:	ff9fffff 	.word	0xff9fffff
 8008b34:	fff7ffff 	.word	0xfff7ffff

08008b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b086      	sub	sp, #24
 8008b3c:	af02      	add	r7, sp, #8
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2280      	movs	r2, #128	; 0x80
 8008b44:	2100      	movs	r1, #0
 8008b46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008b48:	f7fa fb00 	bl	800314c <HAL_GetTick>
 8008b4c:	0003      	movs	r3, r0
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	2208      	movs	r2, #8
 8008b58:	4013      	ands	r3, r2
 8008b5a:	2b08      	cmp	r3, #8
 8008b5c:	d10c      	bne.n	8008b78 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2280      	movs	r2, #128	; 0x80
 8008b62:	0391      	lsls	r1, r2, #14
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	4a17      	ldr	r2, [pc, #92]	; (8008bc4 <UART_CheckIdleState+0x8c>)
 8008b68:	9200      	str	r2, [sp, #0]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f000 f82c 	bl	8008bc8 <UART_WaitOnFlagUntilTimeout>
 8008b70:	1e03      	subs	r3, r0, #0
 8008b72:	d001      	beq.n	8008b78 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e021      	b.n	8008bbc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	2204      	movs	r2, #4
 8008b80:	4013      	ands	r3, r2
 8008b82:	2b04      	cmp	r3, #4
 8008b84:	d10c      	bne.n	8008ba0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2280      	movs	r2, #128	; 0x80
 8008b8a:	03d1      	lsls	r1, r2, #15
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	4a0d      	ldr	r2, [pc, #52]	; (8008bc4 <UART_CheckIdleState+0x8c>)
 8008b90:	9200      	str	r2, [sp, #0]
 8008b92:	2200      	movs	r2, #0
 8008b94:	f000 f818 	bl	8008bc8 <UART_WaitOnFlagUntilTimeout>
 8008b98:	1e03      	subs	r3, r0, #0
 8008b9a:	d001      	beq.n	8008ba0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	e00d      	b.n	8008bbc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2220      	movs	r2, #32
 8008ba4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2220      	movs	r2, #32
 8008baa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2274      	movs	r2, #116	; 0x74
 8008bb6:	2100      	movs	r1, #0
 8008bb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008bba:	2300      	movs	r3, #0
}
 8008bbc:	0018      	movs	r0, r3
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	b004      	add	sp, #16
 8008bc2:	bd80      	pop	{r7, pc}
 8008bc4:	01ffffff 	.word	0x01ffffff

08008bc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b094      	sub	sp, #80	; 0x50
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	60b9      	str	r1, [r7, #8]
 8008bd2:	603b      	str	r3, [r7, #0]
 8008bd4:	1dfb      	adds	r3, r7, #7
 8008bd6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bd8:	e0a3      	b.n	8008d22 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008bdc:	3301      	adds	r3, #1
 8008bde:	d100      	bne.n	8008be2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008be0:	e09f      	b.n	8008d22 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008be2:	f7fa fab3 	bl	800314c <HAL_GetTick>
 8008be6:	0002      	movs	r2, r0
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	1ad3      	subs	r3, r2, r3
 8008bec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008bee:	429a      	cmp	r2, r3
 8008bf0:	d302      	bcc.n	8008bf8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008bf2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d13d      	bne.n	8008c74 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bf8:	f3ef 8310 	mrs	r3, PRIMASK
 8008bfc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c00:	647b      	str	r3, [r7, #68]	; 0x44
 8008c02:	2301      	movs	r3, #1
 8008c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c08:	f383 8810 	msr	PRIMASK, r3
}
 8008c0c:	46c0      	nop			; (mov r8, r8)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	494c      	ldr	r1, [pc, #304]	; (8008d4c <UART_WaitOnFlagUntilTimeout+0x184>)
 8008c1a:	400a      	ands	r2, r1
 8008c1c:	601a      	str	r2, [r3, #0]
 8008c1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c20:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c24:	f383 8810 	msr	PRIMASK, r3
}
 8008c28:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8008c2e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c32:	643b      	str	r3, [r7, #64]	; 0x40
 8008c34:	2301      	movs	r3, #1
 8008c36:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3a:	f383 8810 	msr	PRIMASK, r3
}
 8008c3e:	46c0      	nop			; (mov r8, r8)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	689a      	ldr	r2, [r3, #8]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2101      	movs	r1, #1
 8008c4c:	438a      	bics	r2, r1
 8008c4e:	609a      	str	r2, [r3, #8]
 8008c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c52:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c56:	f383 8810 	msr	PRIMASK, r3
}
 8008c5a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2220      	movs	r2, #32
 8008c60:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2220      	movs	r2, #32
 8008c66:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2274      	movs	r2, #116	; 0x74
 8008c6c:	2100      	movs	r1, #0
 8008c6e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e067      	b.n	8008d44 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2204      	movs	r2, #4
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	d050      	beq.n	8008d22 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	69da      	ldr	r2, [r3, #28]
 8008c86:	2380      	movs	r3, #128	; 0x80
 8008c88:	011b      	lsls	r3, r3, #4
 8008c8a:	401a      	ands	r2, r3
 8008c8c:	2380      	movs	r3, #128	; 0x80
 8008c8e:	011b      	lsls	r3, r3, #4
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d146      	bne.n	8008d22 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2280      	movs	r2, #128	; 0x80
 8008c9a:	0112      	lsls	r2, r2, #4
 8008c9c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c9e:	f3ef 8310 	mrs	r3, PRIMASK
 8008ca2:	613b      	str	r3, [r7, #16]
  return(result);
 8008ca4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ca8:	2301      	movs	r3, #1
 8008caa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	f383 8810 	msr	PRIMASK, r3
}
 8008cb2:	46c0      	nop			; (mov r8, r8)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4923      	ldr	r1, [pc, #140]	; (8008d4c <UART_WaitOnFlagUntilTimeout+0x184>)
 8008cc0:	400a      	ands	r2, r1
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cc6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	f383 8810 	msr	PRIMASK, r3
}
 8008cce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8008cd4:	61fb      	str	r3, [r7, #28]
  return(result);
 8008cd6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd8:	64bb      	str	r3, [r7, #72]	; 0x48
 8008cda:	2301      	movs	r3, #1
 8008cdc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cde:	6a3b      	ldr	r3, [r7, #32]
 8008ce0:	f383 8810 	msr	PRIMASK, r3
}
 8008ce4:	46c0      	nop			; (mov r8, r8)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	689a      	ldr	r2, [r3, #8]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	438a      	bics	r2, r1
 8008cf4:	609a      	str	r2, [r3, #8]
 8008cf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cf8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cfc:	f383 8810 	msr	PRIMASK, r3
}
 8008d00:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2220      	movs	r2, #32
 8008d06:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2220      	movs	r2, #32
 8008d0c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2280      	movs	r2, #128	; 0x80
 8008d12:	2120      	movs	r1, #32
 8008d14:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2274      	movs	r2, #116	; 0x74
 8008d1a:	2100      	movs	r1, #0
 8008d1c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	e010      	b.n	8008d44 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	69db      	ldr	r3, [r3, #28]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	425a      	negs	r2, r3
 8008d32:	4153      	adcs	r3, r2
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	001a      	movs	r2, r3
 8008d38:	1dfb      	adds	r3, r7, #7
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d100      	bne.n	8008d42 <UART_WaitOnFlagUntilTimeout+0x17a>
 8008d40:	e74b      	b.n	8008bda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d42:	2300      	movs	r3, #0
}
 8008d44:	0018      	movs	r0, r3
 8008d46:	46bd      	mov	sp, r7
 8008d48:	b014      	add	sp, #80	; 0x50
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	fffffe5f 	.word	0xfffffe5f

08008d50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b08e      	sub	sp, #56	; 0x38
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d58:	f3ef 8310 	mrs	r3, PRIMASK
 8008d5c:	617b      	str	r3, [r7, #20]
  return(result);
 8008d5e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d60:	637b      	str	r3, [r7, #52]	; 0x34
 8008d62:	2301      	movs	r3, #1
 8008d64:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d66:	69bb      	ldr	r3, [r7, #24]
 8008d68:	f383 8810 	msr	PRIMASK, r3
}
 8008d6c:	46c0      	nop			; (mov r8, r8)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4925      	ldr	r1, [pc, #148]	; (8008e10 <UART_EndRxTransfer+0xc0>)
 8008d7a:	400a      	ands	r2, r1
 8008d7c:	601a      	str	r2, [r3, #0]
 8008d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	f383 8810 	msr	PRIMASK, r3
}
 8008d88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8008d8e:	623b      	str	r3, [r7, #32]
  return(result);
 8008d90:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d92:	633b      	str	r3, [r7, #48]	; 0x30
 8008d94:	2301      	movs	r3, #1
 8008d96:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9a:	f383 8810 	msr	PRIMASK, r3
}
 8008d9e:	46c0      	nop			; (mov r8, r8)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	689a      	ldr	r2, [r3, #8]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2101      	movs	r1, #1
 8008dac:	438a      	bics	r2, r1
 8008dae:	609a      	str	r2, [r3, #8]
 8008db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008db2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db6:	f383 8810 	msr	PRIMASK, r3
}
 8008dba:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d118      	bne.n	8008df6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dc4:	f3ef 8310 	mrs	r3, PRIMASK
 8008dc8:	60bb      	str	r3, [r7, #8]
  return(result);
 8008dca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dce:	2301      	movs	r3, #1
 8008dd0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f383 8810 	msr	PRIMASK, r3
}
 8008dd8:	46c0      	nop			; (mov r8, r8)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2110      	movs	r1, #16
 8008de6:	438a      	bics	r2, r1
 8008de8:	601a      	str	r2, [r3, #0]
 8008dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	f383 8810 	msr	PRIMASK, r3
}
 8008df4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2220      	movs	r2, #32
 8008dfa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008e08:	46c0      	nop			; (mov r8, r8)
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	b00e      	add	sp, #56	; 0x38
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	fffffedf 	.word	0xfffffedf

08008e14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	225a      	movs	r2, #90	; 0x5a
 8008e26:	2100      	movs	r1, #0
 8008e28:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2252      	movs	r2, #82	; 0x52
 8008e2e:	2100      	movs	r1, #0
 8008e30:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	0018      	movs	r0, r3
 8008e36:	f7ff fc2f 	bl	8008698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e3a:	46c0      	nop			; (mov r8, r8)
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	b004      	add	sp, #16
 8008e40:	bd80      	pop	{r7, pc}

08008e42 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b086      	sub	sp, #24
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e4a:	f3ef 8310 	mrs	r3, PRIMASK
 8008e4e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008e50:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e52:	617b      	str	r3, [r7, #20]
 8008e54:	2301      	movs	r3, #1
 8008e56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f383 8810 	msr	PRIMASK, r3
}
 8008e5e:	46c0      	nop			; (mov r8, r8)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2140      	movs	r1, #64	; 0x40
 8008e6c:	438a      	bics	r2, r1
 8008e6e:	601a      	str	r2, [r3, #0]
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f383 8810 	msr	PRIMASK, r3
}
 8008e7a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2220      	movs	r2, #32
 8008e80:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	0018      	movs	r0, r3
 8008e8c:	f7ff fbfc 	bl	8008688 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e90:	46c0      	nop			; (mov r8, r8)
 8008e92:	46bd      	mov	sp, r7
 8008e94:	b006      	add	sp, #24
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ea0:	46c0      	nop			; (mov r8, r8)
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	b002      	add	sp, #8
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2244      	movs	r2, #68	; 0x44
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008eb8:	4b05      	ldr	r3, [pc, #20]	; (8008ed0 <USB_EnableGlobalInt+0x28>)
 8008eba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	b299      	uxth	r1, r3
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2240      	movs	r2, #64	; 0x40
 8008ec4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	0018      	movs	r0, r3
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	b004      	add	sp, #16
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	0000bf80 	.word	0x0000bf80

08008ed4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008edc:	4b09      	ldr	r3, [pc, #36]	; (8008f04 <USB_DisableGlobalInt+0x30>)
 8008ede:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2240      	movs	r2, #64	; 0x40
 8008ee4:	5a9b      	ldrh	r3, [r3, r2]
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	b292      	uxth	r2, r2
 8008eec:	43d2      	mvns	r2, r2
 8008eee:	b292      	uxth	r2, r2
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	b299      	uxth	r1, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2240      	movs	r2, #64	; 0x40
 8008ef8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	0018      	movs	r0, r3
 8008efe:	46bd      	mov	sp, r7
 8008f00:	b004      	add	sp, #16
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	0000bf80 	.word	0x0000bf80

08008f08 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008f08:	b084      	sub	sp, #16
 8008f0a:	b590      	push	{r4, r7, lr}
 8008f0c:	46c6      	mov	lr, r8
 8008f0e:	b500      	push	{lr}
 8008f10:	b082      	sub	sp, #8
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	6078      	str	r0, [r7, #4]
 8008f16:	2004      	movs	r0, #4
 8008f18:	2410      	movs	r4, #16
 8008f1a:	46a4      	mov	ip, r4
 8008f1c:	2408      	movs	r4, #8
 8008f1e:	46a0      	mov	r8, r4
 8008f20:	44b8      	add	r8, r7
 8008f22:	44c4      	add	ip, r8
 8008f24:	4460      	add	r0, ip
 8008f26:	6001      	str	r1, [r0, #0]
 8008f28:	6042      	str	r2, [r0, #4]
 8008f2a:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2240      	movs	r2, #64	; 0x40
 8008f30:	2101      	movs	r1, #1
 8008f32:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2240      	movs	r2, #64	; 0x40
 8008f38:	2100      	movs	r1, #0
 8008f3a:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2244      	movs	r2, #68	; 0x44
 8008f40:	2100      	movs	r1, #0
 8008f42:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2250      	movs	r2, #80	; 0x50
 8008f48:	2100      	movs	r1, #0
 8008f4a:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	0018      	movs	r0, r3
 8008f50:	46bd      	mov	sp, r7
 8008f52:	b002      	add	sp, #8
 8008f54:	bc80      	pop	{r7}
 8008f56:	46b8      	mov	r8, r7
 8008f58:	bc90      	pop	{r4, r7}
 8008f5a:	bc08      	pop	{r3}
 8008f5c:	b004      	add	sp, #16
 8008f5e:	4718      	bx	r3

08008f60 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b09c      	sub	sp, #112	; 0x70
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008f6a:	236f      	movs	r3, #111	; 0x6f
 8008f6c:	18fb      	adds	r3, r7, r3
 8008f6e:	2200      	movs	r2, #0
 8008f70:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	18d3      	adds	r3, r2, r3
 8008f7c:	881b      	ldrh	r3, [r3, #0]
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	236c      	movs	r3, #108	; 0x6c
 8008f82:	18fb      	adds	r3, r7, r3
 8008f84:	49cf      	ldr	r1, [pc, #828]	; (80092c4 <USB_ActivateEndpoint+0x364>)
 8008f86:	400a      	ands	r2, r1
 8008f88:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	78db      	ldrb	r3, [r3, #3]
 8008f8e:	2b03      	cmp	r3, #3
 8008f90:	d017      	beq.n	8008fc2 <USB_ActivateEndpoint+0x62>
 8008f92:	dc28      	bgt.n	8008fe6 <USB_ActivateEndpoint+0x86>
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d00e      	beq.n	8008fb6 <USB_ActivateEndpoint+0x56>
 8008f98:	dc25      	bgt.n	8008fe6 <USB_ActivateEndpoint+0x86>
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d002      	beq.n	8008fa4 <USB_ActivateEndpoint+0x44>
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d018      	beq.n	8008fd4 <USB_ActivateEndpoint+0x74>
 8008fa2:	e020      	b.n	8008fe6 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008fa4:	226c      	movs	r2, #108	; 0x6c
 8008fa6:	18bb      	adds	r3, r7, r2
 8008fa8:	18ba      	adds	r2, r7, r2
 8008faa:	8812      	ldrh	r2, [r2, #0]
 8008fac:	2180      	movs	r1, #128	; 0x80
 8008fae:	0089      	lsls	r1, r1, #2
 8008fb0:	430a      	orrs	r2, r1
 8008fb2:	801a      	strh	r2, [r3, #0]
      break;
 8008fb4:	e01c      	b.n	8008ff0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 8008fb6:	226c      	movs	r2, #108	; 0x6c
 8008fb8:	18bb      	adds	r3, r7, r2
 8008fba:	18ba      	adds	r2, r7, r2
 8008fbc:	8812      	ldrh	r2, [r2, #0]
 8008fbe:	801a      	strh	r2, [r3, #0]
      break;
 8008fc0:	e016      	b.n	8008ff0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008fc2:	226c      	movs	r2, #108	; 0x6c
 8008fc4:	18bb      	adds	r3, r7, r2
 8008fc6:	18ba      	adds	r2, r7, r2
 8008fc8:	8812      	ldrh	r2, [r2, #0]
 8008fca:	21c0      	movs	r1, #192	; 0xc0
 8008fcc:	00c9      	lsls	r1, r1, #3
 8008fce:	430a      	orrs	r2, r1
 8008fd0:	801a      	strh	r2, [r3, #0]
      break;
 8008fd2:	e00d      	b.n	8008ff0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008fd4:	226c      	movs	r2, #108	; 0x6c
 8008fd6:	18bb      	adds	r3, r7, r2
 8008fd8:	18ba      	adds	r2, r7, r2
 8008fda:	8812      	ldrh	r2, [r2, #0]
 8008fdc:	2180      	movs	r1, #128	; 0x80
 8008fde:	00c9      	lsls	r1, r1, #3
 8008fe0:	430a      	orrs	r2, r1
 8008fe2:	801a      	strh	r2, [r3, #0]
      break;
 8008fe4:	e004      	b.n	8008ff0 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 8008fe6:	236f      	movs	r3, #111	; 0x6f
 8008fe8:	18fb      	adds	r3, r7, r3
 8008fea:	2201      	movs	r2, #1
 8008fec:	701a      	strb	r2, [r3, #0]
      break;
 8008fee:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	18d3      	adds	r3, r2, r3
 8008ffa:	226c      	movs	r2, #108	; 0x6c
 8008ffc:	18ba      	adds	r2, r7, r2
 8008ffe:	8812      	ldrh	r2, [r2, #0]
 8009000:	49b1      	ldr	r1, [pc, #708]	; (80092c8 <USB_ActivateEndpoint+0x368>)
 8009002:	430a      	orrs	r2, r1
 8009004:	b292      	uxth	r2, r2
 8009006:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	18d3      	adds	r3, r2, r3
 8009012:	881b      	ldrh	r3, [r3, #0]
 8009014:	b29b      	uxth	r3, r3
 8009016:	b21b      	sxth	r3, r3
 8009018:	4aac      	ldr	r2, [pc, #688]	; (80092cc <USB_ActivateEndpoint+0x36c>)
 800901a:	4013      	ands	r3, r2
 800901c:	b21a      	sxth	r2, r3
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	b21b      	sxth	r3, r3
 8009024:	4313      	orrs	r3, r2
 8009026:	b21a      	sxth	r2, r3
 8009028:	2166      	movs	r1, #102	; 0x66
 800902a:	187b      	adds	r3, r7, r1
 800902c:	801a      	strh	r2, [r3, #0]
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	18d3      	adds	r3, r2, r3
 8009038:	187a      	adds	r2, r7, r1
 800903a:	8812      	ldrh	r2, [r2, #0]
 800903c:	49a2      	ldr	r1, [pc, #648]	; (80092c8 <USB_ActivateEndpoint+0x368>)
 800903e:	430a      	orrs	r2, r1
 8009040:	b292      	uxth	r2, r2
 8009042:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	7b1b      	ldrb	r3, [r3, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d000      	beq.n	800904e <USB_ActivateEndpoint+0xee>
 800904c:	e150      	b.n	80092f0 <USB_ActivateEndpoint+0x390>
  {
    if (ep->is_in != 0U)
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d100      	bne.n	8009058 <USB_ActivateEndpoint+0xf8>
 8009056:	e07a      	b.n	800914e <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	61bb      	str	r3, [r7, #24]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2250      	movs	r2, #80	; 0x50
 8009060:	5a9b      	ldrh	r3, [r3, r2]
 8009062:	b29b      	uxth	r3, r3
 8009064:	001a      	movs	r2, r3
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	189b      	adds	r3, r3, r2
 800906a:	61bb      	str	r3, [r7, #24]
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	00da      	lsls	r2, r3, #3
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	18d3      	adds	r3, r2, r3
 8009076:	2280      	movs	r2, #128	; 0x80
 8009078:	00d2      	lsls	r2, r2, #3
 800907a:	4694      	mov	ip, r2
 800907c:	4463      	add	r3, ip
 800907e:	617b      	str	r3, [r7, #20]
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	88db      	ldrh	r3, [r3, #6]
 8009084:	085b      	lsrs	r3, r3, #1
 8009086:	b29b      	uxth	r3, r3
 8009088:	18db      	adds	r3, r3, r3
 800908a:	b29a      	uxth	r2, r3
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	18d2      	adds	r2, r2, r3
 800909a:	2112      	movs	r1, #18
 800909c:	187b      	adds	r3, r7, r1
 800909e:	8812      	ldrh	r2, [r2, #0]
 80090a0:	801a      	strh	r2, [r3, #0]
 80090a2:	187b      	adds	r3, r7, r1
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	2240      	movs	r2, #64	; 0x40
 80090a8:	4013      	ands	r3, r2
 80090aa:	d016      	beq.n	80090da <USB_ActivateEndpoint+0x17a>
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	18d3      	adds	r3, r2, r3
 80090b6:	881b      	ldrh	r3, [r3, #0]
 80090b8:	b29a      	uxth	r2, r3
 80090ba:	2010      	movs	r0, #16
 80090bc:	183b      	adds	r3, r7, r0
 80090be:	4983      	ldr	r1, [pc, #524]	; (80092cc <USB_ActivateEndpoint+0x36c>)
 80090c0:	400a      	ands	r2, r1
 80090c2:	801a      	strh	r2, [r3, #0]
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	18d3      	adds	r3, r2, r3
 80090ce:	183a      	adds	r2, r7, r0
 80090d0:	8812      	ldrh	r2, [r2, #0]
 80090d2:	497f      	ldr	r1, [pc, #508]	; (80092d0 <USB_ActivateEndpoint+0x370>)
 80090d4:	430a      	orrs	r2, r1
 80090d6:	b292      	uxth	r2, r2
 80090d8:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	78db      	ldrb	r3, [r3, #3]
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d01d      	beq.n	800911e <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80090e2:	687a      	ldr	r2, [r7, #4]
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	18d3      	adds	r3, r2, r3
 80090ec:	881b      	ldrh	r3, [r3, #0]
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	200c      	movs	r0, #12
 80090f2:	183b      	adds	r3, r7, r0
 80090f4:	4977      	ldr	r1, [pc, #476]	; (80092d4 <USB_ActivateEndpoint+0x374>)
 80090f6:	400a      	ands	r2, r1
 80090f8:	801a      	strh	r2, [r3, #0]
 80090fa:	183b      	adds	r3, r7, r0
 80090fc:	183a      	adds	r2, r7, r0
 80090fe:	8812      	ldrh	r2, [r2, #0]
 8009100:	2120      	movs	r1, #32
 8009102:	404a      	eors	r2, r1
 8009104:	801a      	strh	r2, [r3, #0]
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	18d3      	adds	r3, r2, r3
 8009110:	183a      	adds	r2, r7, r0
 8009112:	8812      	ldrh	r2, [r2, #0]
 8009114:	496c      	ldr	r1, [pc, #432]	; (80092c8 <USB_ActivateEndpoint+0x368>)
 8009116:	430a      	orrs	r2, r1
 8009118:	b292      	uxth	r2, r2
 800911a:	801a      	strh	r2, [r3, #0]
 800911c:	e27a      	b.n	8009614 <USB_ActivateEndpoint+0x6b4>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	18d3      	adds	r3, r2, r3
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	b29a      	uxth	r2, r3
 800912c:	200e      	movs	r0, #14
 800912e:	183b      	adds	r3, r7, r0
 8009130:	4968      	ldr	r1, [pc, #416]	; (80092d4 <USB_ActivateEndpoint+0x374>)
 8009132:	400a      	ands	r2, r1
 8009134:	801a      	strh	r2, [r3, #0]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	18d3      	adds	r3, r2, r3
 8009140:	183a      	adds	r2, r7, r0
 8009142:	8812      	ldrh	r2, [r2, #0]
 8009144:	4960      	ldr	r1, [pc, #384]	; (80092c8 <USB_ActivateEndpoint+0x368>)
 8009146:	430a      	orrs	r2, r1
 8009148:	b292      	uxth	r2, r2
 800914a:	801a      	strh	r2, [r3, #0]
 800914c:	e262      	b.n	8009614 <USB_ActivateEndpoint+0x6b4>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	633b      	str	r3, [r7, #48]	; 0x30
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2250      	movs	r2, #80	; 0x50
 8009156:	5a9b      	ldrh	r3, [r3, r2]
 8009158:	b29b      	uxth	r3, r3
 800915a:	001a      	movs	r2, r3
 800915c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915e:	189b      	adds	r3, r3, r2
 8009160:	633b      	str	r3, [r7, #48]	; 0x30
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	00da      	lsls	r2, r3, #3
 8009168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800916a:	18d3      	adds	r3, r2, r3
 800916c:	4a5a      	ldr	r2, [pc, #360]	; (80092d8 <USB_ActivateEndpoint+0x378>)
 800916e:	4694      	mov	ip, r2
 8009170:	4463      	add	r3, ip
 8009172:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	88db      	ldrh	r3, [r3, #6]
 8009178:	085b      	lsrs	r3, r3, #1
 800917a:	b29b      	uxth	r3, r3
 800917c:	18db      	adds	r3, r3, r3
 800917e:	b29a      	uxth	r2, r3
 8009180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009182:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	62bb      	str	r3, [r7, #40]	; 0x28
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2250      	movs	r2, #80	; 0x50
 800918c:	5a9b      	ldrh	r3, [r3, r2]
 800918e:	b29b      	uxth	r3, r3
 8009190:	001a      	movs	r2, r3
 8009192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009194:	189b      	adds	r3, r3, r2
 8009196:	62bb      	str	r3, [r7, #40]	; 0x28
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	00da      	lsls	r2, r3, #3
 800919e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a0:	18d3      	adds	r3, r2, r3
 80091a2:	4a4e      	ldr	r2, [pc, #312]	; (80092dc <USB_ActivateEndpoint+0x37c>)
 80091a4:	4694      	mov	ip, r2
 80091a6:	4463      	add	r3, ip
 80091a8:	627b      	str	r3, [r7, #36]	; 0x24
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d110      	bne.n	80091d4 <USB_ActivateEndpoint+0x274>
 80091b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b4:	881b      	ldrh	r3, [r3, #0]
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	4a49      	ldr	r2, [pc, #292]	; (80092e0 <USB_ActivateEndpoint+0x380>)
 80091ba:	4013      	ands	r3, r2
 80091bc:	b29a      	uxth	r2, r3
 80091be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c0:	801a      	strh	r2, [r3, #0]
 80091c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c4:	881b      	ldrh	r3, [r3, #0]
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	4a46      	ldr	r2, [pc, #280]	; (80092e4 <USB_ActivateEndpoint+0x384>)
 80091ca:	4313      	orrs	r3, r2
 80091cc:	b29a      	uxth	r2, r3
 80091ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d0:	801a      	strh	r2, [r3, #0]
 80091d2:	e02b      	b.n	800922c <USB_ActivateEndpoint+0x2cc>
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	2b3e      	cmp	r3, #62	; 0x3e
 80091da:	d812      	bhi.n	8009202 <USB_ActivateEndpoint+0x2a2>
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	085b      	lsrs	r3, r3, #1
 80091e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	2201      	movs	r2, #1
 80091ea:	4013      	ands	r3, r2
 80091ec:	d002      	beq.n	80091f4 <USB_ActivateEndpoint+0x294>
 80091ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80091f0:	3301      	adds	r3, #1
 80091f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80091f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	029b      	lsls	r3, r3, #10
 80091fa:	b29a      	uxth	r2, r3
 80091fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091fe:	801a      	strh	r2, [r3, #0]
 8009200:	e014      	b.n	800922c <USB_ActivateEndpoint+0x2cc>
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	095b      	lsrs	r3, r3, #5
 8009208:	66bb      	str	r3, [r7, #104]	; 0x68
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	221f      	movs	r2, #31
 8009210:	4013      	ands	r3, r2
 8009212:	d102      	bne.n	800921a <USB_ActivateEndpoint+0x2ba>
 8009214:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009216:	3b01      	subs	r3, #1
 8009218:	66bb      	str	r3, [r7, #104]	; 0x68
 800921a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800921c:	b29b      	uxth	r3, r3
 800921e:	029b      	lsls	r3, r3, #10
 8009220:	b29b      	uxth	r3, r3
 8009222:	4a30      	ldr	r2, [pc, #192]	; (80092e4 <USB_ActivateEndpoint+0x384>)
 8009224:	4313      	orrs	r3, r2
 8009226:	b29a      	uxth	r2, r3
 8009228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	781b      	ldrb	r3, [r3, #0]
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	18d2      	adds	r2, r2, r3
 8009236:	2122      	movs	r1, #34	; 0x22
 8009238:	187b      	adds	r3, r7, r1
 800923a:	8812      	ldrh	r2, [r2, #0]
 800923c:	801a      	strh	r2, [r3, #0]
 800923e:	187b      	adds	r3, r7, r1
 8009240:	881a      	ldrh	r2, [r3, #0]
 8009242:	2380      	movs	r3, #128	; 0x80
 8009244:	01db      	lsls	r3, r3, #7
 8009246:	4013      	ands	r3, r2
 8009248:	d016      	beq.n	8009278 <USB_ActivateEndpoint+0x318>
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	18d3      	adds	r3, r2, r3
 8009254:	881b      	ldrh	r3, [r3, #0]
 8009256:	b29a      	uxth	r2, r3
 8009258:	2020      	movs	r0, #32
 800925a:	183b      	adds	r3, r7, r0
 800925c:	491b      	ldr	r1, [pc, #108]	; (80092cc <USB_ActivateEndpoint+0x36c>)
 800925e:	400a      	ands	r2, r1
 8009260:	801a      	strh	r2, [r3, #0]
 8009262:	687a      	ldr	r2, [r7, #4]
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	18d3      	adds	r3, r2, r3
 800926c:	183a      	adds	r2, r7, r0
 800926e:	8812      	ldrh	r2, [r2, #0]
 8009270:	491d      	ldr	r1, [pc, #116]	; (80092e8 <USB_ActivateEndpoint+0x388>)
 8009272:	430a      	orrs	r2, r1
 8009274:	b292      	uxth	r2, r2
 8009276:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	18d3      	adds	r3, r2, r3
 8009282:	881b      	ldrh	r3, [r3, #0]
 8009284:	b29a      	uxth	r2, r3
 8009286:	201e      	movs	r0, #30
 8009288:	183b      	adds	r3, r7, r0
 800928a:	4918      	ldr	r1, [pc, #96]	; (80092ec <USB_ActivateEndpoint+0x38c>)
 800928c:	400a      	ands	r2, r1
 800928e:	801a      	strh	r2, [r3, #0]
 8009290:	183b      	adds	r3, r7, r0
 8009292:	183a      	adds	r2, r7, r0
 8009294:	8812      	ldrh	r2, [r2, #0]
 8009296:	2180      	movs	r1, #128	; 0x80
 8009298:	0149      	lsls	r1, r1, #5
 800929a:	404a      	eors	r2, r1
 800929c:	801a      	strh	r2, [r3, #0]
 800929e:	183b      	adds	r3, r7, r0
 80092a0:	183a      	adds	r2, r7, r0
 80092a2:	8812      	ldrh	r2, [r2, #0]
 80092a4:	2180      	movs	r1, #128	; 0x80
 80092a6:	0189      	lsls	r1, r1, #6
 80092a8:	404a      	eors	r2, r1
 80092aa:	801a      	strh	r2, [r3, #0]
 80092ac:	687a      	ldr	r2, [r7, #4]
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	18d3      	adds	r3, r2, r3
 80092b6:	183a      	adds	r2, r7, r0
 80092b8:	8812      	ldrh	r2, [r2, #0]
 80092ba:	4903      	ldr	r1, [pc, #12]	; (80092c8 <USB_ActivateEndpoint+0x368>)
 80092bc:	430a      	orrs	r2, r1
 80092be:	b292      	uxth	r2, r2
 80092c0:	801a      	strh	r2, [r3, #0]
 80092c2:	e1a7      	b.n	8009614 <USB_ActivateEndpoint+0x6b4>
 80092c4:	ffff898f 	.word	0xffff898f
 80092c8:	ffff8080 	.word	0xffff8080
 80092cc:	ffff8f8f 	.word	0xffff8f8f
 80092d0:	ffff80c0 	.word	0xffff80c0
 80092d4:	ffff8fbf 	.word	0xffff8fbf
 80092d8:	00000404 	.word	0x00000404
 80092dc:	00000406 	.word	0x00000406
 80092e0:	ffff83ff 	.word	0xffff83ff
 80092e4:	ffff8000 	.word	0xffff8000
 80092e8:	ffffc080 	.word	0xffffc080
 80092ec:	ffffbf8f 	.word	0xffffbf8f
    }
  }
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	78db      	ldrb	r3, [r3, #3]
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d117      	bne.n	8009328 <USB_ActivateEndpoint+0x3c8>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	18d3      	adds	r3, r2, r3
 8009302:	881b      	ldrh	r3, [r3, #0]
 8009304:	b29a      	uxth	r2, r3
 8009306:	2062      	movs	r0, #98	; 0x62
 8009308:	183b      	adds	r3, r7, r0
 800930a:	49c6      	ldr	r1, [pc, #792]	; (8009624 <USB_ActivateEndpoint+0x6c4>)
 800930c:	400a      	ands	r2, r1
 800930e:	801a      	strh	r2, [r3, #0]
 8009310:	687a      	ldr	r2, [r7, #4]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	18d3      	adds	r3, r2, r3
 800931a:	183a      	adds	r2, r7, r0
 800931c:	8812      	ldrh	r2, [r2, #0]
 800931e:	49c2      	ldr	r1, [pc, #776]	; (8009628 <USB_ActivateEndpoint+0x6c8>)
 8009320:	430a      	orrs	r2, r1
 8009322:	b292      	uxth	r2, r2
 8009324:	801a      	strh	r2, [r3, #0]
 8009326:	e016      	b.n	8009356 <USB_ActivateEndpoint+0x3f6>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	18d3      	adds	r3, r2, r3
 8009332:	881b      	ldrh	r3, [r3, #0]
 8009334:	b29a      	uxth	r2, r3
 8009336:	2064      	movs	r0, #100	; 0x64
 8009338:	183b      	adds	r3, r7, r0
 800933a:	49bc      	ldr	r1, [pc, #752]	; (800962c <USB_ActivateEndpoint+0x6cc>)
 800933c:	400a      	ands	r2, r1
 800933e:	801a      	strh	r2, [r3, #0]
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	18d3      	adds	r3, r2, r3
 800934a:	183a      	adds	r2, r7, r0
 800934c:	8812      	ldrh	r2, [r2, #0]
 800934e:	49b8      	ldr	r1, [pc, #736]	; (8009630 <USB_ActivateEndpoint+0x6d0>)
 8009350:	430a      	orrs	r2, r1
 8009352:	b292      	uxth	r2, r2
 8009354:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	65fb      	str	r3, [r7, #92]	; 0x5c
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2250      	movs	r2, #80	; 0x50
 800935e:	5a9b      	ldrh	r3, [r3, r2]
 8009360:	b29b      	uxth	r3, r3
 8009362:	001a      	movs	r2, r3
 8009364:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009366:	189b      	adds	r3, r3, r2
 8009368:	65fb      	str	r3, [r7, #92]	; 0x5c
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	00da      	lsls	r2, r3, #3
 8009370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009372:	18d3      	adds	r3, r2, r3
 8009374:	2280      	movs	r2, #128	; 0x80
 8009376:	00d2      	lsls	r2, r2, #3
 8009378:	4694      	mov	ip, r2
 800937a:	4463      	add	r3, ip
 800937c:	65bb      	str	r3, [r7, #88]	; 0x58
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	891b      	ldrh	r3, [r3, #8]
 8009382:	085b      	lsrs	r3, r3, #1
 8009384:	b29b      	uxth	r3, r3
 8009386:	18db      	adds	r3, r3, r3
 8009388:	b29a      	uxth	r2, r3
 800938a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800938c:	801a      	strh	r2, [r3, #0]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	657b      	str	r3, [r7, #84]	; 0x54
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2250      	movs	r2, #80	; 0x50
 8009396:	5a9b      	ldrh	r3, [r3, r2]
 8009398:	b29b      	uxth	r3, r3
 800939a:	001a      	movs	r2, r3
 800939c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800939e:	189b      	adds	r3, r3, r2
 80093a0:	657b      	str	r3, [r7, #84]	; 0x54
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	00da      	lsls	r2, r3, #3
 80093a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093aa:	18d3      	adds	r3, r2, r3
 80093ac:	4aa1      	ldr	r2, [pc, #644]	; (8009634 <USB_ActivateEndpoint+0x6d4>)
 80093ae:	4694      	mov	ip, r2
 80093b0:	4463      	add	r3, ip
 80093b2:	653b      	str	r3, [r7, #80]	; 0x50
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	895b      	ldrh	r3, [r3, #10]
 80093b8:	085b      	lsrs	r3, r3, #1
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	18db      	adds	r3, r3, r3
 80093be:	b29a      	uxth	r2, r3
 80093c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093c2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	785b      	ldrb	r3, [r3, #1]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d000      	beq.n	80093ce <USB_ActivateEndpoint+0x46e>
 80093cc:	e087      	b.n	80094de <USB_ActivateEndpoint+0x57e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	18d2      	adds	r2, r2, r3
 80093d8:	2140      	movs	r1, #64	; 0x40
 80093da:	187b      	adds	r3, r7, r1
 80093dc:	8812      	ldrh	r2, [r2, #0]
 80093de:	801a      	strh	r2, [r3, #0]
 80093e0:	187b      	adds	r3, r7, r1
 80093e2:	881a      	ldrh	r2, [r3, #0]
 80093e4:	2380      	movs	r3, #128	; 0x80
 80093e6:	01db      	lsls	r3, r3, #7
 80093e8:	4013      	ands	r3, r2
 80093ea:	d016      	beq.n	800941a <USB_ActivateEndpoint+0x4ba>
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	18d3      	adds	r3, r2, r3
 80093f6:	881b      	ldrh	r3, [r3, #0]
 80093f8:	b29a      	uxth	r2, r3
 80093fa:	203e      	movs	r0, #62	; 0x3e
 80093fc:	183b      	adds	r3, r7, r0
 80093fe:	4989      	ldr	r1, [pc, #548]	; (8009624 <USB_ActivateEndpoint+0x6c4>)
 8009400:	400a      	ands	r2, r1
 8009402:	801a      	strh	r2, [r3, #0]
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	781b      	ldrb	r3, [r3, #0]
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	18d3      	adds	r3, r2, r3
 800940e:	183a      	adds	r2, r7, r0
 8009410:	8812      	ldrh	r2, [r2, #0]
 8009412:	4989      	ldr	r1, [pc, #548]	; (8009638 <USB_ActivateEndpoint+0x6d8>)
 8009414:	430a      	orrs	r2, r1
 8009416:	b292      	uxth	r2, r2
 8009418:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	18d2      	adds	r2, r2, r3
 8009424:	213c      	movs	r1, #60	; 0x3c
 8009426:	187b      	adds	r3, r7, r1
 8009428:	8812      	ldrh	r2, [r2, #0]
 800942a:	801a      	strh	r2, [r3, #0]
 800942c:	187b      	adds	r3, r7, r1
 800942e:	881b      	ldrh	r3, [r3, #0]
 8009430:	2240      	movs	r2, #64	; 0x40
 8009432:	4013      	ands	r3, r2
 8009434:	d016      	beq.n	8009464 <USB_ActivateEndpoint+0x504>
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	18d3      	adds	r3, r2, r3
 8009440:	881b      	ldrh	r3, [r3, #0]
 8009442:	b29a      	uxth	r2, r3
 8009444:	203a      	movs	r0, #58	; 0x3a
 8009446:	183b      	adds	r3, r7, r0
 8009448:	4976      	ldr	r1, [pc, #472]	; (8009624 <USB_ActivateEndpoint+0x6c4>)
 800944a:	400a      	ands	r2, r1
 800944c:	801a      	strh	r2, [r3, #0]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	18d3      	adds	r3, r2, r3
 8009458:	183a      	adds	r2, r7, r0
 800945a:	8812      	ldrh	r2, [r2, #0]
 800945c:	4977      	ldr	r1, [pc, #476]	; (800963c <USB_ActivateEndpoint+0x6dc>)
 800945e:	430a      	orrs	r2, r1
 8009460:	b292      	uxth	r2, r2
 8009462:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	18d3      	adds	r3, r2, r3
 800946e:	881b      	ldrh	r3, [r3, #0]
 8009470:	b29a      	uxth	r2, r3
 8009472:	2038      	movs	r0, #56	; 0x38
 8009474:	183b      	adds	r3, r7, r0
 8009476:	4972      	ldr	r1, [pc, #456]	; (8009640 <USB_ActivateEndpoint+0x6e0>)
 8009478:	400a      	ands	r2, r1
 800947a:	801a      	strh	r2, [r3, #0]
 800947c:	183b      	adds	r3, r7, r0
 800947e:	183a      	adds	r2, r7, r0
 8009480:	8812      	ldrh	r2, [r2, #0]
 8009482:	2180      	movs	r1, #128	; 0x80
 8009484:	0149      	lsls	r1, r1, #5
 8009486:	404a      	eors	r2, r1
 8009488:	801a      	strh	r2, [r3, #0]
 800948a:	183b      	adds	r3, r7, r0
 800948c:	183a      	adds	r2, r7, r0
 800948e:	8812      	ldrh	r2, [r2, #0]
 8009490:	2180      	movs	r1, #128	; 0x80
 8009492:	0189      	lsls	r1, r1, #6
 8009494:	404a      	eors	r2, r1
 8009496:	801a      	strh	r2, [r3, #0]
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	18d3      	adds	r3, r2, r3
 80094a2:	183a      	adds	r2, r7, r0
 80094a4:	8812      	ldrh	r2, [r2, #0]
 80094a6:	4962      	ldr	r1, [pc, #392]	; (8009630 <USB_ActivateEndpoint+0x6d0>)
 80094a8:	430a      	orrs	r2, r1
 80094aa:	b292      	uxth	r2, r2
 80094ac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	18d3      	adds	r3, r2, r3
 80094b8:	881b      	ldrh	r3, [r3, #0]
 80094ba:	b29a      	uxth	r2, r3
 80094bc:	2036      	movs	r0, #54	; 0x36
 80094be:	183b      	adds	r3, r7, r0
 80094c0:	4960      	ldr	r1, [pc, #384]	; (8009644 <USB_ActivateEndpoint+0x6e4>)
 80094c2:	400a      	ands	r2, r1
 80094c4:	801a      	strh	r2, [r3, #0]
 80094c6:	687a      	ldr	r2, [r7, #4]
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	18d3      	adds	r3, r2, r3
 80094d0:	183a      	adds	r2, r7, r0
 80094d2:	8812      	ldrh	r2, [r2, #0]
 80094d4:	4956      	ldr	r1, [pc, #344]	; (8009630 <USB_ActivateEndpoint+0x6d0>)
 80094d6:	430a      	orrs	r2, r1
 80094d8:	b292      	uxth	r2, r2
 80094da:	801a      	strh	r2, [r3, #0]
 80094dc:	e09a      	b.n	8009614 <USB_ActivateEndpoint+0x6b4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80094de:	687a      	ldr	r2, [r7, #4]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	18d2      	adds	r2, r2, r3
 80094e8:	214e      	movs	r1, #78	; 0x4e
 80094ea:	187b      	adds	r3, r7, r1
 80094ec:	8812      	ldrh	r2, [r2, #0]
 80094ee:	801a      	strh	r2, [r3, #0]
 80094f0:	187b      	adds	r3, r7, r1
 80094f2:	881a      	ldrh	r2, [r3, #0]
 80094f4:	2380      	movs	r3, #128	; 0x80
 80094f6:	01db      	lsls	r3, r3, #7
 80094f8:	4013      	ands	r3, r2
 80094fa:	d016      	beq.n	800952a <USB_ActivateEndpoint+0x5ca>
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	18d3      	adds	r3, r2, r3
 8009506:	881b      	ldrh	r3, [r3, #0]
 8009508:	b29a      	uxth	r2, r3
 800950a:	204c      	movs	r0, #76	; 0x4c
 800950c:	183b      	adds	r3, r7, r0
 800950e:	4945      	ldr	r1, [pc, #276]	; (8009624 <USB_ActivateEndpoint+0x6c4>)
 8009510:	400a      	ands	r2, r1
 8009512:	801a      	strh	r2, [r3, #0]
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	18d3      	adds	r3, r2, r3
 800951e:	183a      	adds	r2, r7, r0
 8009520:	8812      	ldrh	r2, [r2, #0]
 8009522:	4945      	ldr	r1, [pc, #276]	; (8009638 <USB_ActivateEndpoint+0x6d8>)
 8009524:	430a      	orrs	r2, r1
 8009526:	b292      	uxth	r2, r2
 8009528:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	009b      	lsls	r3, r3, #2
 8009532:	18d2      	adds	r2, r2, r3
 8009534:	214a      	movs	r1, #74	; 0x4a
 8009536:	187b      	adds	r3, r7, r1
 8009538:	8812      	ldrh	r2, [r2, #0]
 800953a:	801a      	strh	r2, [r3, #0]
 800953c:	187b      	adds	r3, r7, r1
 800953e:	881b      	ldrh	r3, [r3, #0]
 8009540:	2240      	movs	r2, #64	; 0x40
 8009542:	4013      	ands	r3, r2
 8009544:	d016      	beq.n	8009574 <USB_ActivateEndpoint+0x614>
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	18d3      	adds	r3, r2, r3
 8009550:	881b      	ldrh	r3, [r3, #0]
 8009552:	b29a      	uxth	r2, r3
 8009554:	2048      	movs	r0, #72	; 0x48
 8009556:	183b      	adds	r3, r7, r0
 8009558:	4932      	ldr	r1, [pc, #200]	; (8009624 <USB_ActivateEndpoint+0x6c4>)
 800955a:	400a      	ands	r2, r1
 800955c:	801a      	strh	r2, [r3, #0]
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	18d3      	adds	r3, r2, r3
 8009568:	183a      	adds	r2, r7, r0
 800956a:	8812      	ldrh	r2, [r2, #0]
 800956c:	4933      	ldr	r1, [pc, #204]	; (800963c <USB_ActivateEndpoint+0x6dc>)
 800956e:	430a      	orrs	r2, r1
 8009570:	b292      	uxth	r2, r2
 8009572:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	78db      	ldrb	r3, [r3, #3]
 8009578:	2b01      	cmp	r3, #1
 800957a:	d01d      	beq.n	80095b8 <USB_ActivateEndpoint+0x658>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	18d3      	adds	r3, r2, r3
 8009586:	881b      	ldrh	r3, [r3, #0]
 8009588:	b29a      	uxth	r2, r3
 800958a:	2044      	movs	r0, #68	; 0x44
 800958c:	183b      	adds	r3, r7, r0
 800958e:	492d      	ldr	r1, [pc, #180]	; (8009644 <USB_ActivateEndpoint+0x6e4>)
 8009590:	400a      	ands	r2, r1
 8009592:	801a      	strh	r2, [r3, #0]
 8009594:	183b      	adds	r3, r7, r0
 8009596:	183a      	adds	r2, r7, r0
 8009598:	8812      	ldrh	r2, [r2, #0]
 800959a:	2120      	movs	r1, #32
 800959c:	404a      	eors	r2, r1
 800959e:	801a      	strh	r2, [r3, #0]
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	18d3      	adds	r3, r2, r3
 80095aa:	183a      	adds	r2, r7, r0
 80095ac:	8812      	ldrh	r2, [r2, #0]
 80095ae:	4920      	ldr	r1, [pc, #128]	; (8009630 <USB_ActivateEndpoint+0x6d0>)
 80095b0:	430a      	orrs	r2, r1
 80095b2:	b292      	uxth	r2, r2
 80095b4:	801a      	strh	r2, [r3, #0]
 80095b6:	e016      	b.n	80095e6 <USB_ActivateEndpoint+0x686>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	009b      	lsls	r3, r3, #2
 80095c0:	18d3      	adds	r3, r2, r3
 80095c2:	881b      	ldrh	r3, [r3, #0]
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	2046      	movs	r0, #70	; 0x46
 80095c8:	183b      	adds	r3, r7, r0
 80095ca:	491e      	ldr	r1, [pc, #120]	; (8009644 <USB_ActivateEndpoint+0x6e4>)
 80095cc:	400a      	ands	r2, r1
 80095ce:	801a      	strh	r2, [r3, #0]
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	781b      	ldrb	r3, [r3, #0]
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	18d3      	adds	r3, r2, r3
 80095da:	183a      	adds	r2, r7, r0
 80095dc:	8812      	ldrh	r2, [r2, #0]
 80095de:	4914      	ldr	r1, [pc, #80]	; (8009630 <USB_ActivateEndpoint+0x6d0>)
 80095e0:	430a      	orrs	r2, r1
 80095e2:	b292      	uxth	r2, r2
 80095e4:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	18d3      	adds	r3, r2, r3
 80095f0:	881b      	ldrh	r3, [r3, #0]
 80095f2:	b29a      	uxth	r2, r3
 80095f4:	2042      	movs	r0, #66	; 0x42
 80095f6:	183b      	adds	r3, r7, r0
 80095f8:	4911      	ldr	r1, [pc, #68]	; (8009640 <USB_ActivateEndpoint+0x6e0>)
 80095fa:	400a      	ands	r2, r1
 80095fc:	801a      	strh	r2, [r3, #0]
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	18d3      	adds	r3, r2, r3
 8009608:	183a      	adds	r2, r7, r0
 800960a:	8812      	ldrh	r2, [r2, #0]
 800960c:	4908      	ldr	r1, [pc, #32]	; (8009630 <USB_ActivateEndpoint+0x6d0>)
 800960e:	430a      	orrs	r2, r1
 8009610:	b292      	uxth	r2, r2
 8009612:	801a      	strh	r2, [r3, #0]
    }
  }

  return ret;
 8009614:	236f      	movs	r3, #111	; 0x6f
 8009616:	18fb      	adds	r3, r7, r3
 8009618:	781b      	ldrb	r3, [r3, #0]
}
 800961a:	0018      	movs	r0, r3
 800961c:	46bd      	mov	sp, r7
 800961e:	b01c      	add	sp, #112	; 0x70
 8009620:	bd80      	pop	{r7, pc}
 8009622:	46c0      	nop			; (mov r8, r8)
 8009624:	ffff8f8f 	.word	0xffff8f8f
 8009628:	ffff8180 	.word	0xffff8180
 800962c:	ffff8e8f 	.word	0xffff8e8f
 8009630:	ffff8080 	.word	0xffff8080
 8009634:	00000404 	.word	0x00000404
 8009638:	ffffc080 	.word	0xffffc080
 800963c:	ffff80c0 	.word	0xffff80c0
 8009640:	ffffbf8f 	.word	0xffffbf8f
 8009644:	ffff8fbf 	.word	0xffff8fbf

08009648 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b08c      	sub	sp, #48	; 0x30
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	7b1b      	ldrb	r3, [r3, #12]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d000      	beq.n	800965c <USB_DeactivateEndpoint+0x14>
 800965a:	e07e      	b.n	800975a <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	785b      	ldrb	r3, [r3, #1]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d03c      	beq.n	80096de <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	781b      	ldrb	r3, [r3, #0]
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	18d2      	adds	r2, r2, r3
 800966e:	210c      	movs	r1, #12
 8009670:	187b      	adds	r3, r7, r1
 8009672:	8812      	ldrh	r2, [r2, #0]
 8009674:	801a      	strh	r2, [r3, #0]
 8009676:	187b      	adds	r3, r7, r1
 8009678:	881b      	ldrh	r3, [r3, #0]
 800967a:	2240      	movs	r2, #64	; 0x40
 800967c:	4013      	ands	r3, r2
 800967e:	d016      	beq.n	80096ae <USB_DeactivateEndpoint+0x66>
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	009b      	lsls	r3, r3, #2
 8009688:	18d3      	adds	r3, r2, r3
 800968a:	881b      	ldrh	r3, [r3, #0]
 800968c:	b29a      	uxth	r2, r3
 800968e:	200a      	movs	r0, #10
 8009690:	183b      	adds	r3, r7, r0
 8009692:	49c7      	ldr	r1, [pc, #796]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 8009694:	400a      	ands	r2, r1
 8009696:	801a      	strh	r2, [r3, #0]
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	781b      	ldrb	r3, [r3, #0]
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	18d3      	adds	r3, r2, r3
 80096a2:	183a      	adds	r2, r7, r0
 80096a4:	8812      	ldrh	r2, [r2, #0]
 80096a6:	49c3      	ldr	r1, [pc, #780]	; (80099b4 <USB_DeactivateEndpoint+0x36c>)
 80096a8:	430a      	orrs	r2, r1
 80096aa:	b292      	uxth	r2, r2
 80096ac:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	18d3      	adds	r3, r2, r3
 80096b8:	881b      	ldrh	r3, [r3, #0]
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	2008      	movs	r0, #8
 80096be:	183b      	adds	r3, r7, r0
 80096c0:	49bd      	ldr	r1, [pc, #756]	; (80099b8 <USB_DeactivateEndpoint+0x370>)
 80096c2:	400a      	ands	r2, r1
 80096c4:	801a      	strh	r2, [r3, #0]
 80096c6:	687a      	ldr	r2, [r7, #4]
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	18d3      	adds	r3, r2, r3
 80096d0:	183a      	adds	r2, r7, r0
 80096d2:	8812      	ldrh	r2, [r2, #0]
 80096d4:	49b9      	ldr	r1, [pc, #740]	; (80099bc <USB_DeactivateEndpoint+0x374>)
 80096d6:	430a      	orrs	r2, r1
 80096d8:	b292      	uxth	r2, r2
 80096da:	801a      	strh	r2, [r3, #0]
 80096dc:	e163      	b.n	80099a6 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	781b      	ldrb	r3, [r3, #0]
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	18d2      	adds	r2, r2, r3
 80096e8:	2112      	movs	r1, #18
 80096ea:	187b      	adds	r3, r7, r1
 80096ec:	8812      	ldrh	r2, [r2, #0]
 80096ee:	801a      	strh	r2, [r3, #0]
 80096f0:	187b      	adds	r3, r7, r1
 80096f2:	881a      	ldrh	r2, [r3, #0]
 80096f4:	2380      	movs	r3, #128	; 0x80
 80096f6:	01db      	lsls	r3, r3, #7
 80096f8:	4013      	ands	r3, r2
 80096fa:	d016      	beq.n	800972a <USB_DeactivateEndpoint+0xe2>
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	18d3      	adds	r3, r2, r3
 8009706:	881b      	ldrh	r3, [r3, #0]
 8009708:	b29a      	uxth	r2, r3
 800970a:	2010      	movs	r0, #16
 800970c:	183b      	adds	r3, r7, r0
 800970e:	49a8      	ldr	r1, [pc, #672]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 8009710:	400a      	ands	r2, r1
 8009712:	801a      	strh	r2, [r3, #0]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	18d3      	adds	r3, r2, r3
 800971e:	183a      	adds	r2, r7, r0
 8009720:	8812      	ldrh	r2, [r2, #0]
 8009722:	49a7      	ldr	r1, [pc, #668]	; (80099c0 <USB_DeactivateEndpoint+0x378>)
 8009724:	430a      	orrs	r2, r1
 8009726:	b292      	uxth	r2, r2
 8009728:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	18d3      	adds	r3, r2, r3
 8009734:	881b      	ldrh	r3, [r3, #0]
 8009736:	b29a      	uxth	r2, r3
 8009738:	200e      	movs	r0, #14
 800973a:	183b      	adds	r3, r7, r0
 800973c:	49a1      	ldr	r1, [pc, #644]	; (80099c4 <USB_DeactivateEndpoint+0x37c>)
 800973e:	400a      	ands	r2, r1
 8009740:	801a      	strh	r2, [r3, #0]
 8009742:	687a      	ldr	r2, [r7, #4]
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	18d3      	adds	r3, r2, r3
 800974c:	183a      	adds	r2, r7, r0
 800974e:	8812      	ldrh	r2, [r2, #0]
 8009750:	499a      	ldr	r1, [pc, #616]	; (80099bc <USB_DeactivateEndpoint+0x374>)
 8009752:	430a      	orrs	r2, r1
 8009754:	b292      	uxth	r2, r2
 8009756:	801a      	strh	r2, [r3, #0]
 8009758:	e125      	b.n	80099a6 <USB_DeactivateEndpoint+0x35e>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	785b      	ldrb	r3, [r3, #1]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d000      	beq.n	8009764 <USB_DeactivateEndpoint+0x11c>
 8009762:	e090      	b.n	8009886 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009764:	687a      	ldr	r2, [r7, #4]
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	18d2      	adds	r2, r2, r3
 800976e:	2120      	movs	r1, #32
 8009770:	187b      	adds	r3, r7, r1
 8009772:	8812      	ldrh	r2, [r2, #0]
 8009774:	801a      	strh	r2, [r3, #0]
 8009776:	187b      	adds	r3, r7, r1
 8009778:	881a      	ldrh	r2, [r3, #0]
 800977a:	2380      	movs	r3, #128	; 0x80
 800977c:	01db      	lsls	r3, r3, #7
 800977e:	4013      	ands	r3, r2
 8009780:	d016      	beq.n	80097b0 <USB_DeactivateEndpoint+0x168>
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	18d3      	adds	r3, r2, r3
 800978c:	881b      	ldrh	r3, [r3, #0]
 800978e:	b29a      	uxth	r2, r3
 8009790:	201e      	movs	r0, #30
 8009792:	183b      	adds	r3, r7, r0
 8009794:	4986      	ldr	r1, [pc, #536]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 8009796:	400a      	ands	r2, r1
 8009798:	801a      	strh	r2, [r3, #0]
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	18d3      	adds	r3, r2, r3
 80097a4:	183a      	adds	r2, r7, r0
 80097a6:	8812      	ldrh	r2, [r2, #0]
 80097a8:	4985      	ldr	r1, [pc, #532]	; (80099c0 <USB_DeactivateEndpoint+0x378>)
 80097aa:	430a      	orrs	r2, r1
 80097ac:	b292      	uxth	r2, r2
 80097ae:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	18d2      	adds	r2, r2, r3
 80097ba:	211c      	movs	r1, #28
 80097bc:	187b      	adds	r3, r7, r1
 80097be:	8812      	ldrh	r2, [r2, #0]
 80097c0:	801a      	strh	r2, [r3, #0]
 80097c2:	187b      	adds	r3, r7, r1
 80097c4:	881b      	ldrh	r3, [r3, #0]
 80097c6:	2240      	movs	r2, #64	; 0x40
 80097c8:	4013      	ands	r3, r2
 80097ca:	d016      	beq.n	80097fa <USB_DeactivateEndpoint+0x1b2>
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	18d3      	adds	r3, r2, r3
 80097d6:	881b      	ldrh	r3, [r3, #0]
 80097d8:	b29a      	uxth	r2, r3
 80097da:	201a      	movs	r0, #26
 80097dc:	183b      	adds	r3, r7, r0
 80097de:	4974      	ldr	r1, [pc, #464]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 80097e0:	400a      	ands	r2, r1
 80097e2:	801a      	strh	r2, [r3, #0]
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	18d3      	adds	r3, r2, r3
 80097ee:	183a      	adds	r2, r7, r0
 80097f0:	8812      	ldrh	r2, [r2, #0]
 80097f2:	4970      	ldr	r1, [pc, #448]	; (80099b4 <USB_DeactivateEndpoint+0x36c>)
 80097f4:	430a      	orrs	r2, r1
 80097f6:	b292      	uxth	r2, r2
 80097f8:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80097fa:	687a      	ldr	r2, [r7, #4]
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	18d3      	adds	r3, r2, r3
 8009804:	881b      	ldrh	r3, [r3, #0]
 8009806:	b29a      	uxth	r2, r3
 8009808:	2018      	movs	r0, #24
 800980a:	183b      	adds	r3, r7, r0
 800980c:	4968      	ldr	r1, [pc, #416]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 800980e:	400a      	ands	r2, r1
 8009810:	801a      	strh	r2, [r3, #0]
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	781b      	ldrb	r3, [r3, #0]
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	18d3      	adds	r3, r2, r3
 800981c:	183a      	adds	r2, r7, r0
 800981e:	8812      	ldrh	r2, [r2, #0]
 8009820:	4964      	ldr	r1, [pc, #400]	; (80099b4 <USB_DeactivateEndpoint+0x36c>)
 8009822:	430a      	orrs	r2, r1
 8009824:	b292      	uxth	r2, r2
 8009826:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	18d3      	adds	r3, r2, r3
 8009832:	881b      	ldrh	r3, [r3, #0]
 8009834:	b29a      	uxth	r2, r3
 8009836:	2016      	movs	r0, #22
 8009838:	183b      	adds	r3, r7, r0
 800983a:	4962      	ldr	r1, [pc, #392]	; (80099c4 <USB_DeactivateEndpoint+0x37c>)
 800983c:	400a      	ands	r2, r1
 800983e:	801a      	strh	r2, [r3, #0]
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	18d3      	adds	r3, r2, r3
 800984a:	183a      	adds	r2, r7, r0
 800984c:	8812      	ldrh	r2, [r2, #0]
 800984e:	495b      	ldr	r1, [pc, #364]	; (80099bc <USB_DeactivateEndpoint+0x374>)
 8009850:	430a      	orrs	r2, r1
 8009852:	b292      	uxth	r2, r2
 8009854:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	18d3      	adds	r3, r2, r3
 8009860:	881b      	ldrh	r3, [r3, #0]
 8009862:	b29a      	uxth	r2, r3
 8009864:	2014      	movs	r0, #20
 8009866:	183b      	adds	r3, r7, r0
 8009868:	4953      	ldr	r1, [pc, #332]	; (80099b8 <USB_DeactivateEndpoint+0x370>)
 800986a:	400a      	ands	r2, r1
 800986c:	801a      	strh	r2, [r3, #0]
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	18d3      	adds	r3, r2, r3
 8009878:	183a      	adds	r2, r7, r0
 800987a:	8812      	ldrh	r2, [r2, #0]
 800987c:	494f      	ldr	r1, [pc, #316]	; (80099bc <USB_DeactivateEndpoint+0x374>)
 800987e:	430a      	orrs	r2, r1
 8009880:	b292      	uxth	r2, r2
 8009882:	801a      	strh	r2, [r3, #0]
 8009884:	e08f      	b.n	80099a6 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	18d2      	adds	r2, r2, r3
 8009890:	212e      	movs	r1, #46	; 0x2e
 8009892:	187b      	adds	r3, r7, r1
 8009894:	8812      	ldrh	r2, [r2, #0]
 8009896:	801a      	strh	r2, [r3, #0]
 8009898:	187b      	adds	r3, r7, r1
 800989a:	881a      	ldrh	r2, [r3, #0]
 800989c:	2380      	movs	r3, #128	; 0x80
 800989e:	01db      	lsls	r3, r3, #7
 80098a0:	4013      	ands	r3, r2
 80098a2:	d016      	beq.n	80098d2 <USB_DeactivateEndpoint+0x28a>
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	18d3      	adds	r3, r2, r3
 80098ae:	881b      	ldrh	r3, [r3, #0]
 80098b0:	b29a      	uxth	r2, r3
 80098b2:	202c      	movs	r0, #44	; 0x2c
 80098b4:	183b      	adds	r3, r7, r0
 80098b6:	493e      	ldr	r1, [pc, #248]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 80098b8:	400a      	ands	r2, r1
 80098ba:	801a      	strh	r2, [r3, #0]
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	009b      	lsls	r3, r3, #2
 80098c4:	18d3      	adds	r3, r2, r3
 80098c6:	183a      	adds	r2, r7, r0
 80098c8:	8812      	ldrh	r2, [r2, #0]
 80098ca:	493d      	ldr	r1, [pc, #244]	; (80099c0 <USB_DeactivateEndpoint+0x378>)
 80098cc:	430a      	orrs	r2, r1
 80098ce:	b292      	uxth	r2, r2
 80098d0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	18d2      	adds	r2, r2, r3
 80098dc:	212a      	movs	r1, #42	; 0x2a
 80098de:	187b      	adds	r3, r7, r1
 80098e0:	8812      	ldrh	r2, [r2, #0]
 80098e2:	801a      	strh	r2, [r3, #0]
 80098e4:	187b      	adds	r3, r7, r1
 80098e6:	881b      	ldrh	r3, [r3, #0]
 80098e8:	2240      	movs	r2, #64	; 0x40
 80098ea:	4013      	ands	r3, r2
 80098ec:	d016      	beq.n	800991c <USB_DeactivateEndpoint+0x2d4>
 80098ee:	687a      	ldr	r2, [r7, #4]
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	781b      	ldrb	r3, [r3, #0]
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	18d3      	adds	r3, r2, r3
 80098f8:	881b      	ldrh	r3, [r3, #0]
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	2028      	movs	r0, #40	; 0x28
 80098fe:	183b      	adds	r3, r7, r0
 8009900:	492b      	ldr	r1, [pc, #172]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 8009902:	400a      	ands	r2, r1
 8009904:	801a      	strh	r2, [r3, #0]
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	18d3      	adds	r3, r2, r3
 8009910:	183a      	adds	r2, r7, r0
 8009912:	8812      	ldrh	r2, [r2, #0]
 8009914:	4927      	ldr	r1, [pc, #156]	; (80099b4 <USB_DeactivateEndpoint+0x36c>)
 8009916:	430a      	orrs	r2, r1
 8009918:	b292      	uxth	r2, r2
 800991a:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	18d3      	adds	r3, r2, r3
 8009926:	881b      	ldrh	r3, [r3, #0]
 8009928:	b29a      	uxth	r2, r3
 800992a:	2026      	movs	r0, #38	; 0x26
 800992c:	183b      	adds	r3, r7, r0
 800992e:	4920      	ldr	r1, [pc, #128]	; (80099b0 <USB_DeactivateEndpoint+0x368>)
 8009930:	400a      	ands	r2, r1
 8009932:	801a      	strh	r2, [r3, #0]
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	18d3      	adds	r3, r2, r3
 800993e:	183a      	adds	r2, r7, r0
 8009940:	8812      	ldrh	r2, [r2, #0]
 8009942:	491f      	ldr	r1, [pc, #124]	; (80099c0 <USB_DeactivateEndpoint+0x378>)
 8009944:	430a      	orrs	r2, r1
 8009946:	b292      	uxth	r2, r2
 8009948:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	18d3      	adds	r3, r2, r3
 8009954:	881b      	ldrh	r3, [r3, #0]
 8009956:	b29a      	uxth	r2, r3
 8009958:	2024      	movs	r0, #36	; 0x24
 800995a:	183b      	adds	r3, r7, r0
 800995c:	4916      	ldr	r1, [pc, #88]	; (80099b8 <USB_DeactivateEndpoint+0x370>)
 800995e:	400a      	ands	r2, r1
 8009960:	801a      	strh	r2, [r3, #0]
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	18d3      	adds	r3, r2, r3
 800996c:	183a      	adds	r2, r7, r0
 800996e:	8812      	ldrh	r2, [r2, #0]
 8009970:	4912      	ldr	r1, [pc, #72]	; (80099bc <USB_DeactivateEndpoint+0x374>)
 8009972:	430a      	orrs	r2, r1
 8009974:	b292      	uxth	r2, r2
 8009976:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	18d3      	adds	r3, r2, r3
 8009982:	881b      	ldrh	r3, [r3, #0]
 8009984:	b29a      	uxth	r2, r3
 8009986:	2022      	movs	r0, #34	; 0x22
 8009988:	183b      	adds	r3, r7, r0
 800998a:	490e      	ldr	r1, [pc, #56]	; (80099c4 <USB_DeactivateEndpoint+0x37c>)
 800998c:	400a      	ands	r2, r1
 800998e:	801a      	strh	r2, [r3, #0]
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	18d3      	adds	r3, r2, r3
 800999a:	183a      	adds	r2, r7, r0
 800999c:	8812      	ldrh	r2, [r2, #0]
 800999e:	4907      	ldr	r1, [pc, #28]	; (80099bc <USB_DeactivateEndpoint+0x374>)
 80099a0:	430a      	orrs	r2, r1
 80099a2:	b292      	uxth	r2, r2
 80099a4:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	0018      	movs	r0, r3
 80099aa:	46bd      	mov	sp, r7
 80099ac:	b00c      	add	sp, #48	; 0x30
 80099ae:	bd80      	pop	{r7, pc}
 80099b0:	ffff8f8f 	.word	0xffff8f8f
 80099b4:	ffff80c0 	.word	0xffff80c0
 80099b8:	ffff8fbf 	.word	0xffff8fbf
 80099bc:	ffff8080 	.word	0xffff8080
 80099c0:	ffffc080 	.word	0xffffc080
 80099c4:	ffffbf8f 	.word	0xffffbf8f

080099c8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099c8:	b590      	push	{r4, r7, lr}
 80099ca:	b0c3      	sub	sp, #268	; 0x10c
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	785b      	ldrb	r3, [r3, #1]
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d001      	beq.n	80099de <USB_EPStartXfer+0x16>
 80099da:	f000 fcef 	bl	800a3bc <USB_EPStartXfer+0x9f4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	699a      	ldr	r2, [r3, #24]
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d905      	bls.n	80099f6 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	691b      	ldr	r3, [r3, #16]
 80099ee:	1d7a      	adds	r2, r7, #5
 80099f0:	32ff      	adds	r2, #255	; 0xff
 80099f2:	6013      	str	r3, [r2, #0]
 80099f4:	e004      	b.n	8009a00 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	1d7a      	adds	r2, r7, #5
 80099fc:	32ff      	adds	r2, #255	; 0xff
 80099fe:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	7b1b      	ldrb	r3, [r3, #12]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d125      	bne.n	8009a54 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	6959      	ldr	r1, [r3, #20]
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	88da      	ldrh	r2, [r3, #6]
 8009a10:	1d7b      	adds	r3, r7, #5
 8009a12:	33ff      	adds	r3, #255	; 0xff
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f001 f9c9 	bl	800adb0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	613b      	str	r3, [r7, #16]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2250      	movs	r2, #80	; 0x50
 8009a26:	5a9b      	ldrh	r3, [r3, r2]
 8009a28:	b29b      	uxth	r3, r3
 8009a2a:	001a      	movs	r2, r3
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	189b      	adds	r3, r3, r2
 8009a30:	613b      	str	r3, [r7, #16]
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	00da      	lsls	r2, r3, #3
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	18d3      	adds	r3, r2, r3
 8009a3c:	4acc      	ldr	r2, [pc, #816]	; (8009d70 <USB_EPStartXfer+0x3a8>)
 8009a3e:	4694      	mov	ip, r2
 8009a40:	4463      	add	r3, ip
 8009a42:	60fb      	str	r3, [r7, #12]
 8009a44:	1d7b      	adds	r3, r7, #5
 8009a46:	33ff      	adds	r3, #255	; 0xff
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	b29a      	uxth	r2, r3
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	801a      	strh	r2, [r3, #0]
 8009a50:	f000 fc8f 	bl	800a372 <USB_EPStartXfer+0x9aa>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	78db      	ldrb	r3, [r3, #3]
 8009a58:	2b02      	cmp	r3, #2
 8009a5a:	d000      	beq.n	8009a5e <USB_EPStartXfer+0x96>
 8009a5c:	e33a      	b.n	800a0d4 <USB_EPStartXfer+0x70c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	6a1a      	ldr	r2, [r3, #32]
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d800      	bhi.n	8009a6c <USB_EPStartXfer+0xa4>
 8009a6a:	e2df      	b.n	800a02c <USB_EPStartXfer+0x664>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	18d3      	adds	r3, r2, r3
 8009a76:	881b      	ldrh	r3, [r3, #0]
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	2056      	movs	r0, #86	; 0x56
 8009a7c:	183b      	adds	r3, r7, r0
 8009a7e:	49bd      	ldr	r1, [pc, #756]	; (8009d74 <USB_EPStartXfer+0x3ac>)
 8009a80:	400a      	ands	r2, r1
 8009a82:	801a      	strh	r2, [r3, #0]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	18d3      	adds	r3, r2, r3
 8009a8e:	183a      	adds	r2, r7, r0
 8009a90:	8812      	ldrh	r2, [r2, #0]
 8009a92:	49b9      	ldr	r1, [pc, #740]	; (8009d78 <USB_EPStartXfer+0x3b0>)
 8009a94:	430a      	orrs	r2, r1
 8009a96:	b292      	uxth	r2, r2
 8009a98:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	6a1a      	ldr	r2, [r3, #32]
 8009a9e:	1d7b      	adds	r3, r7, #5
 8009aa0:	33ff      	adds	r3, #255	; 0xff
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	1ad2      	subs	r2, r2, r3
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	18d3      	adds	r3, r2, r3
 8009ab4:	881b      	ldrh	r3, [r3, #0]
 8009ab6:	b29b      	uxth	r3, r3
 8009ab8:	001a      	movs	r2, r3
 8009aba:	2340      	movs	r3, #64	; 0x40
 8009abc:	4013      	ands	r3, r2
 8009abe:	d100      	bne.n	8009ac2 <USB_EPStartXfer+0xfa>
 8009ac0:	e162      	b.n	8009d88 <USB_EPStartXfer+0x3c0>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	633b      	str	r3, [r7, #48]	; 0x30
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	785b      	ldrb	r3, [r3, #1]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d16a      	bne.n	8009ba4 <USB_EPStartXfer+0x1dc>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2250      	movs	r2, #80	; 0x50
 8009ad6:	5a9b      	ldrh	r3, [r3, r2]
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	001a      	movs	r2, r3
 8009adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ade:	189b      	adds	r3, r3, r2
 8009ae0:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	781b      	ldrb	r3, [r3, #0]
 8009ae6:	00da      	lsls	r2, r3, #3
 8009ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aea:	18d3      	adds	r3, r2, r3
 8009aec:	4aa3      	ldr	r2, [pc, #652]	; (8009d7c <USB_EPStartXfer+0x3b4>)
 8009aee:	4694      	mov	ip, r2
 8009af0:	4463      	add	r3, ip
 8009af2:	627b      	str	r3, [r7, #36]	; 0x24
 8009af4:	1d7b      	adds	r3, r7, #5
 8009af6:	33ff      	adds	r3, #255	; 0xff
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d110      	bne.n	8009b20 <USB_EPStartXfer+0x158>
 8009afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b00:	881b      	ldrh	r3, [r3, #0]
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	4a9e      	ldr	r2, [pc, #632]	; (8009d80 <USB_EPStartXfer+0x3b8>)
 8009b06:	4013      	ands	r3, r2
 8009b08:	b29a      	uxth	r2, r3
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0c:	801a      	strh	r2, [r3, #0]
 8009b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b10:	881b      	ldrh	r3, [r3, #0]
 8009b12:	b29b      	uxth	r3, r3
 8009b14:	4a9b      	ldr	r2, [pc, #620]	; (8009d84 <USB_EPStartXfer+0x3bc>)
 8009b16:	4313      	orrs	r3, r2
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1c:	801a      	strh	r2, [r3, #0]
 8009b1e:	e05c      	b.n	8009bda <USB_EPStartXfer+0x212>
 8009b20:	1d7b      	adds	r3, r7, #5
 8009b22:	33ff      	adds	r3, #255	; 0xff
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2b3e      	cmp	r3, #62	; 0x3e
 8009b28:	d81c      	bhi.n	8009b64 <USB_EPStartXfer+0x19c>
 8009b2a:	1d7b      	adds	r3, r7, #5
 8009b2c:	33ff      	adds	r3, #255	; 0xff
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	085b      	lsrs	r3, r3, #1
 8009b32:	1c7a      	adds	r2, r7, #1
 8009b34:	32ff      	adds	r2, #255	; 0xff
 8009b36:	6013      	str	r3, [r2, #0]
 8009b38:	1d7b      	adds	r3, r7, #5
 8009b3a:	33ff      	adds	r3, #255	; 0xff
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2201      	movs	r2, #1
 8009b40:	4013      	ands	r3, r2
 8009b42:	d006      	beq.n	8009b52 <USB_EPStartXfer+0x18a>
 8009b44:	1c7b      	adds	r3, r7, #1
 8009b46:	33ff      	adds	r3, #255	; 0xff
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	1c7a      	adds	r2, r7, #1
 8009b4e:	32ff      	adds	r2, #255	; 0xff
 8009b50:	6013      	str	r3, [r2, #0]
 8009b52:	1c7b      	adds	r3, r7, #1
 8009b54:	33ff      	adds	r3, #255	; 0xff
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	029b      	lsls	r3, r3, #10
 8009b5c:	b29a      	uxth	r2, r3
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b60:	801a      	strh	r2, [r3, #0]
 8009b62:	e03a      	b.n	8009bda <USB_EPStartXfer+0x212>
 8009b64:	1d7b      	adds	r3, r7, #5
 8009b66:	33ff      	adds	r3, #255	; 0xff
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	095b      	lsrs	r3, r3, #5
 8009b6c:	1c7a      	adds	r2, r7, #1
 8009b6e:	32ff      	adds	r2, #255	; 0xff
 8009b70:	6013      	str	r3, [r2, #0]
 8009b72:	1d7b      	adds	r3, r7, #5
 8009b74:	33ff      	adds	r3, #255	; 0xff
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	221f      	movs	r2, #31
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	d106      	bne.n	8009b8c <USB_EPStartXfer+0x1c4>
 8009b7e:	1c7b      	adds	r3, r7, #1
 8009b80:	33ff      	adds	r3, #255	; 0xff
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	3b01      	subs	r3, #1
 8009b86:	1c7a      	adds	r2, r7, #1
 8009b88:	32ff      	adds	r2, #255	; 0xff
 8009b8a:	6013      	str	r3, [r2, #0]
 8009b8c:	1c7b      	adds	r3, r7, #1
 8009b8e:	33ff      	adds	r3, #255	; 0xff
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	029b      	lsls	r3, r3, #10
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	4a7a      	ldr	r2, [pc, #488]	; (8009d84 <USB_EPStartXfer+0x3bc>)
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	b29a      	uxth	r2, r3
 8009b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba0:	801a      	strh	r2, [r3, #0]
 8009ba2:	e01a      	b.n	8009bda <USB_EPStartXfer+0x212>
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	785b      	ldrb	r3, [r3, #1]
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	d116      	bne.n	8009bda <USB_EPStartXfer+0x212>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2250      	movs	r2, #80	; 0x50
 8009bb0:	5a9b      	ldrh	r3, [r3, r2]
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	001a      	movs	r2, r3
 8009bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb8:	189b      	adds	r3, r3, r2
 8009bba:	633b      	str	r3, [r7, #48]	; 0x30
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	00da      	lsls	r2, r3, #3
 8009bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc4:	18d3      	adds	r3, r2, r3
 8009bc6:	4a6d      	ldr	r2, [pc, #436]	; (8009d7c <USB_EPStartXfer+0x3b4>)
 8009bc8:	4694      	mov	ip, r2
 8009bca:	4463      	add	r3, ip
 8009bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bce:	1d7b      	adds	r3, r7, #5
 8009bd0:	33ff      	adds	r3, #255	; 0xff
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	b29a      	uxth	r2, r3
 8009bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bd8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009bda:	2076      	movs	r0, #118	; 0x76
 8009bdc:	183b      	adds	r3, r7, r0
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	8952      	ldrh	r2, [r2, #10]
 8009be2:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	6959      	ldr	r1, [r3, #20]
 8009be8:	1d7b      	adds	r3, r7, #5
 8009bea:	33ff      	adds	r3, #255	; 0xff
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	b29c      	uxth	r4, r3
 8009bf0:	183b      	adds	r3, r7, r0
 8009bf2:	881a      	ldrh	r2, [r3, #0]
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	0023      	movs	r3, r4
 8009bf8:	f001 f8da 	bl	800adb0 <USB_WritePMA>
            ep->xfer_buff += len;
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	695a      	ldr	r2, [r3, #20]
 8009c00:	1d7b      	adds	r3, r7, #5
 8009c02:	33ff      	adds	r3, #255	; 0xff
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	18d2      	adds	r2, r2, r3
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	6a1a      	ldr	r2, [r3, #32]
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	691b      	ldr	r3, [r3, #16]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d908      	bls.n	8009c2a <USB_EPStartXfer+0x262>
            {
              ep->xfer_len_db -= len;
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	6a1a      	ldr	r2, [r3, #32]
 8009c1c:	1d7b      	adds	r3, r7, #5
 8009c1e:	33ff      	adds	r3, #255	; 0xff
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	1ad2      	subs	r2, r2, r3
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	621a      	str	r2, [r3, #32]
 8009c28:	e007      	b.n	8009c3a <USB_EPStartXfer+0x272>
            }
            else
            {
              len = ep->xfer_len_db;
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	1d7a      	adds	r2, r7, #5
 8009c30:	32ff      	adds	r2, #255	; 0xff
 8009c32:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	2200      	movs	r2, #0
 8009c38:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	785b      	ldrb	r3, [r3, #1]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d166      	bne.n	8009d10 <USB_EPStartXfer+0x348>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	61bb      	str	r3, [r7, #24]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2250      	movs	r2, #80	; 0x50
 8009c4a:	5a9b      	ldrh	r3, [r3, r2]
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	001a      	movs	r2, r3
 8009c50:	69bb      	ldr	r3, [r7, #24]
 8009c52:	189b      	adds	r3, r3, r2
 8009c54:	61bb      	str	r3, [r7, #24]
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	00da      	lsls	r2, r3, #3
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	18d3      	adds	r3, r2, r3
 8009c60:	4a43      	ldr	r2, [pc, #268]	; (8009d70 <USB_EPStartXfer+0x3a8>)
 8009c62:	4694      	mov	ip, r2
 8009c64:	4463      	add	r3, ip
 8009c66:	617b      	str	r3, [r7, #20]
 8009c68:	1d7b      	adds	r3, r7, #5
 8009c6a:	33ff      	adds	r3, #255	; 0xff
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d110      	bne.n	8009c94 <USB_EPStartXfer+0x2cc>
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	881b      	ldrh	r3, [r3, #0]
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	4a41      	ldr	r2, [pc, #260]	; (8009d80 <USB_EPStartXfer+0x3b8>)
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	801a      	strh	r2, [r3, #0]
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	881b      	ldrh	r3, [r3, #0]
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	4a3e      	ldr	r2, [pc, #248]	; (8009d84 <USB_EPStartXfer+0x3bc>)
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	b29a      	uxth	r2, r3
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	801a      	strh	r2, [r3, #0]
 8009c92:	e05a      	b.n	8009d4a <USB_EPStartXfer+0x382>
 8009c94:	1d7b      	adds	r3, r7, #5
 8009c96:	33ff      	adds	r3, #255	; 0xff
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b3e      	cmp	r3, #62	; 0x3e
 8009c9c:	d81a      	bhi.n	8009cd4 <USB_EPStartXfer+0x30c>
 8009c9e:	1d7b      	adds	r3, r7, #5
 8009ca0:	33ff      	adds	r3, #255	; 0xff
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	085b      	lsrs	r3, r3, #1
 8009ca6:	21fc      	movs	r1, #252	; 0xfc
 8009ca8:	187a      	adds	r2, r7, r1
 8009caa:	6013      	str	r3, [r2, #0]
 8009cac:	1d7b      	adds	r3, r7, #5
 8009cae:	33ff      	adds	r3, #255	; 0xff
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	d004      	beq.n	8009cc2 <USB_EPStartXfer+0x2fa>
 8009cb8:	187b      	adds	r3, r7, r1
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	187a      	adds	r2, r7, r1
 8009cc0:	6013      	str	r3, [r2, #0]
 8009cc2:	23fc      	movs	r3, #252	; 0xfc
 8009cc4:	18fb      	adds	r3, r7, r3
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	029b      	lsls	r3, r3, #10
 8009ccc:	b29a      	uxth	r2, r3
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	801a      	strh	r2, [r3, #0]
 8009cd2:	e03a      	b.n	8009d4a <USB_EPStartXfer+0x382>
 8009cd4:	1d7b      	adds	r3, r7, #5
 8009cd6:	33ff      	adds	r3, #255	; 0xff
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	095b      	lsrs	r3, r3, #5
 8009cdc:	21fc      	movs	r1, #252	; 0xfc
 8009cde:	187a      	adds	r2, r7, r1
 8009ce0:	6013      	str	r3, [r2, #0]
 8009ce2:	1d7b      	adds	r3, r7, #5
 8009ce4:	33ff      	adds	r3, #255	; 0xff
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	221f      	movs	r2, #31
 8009cea:	4013      	ands	r3, r2
 8009cec:	d104      	bne.n	8009cf8 <USB_EPStartXfer+0x330>
 8009cee:	187b      	adds	r3, r7, r1
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3b01      	subs	r3, #1
 8009cf4:	187a      	adds	r2, r7, r1
 8009cf6:	6013      	str	r3, [r2, #0]
 8009cf8:	23fc      	movs	r3, #252	; 0xfc
 8009cfa:	18fb      	adds	r3, r7, r3
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	029b      	lsls	r3, r3, #10
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	4a1f      	ldr	r2, [pc, #124]	; (8009d84 <USB_EPStartXfer+0x3bc>)
 8009d06:	4313      	orrs	r3, r2
 8009d08:	b29a      	uxth	r2, r3
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	801a      	strh	r2, [r3, #0]
 8009d0e:	e01c      	b.n	8009d4a <USB_EPStartXfer+0x382>
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	785b      	ldrb	r3, [r3, #1]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d118      	bne.n	8009d4a <USB_EPStartXfer+0x382>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	623b      	str	r3, [r7, #32]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2250      	movs	r2, #80	; 0x50
 8009d20:	5a9b      	ldrh	r3, [r3, r2]
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	001a      	movs	r2, r3
 8009d26:	6a3b      	ldr	r3, [r7, #32]
 8009d28:	189b      	adds	r3, r3, r2
 8009d2a:	623b      	str	r3, [r7, #32]
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	00da      	lsls	r2, r3, #3
 8009d32:	6a3b      	ldr	r3, [r7, #32]
 8009d34:	18d3      	adds	r3, r2, r3
 8009d36:	4a0e      	ldr	r2, [pc, #56]	; (8009d70 <USB_EPStartXfer+0x3a8>)
 8009d38:	4694      	mov	ip, r2
 8009d3a:	4463      	add	r3, ip
 8009d3c:	61fb      	str	r3, [r7, #28]
 8009d3e:	1d7b      	adds	r3, r7, #5
 8009d40:	33ff      	adds	r3, #255	; 0xff
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	b29a      	uxth	r2, r3
 8009d46:	69fb      	ldr	r3, [r7, #28]
 8009d48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009d4a:	2076      	movs	r0, #118	; 0x76
 8009d4c:	183b      	adds	r3, r7, r0
 8009d4e:	683a      	ldr	r2, [r7, #0]
 8009d50:	8912      	ldrh	r2, [r2, #8]
 8009d52:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	6959      	ldr	r1, [r3, #20]
 8009d58:	1d7b      	adds	r3, r7, #5
 8009d5a:	33ff      	adds	r3, #255	; 0xff
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	b29c      	uxth	r4, r3
 8009d60:	183b      	adds	r3, r7, r0
 8009d62:	881a      	ldrh	r2, [r3, #0]
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	0023      	movs	r3, r4
 8009d68:	f001 f822 	bl	800adb0 <USB_WritePMA>
 8009d6c:	e301      	b.n	800a372 <USB_EPStartXfer+0x9aa>
 8009d6e:	46c0      	nop			; (mov r8, r8)
 8009d70:	00000402 	.word	0x00000402
 8009d74:	ffff8f8f 	.word	0xffff8f8f
 8009d78:	ffff8180 	.word	0xffff8180
 8009d7c:	00000406 	.word	0x00000406
 8009d80:	ffff83ff 	.word	0xffff83ff
 8009d84:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	785b      	ldrb	r3, [r3, #1]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d166      	bne.n	8009e5e <USB_EPStartXfer+0x496>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2250      	movs	r2, #80	; 0x50
 8009d98:	5a9b      	ldrh	r3, [r3, r2]
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	001a      	movs	r2, r3
 8009d9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009da0:	189b      	adds	r3, r3, r2
 8009da2:	64bb      	str	r3, [r7, #72]	; 0x48
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	00da      	lsls	r2, r3, #3
 8009daa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009dac:	18d3      	adds	r3, r2, r3
 8009dae:	4ac3      	ldr	r2, [pc, #780]	; (800a0bc <USB_EPStartXfer+0x6f4>)
 8009db0:	4694      	mov	ip, r2
 8009db2:	4463      	add	r3, ip
 8009db4:	647b      	str	r3, [r7, #68]	; 0x44
 8009db6:	1d7b      	adds	r3, r7, #5
 8009db8:	33ff      	adds	r3, #255	; 0xff
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d110      	bne.n	8009de2 <USB_EPStartXfer+0x41a>
 8009dc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dc2:	881b      	ldrh	r3, [r3, #0]
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	4abe      	ldr	r2, [pc, #760]	; (800a0c0 <USB_EPStartXfer+0x6f8>)
 8009dc8:	4013      	ands	r3, r2
 8009dca:	b29a      	uxth	r2, r3
 8009dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dce:	801a      	strh	r2, [r3, #0]
 8009dd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dd2:	881b      	ldrh	r3, [r3, #0]
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	4abb      	ldr	r2, [pc, #748]	; (800a0c4 <USB_EPStartXfer+0x6fc>)
 8009dd8:	4313      	orrs	r3, r2
 8009dda:	b29a      	uxth	r2, r3
 8009ddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dde:	801a      	strh	r2, [r3, #0]
 8009de0:	e05a      	b.n	8009e98 <USB_EPStartXfer+0x4d0>
 8009de2:	1d7b      	adds	r3, r7, #5
 8009de4:	33ff      	adds	r3, #255	; 0xff
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b3e      	cmp	r3, #62	; 0x3e
 8009dea:	d81a      	bhi.n	8009e22 <USB_EPStartXfer+0x45a>
 8009dec:	1d7b      	adds	r3, r7, #5
 8009dee:	33ff      	adds	r3, #255	; 0xff
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	085b      	lsrs	r3, r3, #1
 8009df4:	21f8      	movs	r1, #248	; 0xf8
 8009df6:	187a      	adds	r2, r7, r1
 8009df8:	6013      	str	r3, [r2, #0]
 8009dfa:	1d7b      	adds	r3, r7, #5
 8009dfc:	33ff      	adds	r3, #255	; 0xff
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2201      	movs	r2, #1
 8009e02:	4013      	ands	r3, r2
 8009e04:	d004      	beq.n	8009e10 <USB_EPStartXfer+0x448>
 8009e06:	187b      	adds	r3, r7, r1
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	187a      	adds	r2, r7, r1
 8009e0e:	6013      	str	r3, [r2, #0]
 8009e10:	23f8      	movs	r3, #248	; 0xf8
 8009e12:	18fb      	adds	r3, r7, r3
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	029b      	lsls	r3, r3, #10
 8009e1a:	b29a      	uxth	r2, r3
 8009e1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e1e:	801a      	strh	r2, [r3, #0]
 8009e20:	e03a      	b.n	8009e98 <USB_EPStartXfer+0x4d0>
 8009e22:	1d7b      	adds	r3, r7, #5
 8009e24:	33ff      	adds	r3, #255	; 0xff
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	095b      	lsrs	r3, r3, #5
 8009e2a:	21f8      	movs	r1, #248	; 0xf8
 8009e2c:	187a      	adds	r2, r7, r1
 8009e2e:	6013      	str	r3, [r2, #0]
 8009e30:	1d7b      	adds	r3, r7, #5
 8009e32:	33ff      	adds	r3, #255	; 0xff
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	221f      	movs	r2, #31
 8009e38:	4013      	ands	r3, r2
 8009e3a:	d104      	bne.n	8009e46 <USB_EPStartXfer+0x47e>
 8009e3c:	187b      	adds	r3, r7, r1
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	3b01      	subs	r3, #1
 8009e42:	187a      	adds	r2, r7, r1
 8009e44:	6013      	str	r3, [r2, #0]
 8009e46:	23f8      	movs	r3, #248	; 0xf8
 8009e48:	18fb      	adds	r3, r7, r3
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	029b      	lsls	r3, r3, #10
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	4a9c      	ldr	r2, [pc, #624]	; (800a0c4 <USB_EPStartXfer+0x6fc>)
 8009e54:	4313      	orrs	r3, r2
 8009e56:	b29a      	uxth	r2, r3
 8009e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e5a:	801a      	strh	r2, [r3, #0]
 8009e5c:	e01c      	b.n	8009e98 <USB_EPStartXfer+0x4d0>
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	785b      	ldrb	r3, [r3, #1]
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d118      	bne.n	8009e98 <USB_EPStartXfer+0x4d0>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	653b      	str	r3, [r7, #80]	; 0x50
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2250      	movs	r2, #80	; 0x50
 8009e6e:	5a9b      	ldrh	r3, [r3, r2]
 8009e70:	b29b      	uxth	r3, r3
 8009e72:	001a      	movs	r2, r3
 8009e74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e76:	189b      	adds	r3, r3, r2
 8009e78:	653b      	str	r3, [r7, #80]	; 0x50
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	781b      	ldrb	r3, [r3, #0]
 8009e7e:	00da      	lsls	r2, r3, #3
 8009e80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e82:	18d3      	adds	r3, r2, r3
 8009e84:	4a8d      	ldr	r2, [pc, #564]	; (800a0bc <USB_EPStartXfer+0x6f4>)
 8009e86:	4694      	mov	ip, r2
 8009e88:	4463      	add	r3, ip
 8009e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e8c:	1d7b      	adds	r3, r7, #5
 8009e8e:	33ff      	adds	r3, #255	; 0xff
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	b29a      	uxth	r2, r3
 8009e94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e96:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009e98:	2076      	movs	r0, #118	; 0x76
 8009e9a:	183b      	adds	r3, r7, r0
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	8912      	ldrh	r2, [r2, #8]
 8009ea0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	6959      	ldr	r1, [r3, #20]
 8009ea6:	1d7b      	adds	r3, r7, #5
 8009ea8:	33ff      	adds	r3, #255	; 0xff
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	b29c      	uxth	r4, r3
 8009eae:	183b      	adds	r3, r7, r0
 8009eb0:	881a      	ldrh	r2, [r3, #0]
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	0023      	movs	r3, r4
 8009eb6:	f000 ff7b 	bl	800adb0 <USB_WritePMA>
            ep->xfer_buff += len;
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	695a      	ldr	r2, [r3, #20]
 8009ebe:	1d7b      	adds	r3, r7, #5
 8009ec0:	33ff      	adds	r3, #255	; 0xff
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	18d2      	adds	r2, r2, r3
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	6a1a      	ldr	r2, [r3, #32]
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	691b      	ldr	r3, [r3, #16]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d908      	bls.n	8009ee8 <USB_EPStartXfer+0x520>
            {
              ep->xfer_len_db -= len;
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	6a1a      	ldr	r2, [r3, #32]
 8009eda:	1d7b      	adds	r3, r7, #5
 8009edc:	33ff      	adds	r3, #255	; 0xff
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	1ad2      	subs	r2, r2, r3
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	621a      	str	r2, [r3, #32]
 8009ee6:	e007      	b.n	8009ef8 <USB_EPStartXfer+0x530>
            }
            else
            {
              len = ep->xfer_len_db;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	6a1b      	ldr	r3, [r3, #32]
 8009eec:	1d7a      	adds	r2, r7, #5
 8009eee:	32ff      	adds	r2, #255	; 0xff
 8009ef0:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	643b      	str	r3, [r7, #64]	; 0x40
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	785b      	ldrb	r3, [r3, #1]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d166      	bne.n	8009fd2 <USB_EPStartXfer+0x60a>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2250      	movs	r2, #80	; 0x50
 8009f0c:	5a9b      	ldrh	r3, [r3, r2]
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	001a      	movs	r2, r3
 8009f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f14:	189b      	adds	r3, r3, r2
 8009f16:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	00da      	lsls	r2, r3, #3
 8009f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f20:	18d3      	adds	r3, r2, r3
 8009f22:	4a69      	ldr	r2, [pc, #420]	; (800a0c8 <USB_EPStartXfer+0x700>)
 8009f24:	4694      	mov	ip, r2
 8009f26:	4463      	add	r3, ip
 8009f28:	637b      	str	r3, [r7, #52]	; 0x34
 8009f2a:	1d7b      	adds	r3, r7, #5
 8009f2c:	33ff      	adds	r3, #255	; 0xff
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d110      	bne.n	8009f56 <USB_EPStartXfer+0x58e>
 8009f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f36:	881b      	ldrh	r3, [r3, #0]
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	4a61      	ldr	r2, [pc, #388]	; (800a0c0 <USB_EPStartXfer+0x6f8>)
 8009f3c:	4013      	ands	r3, r2
 8009f3e:	b29a      	uxth	r2, r3
 8009f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f42:	801a      	strh	r2, [r3, #0]
 8009f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f46:	881b      	ldrh	r3, [r3, #0]
 8009f48:	b29b      	uxth	r3, r3
 8009f4a:	4a5e      	ldr	r2, [pc, #376]	; (800a0c4 <USB_EPStartXfer+0x6fc>)
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	b29a      	uxth	r2, r3
 8009f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f52:	801a      	strh	r2, [r3, #0]
 8009f54:	e058      	b.n	800a008 <USB_EPStartXfer+0x640>
 8009f56:	1d7b      	adds	r3, r7, #5
 8009f58:	33ff      	adds	r3, #255	; 0xff
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2b3e      	cmp	r3, #62	; 0x3e
 8009f5e:	d81a      	bhi.n	8009f96 <USB_EPStartXfer+0x5ce>
 8009f60:	1d7b      	adds	r3, r7, #5
 8009f62:	33ff      	adds	r3, #255	; 0xff
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	085b      	lsrs	r3, r3, #1
 8009f68:	21f4      	movs	r1, #244	; 0xf4
 8009f6a:	187a      	adds	r2, r7, r1
 8009f6c:	6013      	str	r3, [r2, #0]
 8009f6e:	1d7b      	adds	r3, r7, #5
 8009f70:	33ff      	adds	r3, #255	; 0xff
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2201      	movs	r2, #1
 8009f76:	4013      	ands	r3, r2
 8009f78:	d004      	beq.n	8009f84 <USB_EPStartXfer+0x5bc>
 8009f7a:	187b      	adds	r3, r7, r1
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	3301      	adds	r3, #1
 8009f80:	187a      	adds	r2, r7, r1
 8009f82:	6013      	str	r3, [r2, #0]
 8009f84:	23f4      	movs	r3, #244	; 0xf4
 8009f86:	18fb      	adds	r3, r7, r3
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	029b      	lsls	r3, r3, #10
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f92:	801a      	strh	r2, [r3, #0]
 8009f94:	e038      	b.n	800a008 <USB_EPStartXfer+0x640>
 8009f96:	1d7b      	adds	r3, r7, #5
 8009f98:	33ff      	adds	r3, #255	; 0xff
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	095b      	lsrs	r3, r3, #5
 8009f9e:	21f4      	movs	r1, #244	; 0xf4
 8009fa0:	187a      	adds	r2, r7, r1
 8009fa2:	6013      	str	r3, [r2, #0]
 8009fa4:	1d7b      	adds	r3, r7, #5
 8009fa6:	33ff      	adds	r3, #255	; 0xff
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	221f      	movs	r2, #31
 8009fac:	4013      	ands	r3, r2
 8009fae:	d104      	bne.n	8009fba <USB_EPStartXfer+0x5f2>
 8009fb0:	187b      	adds	r3, r7, r1
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	187a      	adds	r2, r7, r1
 8009fb8:	6013      	str	r3, [r2, #0]
 8009fba:	23f4      	movs	r3, #244	; 0xf4
 8009fbc:	18fb      	adds	r3, r7, r3
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	029b      	lsls	r3, r3, #10
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	4a3f      	ldr	r2, [pc, #252]	; (800a0c4 <USB_EPStartXfer+0x6fc>)
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fce:	801a      	strh	r2, [r3, #0]
 8009fd0:	e01a      	b.n	800a008 <USB_EPStartXfer+0x640>
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	785b      	ldrb	r3, [r3, #1]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d116      	bne.n	800a008 <USB_EPStartXfer+0x640>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2250      	movs	r2, #80	; 0x50
 8009fde:	5a9b      	ldrh	r3, [r3, r2]
 8009fe0:	b29b      	uxth	r3, r3
 8009fe2:	001a      	movs	r2, r3
 8009fe4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fe6:	189b      	adds	r3, r3, r2
 8009fe8:	643b      	str	r3, [r7, #64]	; 0x40
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	00da      	lsls	r2, r3, #3
 8009ff0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ff2:	18d3      	adds	r3, r2, r3
 8009ff4:	4a34      	ldr	r2, [pc, #208]	; (800a0c8 <USB_EPStartXfer+0x700>)
 8009ff6:	4694      	mov	ip, r2
 8009ff8:	4463      	add	r3, ip
 8009ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ffc:	1d7b      	adds	r3, r7, #5
 8009ffe:	33ff      	adds	r3, #255	; 0xff
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	b29a      	uxth	r2, r3
 800a004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a006:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a008:	2076      	movs	r0, #118	; 0x76
 800a00a:	183b      	adds	r3, r7, r0
 800a00c:	683a      	ldr	r2, [r7, #0]
 800a00e:	8952      	ldrh	r2, [r2, #10]
 800a010:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	6959      	ldr	r1, [r3, #20]
 800a016:	1d7b      	adds	r3, r7, #5
 800a018:	33ff      	adds	r3, #255	; 0xff
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	b29c      	uxth	r4, r3
 800a01e:	183b      	adds	r3, r7, r0
 800a020:	881a      	ldrh	r2, [r3, #0]
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	0023      	movs	r3, r4
 800a026:	f000 fec3 	bl	800adb0 <USB_WritePMA>
 800a02a:	e1a2      	b.n	800a372 <USB_EPStartXfer+0x9aa>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	6a1b      	ldr	r3, [r3, #32]
 800a030:	1d7a      	adds	r2, r7, #5
 800a032:	32ff      	adds	r2, #255	; 0xff
 800a034:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	18d3      	adds	r3, r2, r3
 800a040:	881b      	ldrh	r3, [r3, #0]
 800a042:	b29a      	uxth	r2, r3
 800a044:	2062      	movs	r0, #98	; 0x62
 800a046:	183b      	adds	r3, r7, r0
 800a048:	4920      	ldr	r1, [pc, #128]	; (800a0cc <USB_EPStartXfer+0x704>)
 800a04a:	400a      	ands	r2, r1
 800a04c:	801a      	strh	r2, [r3, #0]
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	009b      	lsls	r3, r3, #2
 800a056:	18d3      	adds	r3, r2, r3
 800a058:	183a      	adds	r2, r7, r0
 800a05a:	8812      	ldrh	r2, [r2, #0]
 800a05c:	491c      	ldr	r1, [pc, #112]	; (800a0d0 <USB_EPStartXfer+0x708>)
 800a05e:	430a      	orrs	r2, r1
 800a060:	b292      	uxth	r2, r2
 800a062:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2250      	movs	r2, #80	; 0x50
 800a06c:	5a9b      	ldrh	r3, [r3, r2]
 800a06e:	b29b      	uxth	r3, r3
 800a070:	001a      	movs	r2, r3
 800a072:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a074:	189b      	adds	r3, r3, r2
 800a076:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	00da      	lsls	r2, r3, #3
 800a07e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a080:	18d3      	adds	r3, r2, r3
 800a082:	4a0e      	ldr	r2, [pc, #56]	; (800a0bc <USB_EPStartXfer+0x6f4>)
 800a084:	4694      	mov	ip, r2
 800a086:	4463      	add	r3, ip
 800a088:	65bb      	str	r3, [r7, #88]	; 0x58
 800a08a:	1d7b      	adds	r3, r7, #5
 800a08c:	33ff      	adds	r3, #255	; 0xff
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	b29a      	uxth	r2, r3
 800a092:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a094:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a096:	2076      	movs	r0, #118	; 0x76
 800a098:	183b      	adds	r3, r7, r0
 800a09a:	683a      	ldr	r2, [r7, #0]
 800a09c:	8912      	ldrh	r2, [r2, #8]
 800a09e:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	6959      	ldr	r1, [r3, #20]
 800a0a4:	1d7b      	adds	r3, r7, #5
 800a0a6:	33ff      	adds	r3, #255	; 0xff
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	b29c      	uxth	r4, r3
 800a0ac:	183b      	adds	r3, r7, r0
 800a0ae:	881a      	ldrh	r2, [r3, #0]
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	0023      	movs	r3, r4
 800a0b4:	f000 fe7c 	bl	800adb0 <USB_WritePMA>
 800a0b8:	e15b      	b.n	800a372 <USB_EPStartXfer+0x9aa>
 800a0ba:	46c0      	nop			; (mov r8, r8)
 800a0bc:	00000402 	.word	0x00000402
 800a0c0:	ffff83ff 	.word	0xffff83ff
 800a0c4:	ffff8000 	.word	0xffff8000
 800a0c8:	00000406 	.word	0x00000406
 800a0cc:	ffff8e8f 	.word	0xffff8e8f
 800a0d0:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	6a1a      	ldr	r2, [r3, #32]
 800a0d8:	1d7b      	adds	r3, r7, #5
 800a0da:	33ff      	adds	r3, #255	; 0xff
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	1ad2      	subs	r2, r2, r3
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	18d3      	adds	r3, r2, r3
 800a0ee:	881b      	ldrh	r3, [r3, #0]
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	001a      	movs	r2, r3
 800a0f4:	2340      	movs	r3, #64	; 0x40
 800a0f6:	4013      	ands	r3, r2
 800a0f8:	d100      	bne.n	800a0fc <USB_EPStartXfer+0x734>
 800a0fa:	e099      	b.n	800a230 <USB_EPStartXfer+0x868>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	673b      	str	r3, [r7, #112]	; 0x70
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	785b      	ldrb	r3, [r3, #1]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d166      	bne.n	800a1d6 <USB_EPStartXfer+0x80e>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2250      	movs	r2, #80	; 0x50
 800a110:	5a9b      	ldrh	r3, [r3, r2]
 800a112:	b29b      	uxth	r3, r3
 800a114:	001a      	movs	r2, r3
 800a116:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a118:	189b      	adds	r3, r3, r2
 800a11a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	00da      	lsls	r2, r3, #3
 800a122:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a124:	18d3      	adds	r3, r2, r3
 800a126:	4ad0      	ldr	r2, [pc, #832]	; (800a468 <USB_EPStartXfer+0xaa0>)
 800a128:	4694      	mov	ip, r2
 800a12a:	4463      	add	r3, ip
 800a12c:	667b      	str	r3, [r7, #100]	; 0x64
 800a12e:	1d7b      	adds	r3, r7, #5
 800a130:	33ff      	adds	r3, #255	; 0xff
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d110      	bne.n	800a15a <USB_EPStartXfer+0x792>
 800a138:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a13a:	881b      	ldrh	r3, [r3, #0]
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	4acb      	ldr	r2, [pc, #812]	; (800a46c <USB_EPStartXfer+0xaa4>)
 800a140:	4013      	ands	r3, r2
 800a142:	b29a      	uxth	r2, r3
 800a144:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a146:	801a      	strh	r2, [r3, #0]
 800a148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a14a:	881b      	ldrh	r3, [r3, #0]
 800a14c:	b29b      	uxth	r3, r3
 800a14e:	4ac8      	ldr	r2, [pc, #800]	; (800a470 <USB_EPStartXfer+0xaa8>)
 800a150:	4313      	orrs	r3, r2
 800a152:	b29a      	uxth	r2, r3
 800a154:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a156:	801a      	strh	r2, [r3, #0]
 800a158:	e058      	b.n	800a20c <USB_EPStartXfer+0x844>
 800a15a:	1d7b      	adds	r3, r7, #5
 800a15c:	33ff      	adds	r3, #255	; 0xff
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2b3e      	cmp	r3, #62	; 0x3e
 800a162:	d81a      	bhi.n	800a19a <USB_EPStartXfer+0x7d2>
 800a164:	1d7b      	adds	r3, r7, #5
 800a166:	33ff      	adds	r3, #255	; 0xff
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	085b      	lsrs	r3, r3, #1
 800a16c:	21f0      	movs	r1, #240	; 0xf0
 800a16e:	187a      	adds	r2, r7, r1
 800a170:	6013      	str	r3, [r2, #0]
 800a172:	1d7b      	adds	r3, r7, #5
 800a174:	33ff      	adds	r3, #255	; 0xff
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	2201      	movs	r2, #1
 800a17a:	4013      	ands	r3, r2
 800a17c:	d004      	beq.n	800a188 <USB_EPStartXfer+0x7c0>
 800a17e:	187b      	adds	r3, r7, r1
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3301      	adds	r3, #1
 800a184:	187a      	adds	r2, r7, r1
 800a186:	6013      	str	r3, [r2, #0]
 800a188:	23f0      	movs	r3, #240	; 0xf0
 800a18a:	18fb      	adds	r3, r7, r3
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	b29b      	uxth	r3, r3
 800a190:	029b      	lsls	r3, r3, #10
 800a192:	b29a      	uxth	r2, r3
 800a194:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a196:	801a      	strh	r2, [r3, #0]
 800a198:	e038      	b.n	800a20c <USB_EPStartXfer+0x844>
 800a19a:	1d7b      	adds	r3, r7, #5
 800a19c:	33ff      	adds	r3, #255	; 0xff
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	095b      	lsrs	r3, r3, #5
 800a1a2:	21f0      	movs	r1, #240	; 0xf0
 800a1a4:	187a      	adds	r2, r7, r1
 800a1a6:	6013      	str	r3, [r2, #0]
 800a1a8:	1d7b      	adds	r3, r7, #5
 800a1aa:	33ff      	adds	r3, #255	; 0xff
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	221f      	movs	r2, #31
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	d104      	bne.n	800a1be <USB_EPStartXfer+0x7f6>
 800a1b4:	187b      	adds	r3, r7, r1
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	3b01      	subs	r3, #1
 800a1ba:	187a      	adds	r2, r7, r1
 800a1bc:	6013      	str	r3, [r2, #0]
 800a1be:	23f0      	movs	r3, #240	; 0xf0
 800a1c0:	18fb      	adds	r3, r7, r3
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	029b      	lsls	r3, r3, #10
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	4aa9      	ldr	r2, [pc, #676]	; (800a470 <USB_EPStartXfer+0xaa8>)
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a1d2:	801a      	strh	r2, [r3, #0]
 800a1d4:	e01a      	b.n	800a20c <USB_EPStartXfer+0x844>
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	785b      	ldrb	r3, [r3, #1]
 800a1da:	2b01      	cmp	r3, #1
 800a1dc:	d116      	bne.n	800a20c <USB_EPStartXfer+0x844>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2250      	movs	r2, #80	; 0x50
 800a1e2:	5a9b      	ldrh	r3, [r3, r2]
 800a1e4:	b29b      	uxth	r3, r3
 800a1e6:	001a      	movs	r2, r3
 800a1e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1ea:	189b      	adds	r3, r3, r2
 800a1ec:	673b      	str	r3, [r7, #112]	; 0x70
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	00da      	lsls	r2, r3, #3
 800a1f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1f6:	18d3      	adds	r3, r2, r3
 800a1f8:	4a9b      	ldr	r2, [pc, #620]	; (800a468 <USB_EPStartXfer+0xaa0>)
 800a1fa:	4694      	mov	ip, r2
 800a1fc:	4463      	add	r3, ip
 800a1fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a200:	1d7b      	adds	r3, r7, #5
 800a202:	33ff      	adds	r3, #255	; 0xff
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	b29a      	uxth	r2, r3
 800a208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a20a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a20c:	2076      	movs	r0, #118	; 0x76
 800a20e:	183b      	adds	r3, r7, r0
 800a210:	683a      	ldr	r2, [r7, #0]
 800a212:	8952      	ldrh	r2, [r2, #10]
 800a214:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	6959      	ldr	r1, [r3, #20]
 800a21a:	1d7b      	adds	r3, r7, #5
 800a21c:	33ff      	adds	r3, #255	; 0xff
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	b29c      	uxth	r4, r3
 800a222:	183b      	adds	r3, r7, r0
 800a224:	881a      	ldrh	r2, [r3, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	0023      	movs	r3, r4
 800a22a:	f000 fdc1 	bl	800adb0 <USB_WritePMA>
 800a22e:	e0a0      	b.n	800a372 <USB_EPStartXfer+0x9aa>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	785b      	ldrb	r3, [r3, #1]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d166      	bne.n	800a306 <USB_EPStartXfer+0x93e>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2250      	movs	r2, #80	; 0x50
 800a240:	5a9b      	ldrh	r3, [r3, r2]
 800a242:	b29b      	uxth	r3, r3
 800a244:	001a      	movs	r2, r3
 800a246:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a248:	189b      	adds	r3, r3, r2
 800a24a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	00da      	lsls	r2, r3, #3
 800a252:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a254:	18d3      	adds	r3, r2, r3
 800a256:	4a87      	ldr	r2, [pc, #540]	; (800a474 <USB_EPStartXfer+0xaac>)
 800a258:	4694      	mov	ip, r2
 800a25a:	4463      	add	r3, ip
 800a25c:	67bb      	str	r3, [r7, #120]	; 0x78
 800a25e:	1d7b      	adds	r3, r7, #5
 800a260:	33ff      	adds	r3, #255	; 0xff
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d110      	bne.n	800a28a <USB_EPStartXfer+0x8c2>
 800a268:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a26a:	881b      	ldrh	r3, [r3, #0]
 800a26c:	b29b      	uxth	r3, r3
 800a26e:	4a7f      	ldr	r2, [pc, #508]	; (800a46c <USB_EPStartXfer+0xaa4>)
 800a270:	4013      	ands	r3, r2
 800a272:	b29a      	uxth	r2, r3
 800a274:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a276:	801a      	strh	r2, [r3, #0]
 800a278:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a27a:	881b      	ldrh	r3, [r3, #0]
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	4a7c      	ldr	r2, [pc, #496]	; (800a470 <USB_EPStartXfer+0xaa8>)
 800a280:	4313      	orrs	r3, r2
 800a282:	b29a      	uxth	r2, r3
 800a284:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a286:	801a      	strh	r2, [r3, #0]
 800a288:	e062      	b.n	800a350 <USB_EPStartXfer+0x988>
 800a28a:	1d7b      	adds	r3, r7, #5
 800a28c:	33ff      	adds	r3, #255	; 0xff
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2b3e      	cmp	r3, #62	; 0x3e
 800a292:	d81a      	bhi.n	800a2ca <USB_EPStartXfer+0x902>
 800a294:	1d7b      	adds	r3, r7, #5
 800a296:	33ff      	adds	r3, #255	; 0xff
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	085b      	lsrs	r3, r3, #1
 800a29c:	21ec      	movs	r1, #236	; 0xec
 800a29e:	187a      	adds	r2, r7, r1
 800a2a0:	6013      	str	r3, [r2, #0]
 800a2a2:	1d7b      	adds	r3, r7, #5
 800a2a4:	33ff      	adds	r3, #255	; 0xff
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	4013      	ands	r3, r2
 800a2ac:	d004      	beq.n	800a2b8 <USB_EPStartXfer+0x8f0>
 800a2ae:	187b      	adds	r3, r7, r1
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	187a      	adds	r2, r7, r1
 800a2b6:	6013      	str	r3, [r2, #0]
 800a2b8:	23ec      	movs	r3, #236	; 0xec
 800a2ba:	18fb      	adds	r3, r7, r3
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	029b      	lsls	r3, r3, #10
 800a2c2:	b29a      	uxth	r2, r3
 800a2c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2c6:	801a      	strh	r2, [r3, #0]
 800a2c8:	e042      	b.n	800a350 <USB_EPStartXfer+0x988>
 800a2ca:	1d7b      	adds	r3, r7, #5
 800a2cc:	33ff      	adds	r3, #255	; 0xff
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	095b      	lsrs	r3, r3, #5
 800a2d2:	21ec      	movs	r1, #236	; 0xec
 800a2d4:	187a      	adds	r2, r7, r1
 800a2d6:	6013      	str	r3, [r2, #0]
 800a2d8:	1d7b      	adds	r3, r7, #5
 800a2da:	33ff      	adds	r3, #255	; 0xff
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	221f      	movs	r2, #31
 800a2e0:	4013      	ands	r3, r2
 800a2e2:	d104      	bne.n	800a2ee <USB_EPStartXfer+0x926>
 800a2e4:	187b      	adds	r3, r7, r1
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	187a      	adds	r2, r7, r1
 800a2ec:	6013      	str	r3, [r2, #0]
 800a2ee:	23ec      	movs	r3, #236	; 0xec
 800a2f0:	18fb      	adds	r3, r7, r3
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	029b      	lsls	r3, r3, #10
 800a2f8:	b29b      	uxth	r3, r3
 800a2fa:	4a5d      	ldr	r2, [pc, #372]	; (800a470 <USB_EPStartXfer+0xaa8>)
 800a2fc:	4313      	orrs	r3, r2
 800a2fe:	b29a      	uxth	r2, r3
 800a300:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a302:	801a      	strh	r2, [r3, #0]
 800a304:	e024      	b.n	800a350 <USB_EPStartXfer+0x988>
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	785b      	ldrb	r3, [r3, #1]
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d120      	bne.n	800a350 <USB_EPStartXfer+0x988>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2184      	movs	r1, #132	; 0x84
 800a312:	187a      	adds	r2, r7, r1
 800a314:	6013      	str	r3, [r2, #0]
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2250      	movs	r2, #80	; 0x50
 800a31a:	5a9b      	ldrh	r3, [r3, r2]
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	001a      	movs	r2, r3
 800a320:	187b      	adds	r3, r7, r1
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	189b      	adds	r3, r3, r2
 800a326:	187a      	adds	r2, r7, r1
 800a328:	6013      	str	r3, [r2, #0]
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	00da      	lsls	r2, r3, #3
 800a330:	187b      	adds	r3, r7, r1
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	18d3      	adds	r3, r2, r3
 800a336:	4a4f      	ldr	r2, [pc, #316]	; (800a474 <USB_EPStartXfer+0xaac>)
 800a338:	4694      	mov	ip, r2
 800a33a:	4463      	add	r3, ip
 800a33c:	2180      	movs	r1, #128	; 0x80
 800a33e:	187a      	adds	r2, r7, r1
 800a340:	6013      	str	r3, [r2, #0]
 800a342:	1d7b      	adds	r3, r7, #5
 800a344:	33ff      	adds	r3, #255	; 0xff
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	b29a      	uxth	r2, r3
 800a34a:	187b      	adds	r3, r7, r1
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a350:	2076      	movs	r0, #118	; 0x76
 800a352:	183b      	adds	r3, r7, r0
 800a354:	683a      	ldr	r2, [r7, #0]
 800a356:	8912      	ldrh	r2, [r2, #8]
 800a358:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	6959      	ldr	r1, [r3, #20]
 800a35e:	1d7b      	adds	r3, r7, #5
 800a360:	33ff      	adds	r3, #255	; 0xff
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	b29c      	uxth	r4, r3
 800a366:	183b      	adds	r3, r7, r0
 800a368:	881a      	ldrh	r2, [r3, #0]
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	0023      	movs	r3, r4
 800a36e:	f000 fd1f 	bl	800adb0 <USB_WritePMA>
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	009b      	lsls	r3, r3, #2
 800a37a:	18d3      	adds	r3, r2, r3
 800a37c:	881b      	ldrh	r3, [r3, #0]
 800a37e:	b29a      	uxth	r2, r3
 800a380:	200a      	movs	r0, #10
 800a382:	183b      	adds	r3, r7, r0
 800a384:	493c      	ldr	r1, [pc, #240]	; (800a478 <USB_EPStartXfer+0xab0>)
 800a386:	400a      	ands	r2, r1
 800a388:	801a      	strh	r2, [r3, #0]
 800a38a:	183b      	adds	r3, r7, r0
 800a38c:	183a      	adds	r2, r7, r0
 800a38e:	8812      	ldrh	r2, [r2, #0]
 800a390:	2110      	movs	r1, #16
 800a392:	404a      	eors	r2, r1
 800a394:	801a      	strh	r2, [r3, #0]
 800a396:	183b      	adds	r3, r7, r0
 800a398:	183a      	adds	r2, r7, r0
 800a39a:	8812      	ldrh	r2, [r2, #0]
 800a39c:	2120      	movs	r1, #32
 800a39e:	404a      	eors	r2, r1
 800a3a0:	801a      	strh	r2, [r3, #0]
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	781b      	ldrb	r3, [r3, #0]
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	18d3      	adds	r3, r2, r3
 800a3ac:	183a      	adds	r2, r7, r0
 800a3ae:	8812      	ldrh	r2, [r2, #0]
 800a3b0:	4932      	ldr	r1, [pc, #200]	; (800a47c <USB_EPStartXfer+0xab4>)
 800a3b2:	430a      	orrs	r2, r1
 800a3b4:	b292      	uxth	r2, r2
 800a3b6:	801a      	strh	r2, [r3, #0]
 800a3b8:	f000 fbaf 	bl	800ab1a <USB_EPStartXfer+0x1152>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	7b1b      	ldrb	r3, [r3, #12]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d000      	beq.n	800a3c6 <USB_EPStartXfer+0x9fe>
 800a3c4:	e09e      	b.n	800a504 <USB_EPStartXfer+0xb3c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	699a      	ldr	r2, [r3, #24]
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	691b      	ldr	r3, [r3, #16]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d90d      	bls.n	800a3ee <USB_EPStartXfer+0xa26>
      {
        len = ep->maxpacket;
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	691b      	ldr	r3, [r3, #16]
 800a3d6:	1d7a      	adds	r2, r7, #5
 800a3d8:	32ff      	adds	r2, #255	; 0xff
 800a3da:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	699a      	ldr	r2, [r3, #24]
 800a3e0:	1d7b      	adds	r3, r7, #5
 800a3e2:	33ff      	adds	r3, #255	; 0xff
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	1ad2      	subs	r2, r2, r3
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	619a      	str	r2, [r3, #24]
 800a3ec:	e007      	b.n	800a3fe <USB_EPStartXfer+0xa36>
      }
      else
      {
        len = ep->xfer_len;
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	699b      	ldr	r3, [r3, #24]
 800a3f2:	1d7a      	adds	r2, r7, #5
 800a3f4:	32ff      	adds	r2, #255	; 0xff
 800a3f6:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2190      	movs	r1, #144	; 0x90
 800a402:	187a      	adds	r2, r7, r1
 800a404:	6013      	str	r3, [r2, #0]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2250      	movs	r2, #80	; 0x50
 800a40a:	5a9b      	ldrh	r3, [r3, r2]
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	001a      	movs	r2, r3
 800a410:	187b      	adds	r3, r7, r1
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	189b      	adds	r3, r3, r2
 800a416:	187a      	adds	r2, r7, r1
 800a418:	6013      	str	r3, [r2, #0]
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	00da      	lsls	r2, r3, #3
 800a420:	187b      	adds	r3, r7, r1
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	18d3      	adds	r3, r2, r3
 800a426:	4a10      	ldr	r2, [pc, #64]	; (800a468 <USB_EPStartXfer+0xaa0>)
 800a428:	4694      	mov	ip, r2
 800a42a:	4463      	add	r3, ip
 800a42c:	218c      	movs	r1, #140	; 0x8c
 800a42e:	187a      	adds	r2, r7, r1
 800a430:	6013      	str	r3, [r2, #0]
 800a432:	1d7b      	adds	r3, r7, #5
 800a434:	33ff      	adds	r3, #255	; 0xff
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d121      	bne.n	800a480 <USB_EPStartXfer+0xab8>
 800a43c:	187b      	adds	r3, r7, r1
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	881b      	ldrh	r3, [r3, #0]
 800a442:	b29b      	uxth	r3, r3
 800a444:	4a09      	ldr	r2, [pc, #36]	; (800a46c <USB_EPStartXfer+0xaa4>)
 800a446:	4013      	ands	r3, r2
 800a448:	b29a      	uxth	r2, r3
 800a44a:	187b      	adds	r3, r7, r1
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	801a      	strh	r2, [r3, #0]
 800a450:	187b      	adds	r3, r7, r1
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	881b      	ldrh	r3, [r3, #0]
 800a456:	b29b      	uxth	r3, r3
 800a458:	4a05      	ldr	r2, [pc, #20]	; (800a470 <USB_EPStartXfer+0xaa8>)
 800a45a:	4313      	orrs	r3, r2
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	187b      	adds	r3, r7, r1
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	801a      	strh	r2, [r3, #0]
 800a464:	e334      	b.n	800aad0 <USB_EPStartXfer+0x1108>
 800a466:	46c0      	nop			; (mov r8, r8)
 800a468:	00000406 	.word	0x00000406
 800a46c:	ffff83ff 	.word	0xffff83ff
 800a470:	ffff8000 	.word	0xffff8000
 800a474:	00000402 	.word	0x00000402
 800a478:	ffff8fbf 	.word	0xffff8fbf
 800a47c:	ffff8080 	.word	0xffff8080
 800a480:	1d7b      	adds	r3, r7, #5
 800a482:	33ff      	adds	r3, #255	; 0xff
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	2b3e      	cmp	r3, #62	; 0x3e
 800a488:	d81c      	bhi.n	800a4c4 <USB_EPStartXfer+0xafc>
 800a48a:	1d7b      	adds	r3, r7, #5
 800a48c:	33ff      	adds	r3, #255	; 0xff
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	085b      	lsrs	r3, r3, #1
 800a492:	21e8      	movs	r1, #232	; 0xe8
 800a494:	187a      	adds	r2, r7, r1
 800a496:	6013      	str	r3, [r2, #0]
 800a498:	1d7b      	adds	r3, r7, #5
 800a49a:	33ff      	adds	r3, #255	; 0xff
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	d004      	beq.n	800a4ae <USB_EPStartXfer+0xae6>
 800a4a4:	187b      	adds	r3, r7, r1
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	187a      	adds	r2, r7, r1
 800a4ac:	6013      	str	r3, [r2, #0]
 800a4ae:	23e8      	movs	r3, #232	; 0xe8
 800a4b0:	18fb      	adds	r3, r7, r3
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	029b      	lsls	r3, r3, #10
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	238c      	movs	r3, #140	; 0x8c
 800a4bc:	18fb      	adds	r3, r7, r3
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	801a      	strh	r2, [r3, #0]
 800a4c2:	e305      	b.n	800aad0 <USB_EPStartXfer+0x1108>
 800a4c4:	1d7b      	adds	r3, r7, #5
 800a4c6:	33ff      	adds	r3, #255	; 0xff
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	095b      	lsrs	r3, r3, #5
 800a4cc:	21e8      	movs	r1, #232	; 0xe8
 800a4ce:	187a      	adds	r2, r7, r1
 800a4d0:	6013      	str	r3, [r2, #0]
 800a4d2:	1d7b      	adds	r3, r7, #5
 800a4d4:	33ff      	adds	r3, #255	; 0xff
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	221f      	movs	r2, #31
 800a4da:	4013      	ands	r3, r2
 800a4dc:	d104      	bne.n	800a4e8 <USB_EPStartXfer+0xb20>
 800a4de:	187b      	adds	r3, r7, r1
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	187a      	adds	r2, r7, r1
 800a4e6:	6013      	str	r3, [r2, #0]
 800a4e8:	23e8      	movs	r3, #232	; 0xe8
 800a4ea:	18fb      	adds	r3, r7, r3
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	029b      	lsls	r3, r3, #10
 800a4f2:	b29b      	uxth	r3, r3
 800a4f4:	4aca      	ldr	r2, [pc, #808]	; (800a820 <USB_EPStartXfer+0xe58>)
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	b29a      	uxth	r2, r3
 800a4fa:	238c      	movs	r3, #140	; 0x8c
 800a4fc:	18fb      	adds	r3, r7, r3
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	801a      	strh	r2, [r3, #0]
 800a502:	e2e5      	b.n	800aad0 <USB_EPStartXfer+0x1108>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	78db      	ldrb	r3, [r3, #3]
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d000      	beq.n	800a50e <USB_EPStartXfer+0xb46>
 800a50c:	e16f      	b.n	800a7ee <USB_EPStartXfer+0xe26>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	785b      	ldrb	r3, [r3, #1]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d16f      	bne.n	800a5f6 <USB_EPStartXfer+0xc2e>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	21ac      	movs	r1, #172	; 0xac
 800a51a:	187a      	adds	r2, r7, r1
 800a51c:	6013      	str	r3, [r2, #0]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2250      	movs	r2, #80	; 0x50
 800a522:	5a9b      	ldrh	r3, [r3, r2]
 800a524:	b29b      	uxth	r3, r3
 800a526:	001a      	movs	r2, r3
 800a528:	187b      	adds	r3, r7, r1
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	189b      	adds	r3, r3, r2
 800a52e:	187a      	adds	r2, r7, r1
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	00da      	lsls	r2, r3, #3
 800a538:	187b      	adds	r3, r7, r1
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	18d3      	adds	r3, r2, r3
 800a53e:	4ab9      	ldr	r2, [pc, #740]	; (800a824 <USB_EPStartXfer+0xe5c>)
 800a540:	4694      	mov	ip, r2
 800a542:	4463      	add	r3, ip
 800a544:	21a8      	movs	r1, #168	; 0xa8
 800a546:	187a      	adds	r2, r7, r1
 800a548:	6013      	str	r3, [r2, #0]
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	691b      	ldr	r3, [r3, #16]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d114      	bne.n	800a57c <USB_EPStartXfer+0xbb4>
 800a552:	187b      	adds	r3, r7, r1
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	881b      	ldrh	r3, [r3, #0]
 800a558:	b29b      	uxth	r3, r3
 800a55a:	4ab3      	ldr	r2, [pc, #716]	; (800a828 <USB_EPStartXfer+0xe60>)
 800a55c:	4013      	ands	r3, r2
 800a55e:	b29a      	uxth	r2, r3
 800a560:	187b      	adds	r3, r7, r1
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	801a      	strh	r2, [r3, #0]
 800a566:	187b      	adds	r3, r7, r1
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	881b      	ldrh	r3, [r3, #0]
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	4aac      	ldr	r2, [pc, #688]	; (800a820 <USB_EPStartXfer+0xe58>)
 800a570:	4313      	orrs	r3, r2
 800a572:	b29a      	uxth	r2, r3
 800a574:	187b      	adds	r3, r7, r1
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	801a      	strh	r2, [r3, #0]
 800a57a:	e060      	b.n	800a63e <USB_EPStartXfer+0xc76>
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	691b      	ldr	r3, [r3, #16]
 800a580:	2b3e      	cmp	r3, #62	; 0x3e
 800a582:	d81a      	bhi.n	800a5ba <USB_EPStartXfer+0xbf2>
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	085b      	lsrs	r3, r3, #1
 800a58a:	21e4      	movs	r1, #228	; 0xe4
 800a58c:	187a      	adds	r2, r7, r1
 800a58e:	6013      	str	r3, [r2, #0]
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	691b      	ldr	r3, [r3, #16]
 800a594:	2201      	movs	r2, #1
 800a596:	4013      	ands	r3, r2
 800a598:	d004      	beq.n	800a5a4 <USB_EPStartXfer+0xbdc>
 800a59a:	187b      	adds	r3, r7, r1
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	3301      	adds	r3, #1
 800a5a0:	187a      	adds	r2, r7, r1
 800a5a2:	6013      	str	r3, [r2, #0]
 800a5a4:	23e4      	movs	r3, #228	; 0xe4
 800a5a6:	18fb      	adds	r3, r7, r3
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	029b      	lsls	r3, r3, #10
 800a5ae:	b29a      	uxth	r2, r3
 800a5b0:	23a8      	movs	r3, #168	; 0xa8
 800a5b2:	18fb      	adds	r3, r7, r3
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	801a      	strh	r2, [r3, #0]
 800a5b8:	e041      	b.n	800a63e <USB_EPStartXfer+0xc76>
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	691b      	ldr	r3, [r3, #16]
 800a5be:	095b      	lsrs	r3, r3, #5
 800a5c0:	21e4      	movs	r1, #228	; 0xe4
 800a5c2:	187a      	adds	r2, r7, r1
 800a5c4:	6013      	str	r3, [r2, #0]
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	221f      	movs	r2, #31
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	d104      	bne.n	800a5da <USB_EPStartXfer+0xc12>
 800a5d0:	187b      	adds	r3, r7, r1
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	3b01      	subs	r3, #1
 800a5d6:	187a      	adds	r2, r7, r1
 800a5d8:	6013      	str	r3, [r2, #0]
 800a5da:	23e4      	movs	r3, #228	; 0xe4
 800a5dc:	18fb      	adds	r3, r7, r3
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	b29b      	uxth	r3, r3
 800a5e2:	029b      	lsls	r3, r3, #10
 800a5e4:	b29b      	uxth	r3, r3
 800a5e6:	4a8e      	ldr	r2, [pc, #568]	; (800a820 <USB_EPStartXfer+0xe58>)
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	b29a      	uxth	r2, r3
 800a5ec:	23a8      	movs	r3, #168	; 0xa8
 800a5ee:	18fb      	adds	r3, r7, r3
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	801a      	strh	r2, [r3, #0]
 800a5f4:	e023      	b.n	800a63e <USB_EPStartXfer+0xc76>
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	785b      	ldrb	r3, [r3, #1]
 800a5fa:	2b01      	cmp	r3, #1
 800a5fc:	d11f      	bne.n	800a63e <USB_EPStartXfer+0xc76>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	21b4      	movs	r1, #180	; 0xb4
 800a602:	187a      	adds	r2, r7, r1
 800a604:	6013      	str	r3, [r2, #0]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2250      	movs	r2, #80	; 0x50
 800a60a:	5a9b      	ldrh	r3, [r3, r2]
 800a60c:	b29b      	uxth	r3, r3
 800a60e:	001a      	movs	r2, r3
 800a610:	187b      	adds	r3, r7, r1
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	189b      	adds	r3, r3, r2
 800a616:	187a      	adds	r2, r7, r1
 800a618:	6013      	str	r3, [r2, #0]
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	00da      	lsls	r2, r3, #3
 800a620:	187b      	adds	r3, r7, r1
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	18d3      	adds	r3, r2, r3
 800a626:	4a7f      	ldr	r2, [pc, #508]	; (800a824 <USB_EPStartXfer+0xe5c>)
 800a628:	4694      	mov	ip, r2
 800a62a:	4463      	add	r3, ip
 800a62c:	21b0      	movs	r1, #176	; 0xb0
 800a62e:	187a      	adds	r2, r7, r1
 800a630:	6013      	str	r3, [r2, #0]
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	691b      	ldr	r3, [r3, #16]
 800a636:	b29a      	uxth	r2, r3
 800a638:	187b      	adds	r3, r7, r1
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	801a      	strh	r2, [r3, #0]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	22a4      	movs	r2, #164	; 0xa4
 800a642:	18ba      	adds	r2, r7, r2
 800a644:	6013      	str	r3, [r2, #0]
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	785b      	ldrb	r3, [r3, #1]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d16f      	bne.n	800a72e <USB_EPStartXfer+0xd66>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	219c      	movs	r1, #156	; 0x9c
 800a652:	187a      	adds	r2, r7, r1
 800a654:	6013      	str	r3, [r2, #0]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2250      	movs	r2, #80	; 0x50
 800a65a:	5a9b      	ldrh	r3, [r3, r2]
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	001a      	movs	r2, r3
 800a660:	187b      	adds	r3, r7, r1
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	189b      	adds	r3, r3, r2
 800a666:	187a      	adds	r2, r7, r1
 800a668:	6013      	str	r3, [r2, #0]
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	00da      	lsls	r2, r3, #3
 800a670:	187b      	adds	r3, r7, r1
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	18d3      	adds	r3, r2, r3
 800a676:	4a6d      	ldr	r2, [pc, #436]	; (800a82c <USB_EPStartXfer+0xe64>)
 800a678:	4694      	mov	ip, r2
 800a67a:	4463      	add	r3, ip
 800a67c:	2198      	movs	r1, #152	; 0x98
 800a67e:	187a      	adds	r2, r7, r1
 800a680:	6013      	str	r3, [r2, #0]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d114      	bne.n	800a6b4 <USB_EPStartXfer+0xcec>
 800a68a:	187b      	adds	r3, r7, r1
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	881b      	ldrh	r3, [r3, #0]
 800a690:	b29b      	uxth	r3, r3
 800a692:	4a65      	ldr	r2, [pc, #404]	; (800a828 <USB_EPStartXfer+0xe60>)
 800a694:	4013      	ands	r3, r2
 800a696:	b29a      	uxth	r2, r3
 800a698:	187b      	adds	r3, r7, r1
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	801a      	strh	r2, [r3, #0]
 800a69e:	187b      	adds	r3, r7, r1
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	881b      	ldrh	r3, [r3, #0]
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	4a5e      	ldr	r2, [pc, #376]	; (800a820 <USB_EPStartXfer+0xe58>)
 800a6a8:	4313      	orrs	r3, r2
 800a6aa:	b29a      	uxth	r2, r3
 800a6ac:	187b      	adds	r3, r7, r1
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	801a      	strh	r2, [r3, #0]
 800a6b2:	e05d      	b.n	800a770 <USB_EPStartXfer+0xda8>
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	691b      	ldr	r3, [r3, #16]
 800a6b8:	2b3e      	cmp	r3, #62	; 0x3e
 800a6ba:	d81a      	bhi.n	800a6f2 <USB_EPStartXfer+0xd2a>
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	691b      	ldr	r3, [r3, #16]
 800a6c0:	085b      	lsrs	r3, r3, #1
 800a6c2:	21e0      	movs	r1, #224	; 0xe0
 800a6c4:	187a      	adds	r2, r7, r1
 800a6c6:	6013      	str	r3, [r2, #0]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	691b      	ldr	r3, [r3, #16]
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	4013      	ands	r3, r2
 800a6d0:	d004      	beq.n	800a6dc <USB_EPStartXfer+0xd14>
 800a6d2:	187b      	adds	r3, r7, r1
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	187a      	adds	r2, r7, r1
 800a6da:	6013      	str	r3, [r2, #0]
 800a6dc:	23e0      	movs	r3, #224	; 0xe0
 800a6de:	18fb      	adds	r3, r7, r3
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	029b      	lsls	r3, r3, #10
 800a6e6:	b29a      	uxth	r2, r3
 800a6e8:	2398      	movs	r3, #152	; 0x98
 800a6ea:	18fb      	adds	r3, r7, r3
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	801a      	strh	r2, [r3, #0]
 800a6f0:	e03e      	b.n	800a770 <USB_EPStartXfer+0xda8>
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	691b      	ldr	r3, [r3, #16]
 800a6f6:	095b      	lsrs	r3, r3, #5
 800a6f8:	21e0      	movs	r1, #224	; 0xe0
 800a6fa:	187a      	adds	r2, r7, r1
 800a6fc:	6013      	str	r3, [r2, #0]
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	691b      	ldr	r3, [r3, #16]
 800a702:	221f      	movs	r2, #31
 800a704:	4013      	ands	r3, r2
 800a706:	d104      	bne.n	800a712 <USB_EPStartXfer+0xd4a>
 800a708:	187b      	adds	r3, r7, r1
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3b01      	subs	r3, #1
 800a70e:	187a      	adds	r2, r7, r1
 800a710:	6013      	str	r3, [r2, #0]
 800a712:	23e0      	movs	r3, #224	; 0xe0
 800a714:	18fb      	adds	r3, r7, r3
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	b29b      	uxth	r3, r3
 800a71a:	029b      	lsls	r3, r3, #10
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	4a40      	ldr	r2, [pc, #256]	; (800a820 <USB_EPStartXfer+0xe58>)
 800a720:	4313      	orrs	r3, r2
 800a722:	b29a      	uxth	r2, r3
 800a724:	2398      	movs	r3, #152	; 0x98
 800a726:	18fb      	adds	r3, r7, r3
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	801a      	strh	r2, [r3, #0]
 800a72c:	e020      	b.n	800a770 <USB_EPStartXfer+0xda8>
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	785b      	ldrb	r3, [r3, #1]
 800a732:	2b01      	cmp	r3, #1
 800a734:	d11c      	bne.n	800a770 <USB_EPStartXfer+0xda8>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2250      	movs	r2, #80	; 0x50
 800a73a:	5a9b      	ldrh	r3, [r3, r2]
 800a73c:	b29b      	uxth	r3, r3
 800a73e:	001a      	movs	r2, r3
 800a740:	21a4      	movs	r1, #164	; 0xa4
 800a742:	187b      	adds	r3, r7, r1
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	189b      	adds	r3, r3, r2
 800a748:	187a      	adds	r2, r7, r1
 800a74a:	6013      	str	r3, [r2, #0]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	00da      	lsls	r2, r3, #3
 800a752:	187b      	adds	r3, r7, r1
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	18d3      	adds	r3, r2, r3
 800a758:	4a34      	ldr	r2, [pc, #208]	; (800a82c <USB_EPStartXfer+0xe64>)
 800a75a:	4694      	mov	ip, r2
 800a75c:	4463      	add	r3, ip
 800a75e:	21a0      	movs	r1, #160	; 0xa0
 800a760:	187a      	adds	r2, r7, r1
 800a762:	6013      	str	r3, [r2, #0]
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	691b      	ldr	r3, [r3, #16]
 800a768:	b29a      	uxth	r2, r3
 800a76a:	187b      	adds	r3, r7, r1
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	69db      	ldr	r3, [r3, #28]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d100      	bne.n	800a77a <USB_EPStartXfer+0xdb2>
 800a778:	e1aa      	b.n	800aad0 <USB_EPStartXfer+0x1108>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	18d2      	adds	r2, r2, r3
 800a784:	2196      	movs	r1, #150	; 0x96
 800a786:	187b      	adds	r3, r7, r1
 800a788:	8812      	ldrh	r2, [r2, #0]
 800a78a:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a78c:	187b      	adds	r3, r7, r1
 800a78e:	881a      	ldrh	r2, [r3, #0]
 800a790:	2380      	movs	r3, #128	; 0x80
 800a792:	01db      	lsls	r3, r3, #7
 800a794:	4013      	ands	r3, r2
 800a796:	d004      	beq.n	800a7a2 <USB_EPStartXfer+0xdda>
 800a798:	187b      	adds	r3, r7, r1
 800a79a:	881b      	ldrh	r3, [r3, #0]
 800a79c:	2240      	movs	r2, #64	; 0x40
 800a79e:	4013      	ands	r3, r2
 800a7a0:	d10d      	bne.n	800a7be <USB_EPStartXfer+0xdf6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a7a2:	2196      	movs	r1, #150	; 0x96
 800a7a4:	187b      	adds	r3, r7, r1
 800a7a6:	881a      	ldrh	r2, [r3, #0]
 800a7a8:	2380      	movs	r3, #128	; 0x80
 800a7aa:	01db      	lsls	r3, r3, #7
 800a7ac:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a7ae:	d000      	beq.n	800a7b2 <USB_EPStartXfer+0xdea>
 800a7b0:	e18e      	b.n	800aad0 <USB_EPStartXfer+0x1108>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a7b2:	187b      	adds	r3, r7, r1
 800a7b4:	881b      	ldrh	r3, [r3, #0]
 800a7b6:	2240      	movs	r2, #64	; 0x40
 800a7b8:	4013      	ands	r3, r2
 800a7ba:	d000      	beq.n	800a7be <USB_EPStartXfer+0xdf6>
 800a7bc:	e188      	b.n	800aad0 <USB_EPStartXfer+0x1108>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	009b      	lsls	r3, r3, #2
 800a7c6:	18d3      	adds	r3, r2, r3
 800a7c8:	881b      	ldrh	r3, [r3, #0]
 800a7ca:	b29a      	uxth	r2, r3
 800a7cc:	2094      	movs	r0, #148	; 0x94
 800a7ce:	183b      	adds	r3, r7, r0
 800a7d0:	4917      	ldr	r1, [pc, #92]	; (800a830 <USB_EPStartXfer+0xe68>)
 800a7d2:	400a      	ands	r2, r1
 800a7d4:	801a      	strh	r2, [r3, #0]
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	781b      	ldrb	r3, [r3, #0]
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	18d3      	adds	r3, r2, r3
 800a7e0:	183a      	adds	r2, r7, r0
 800a7e2:	8812      	ldrh	r2, [r2, #0]
 800a7e4:	4913      	ldr	r1, [pc, #76]	; (800a834 <USB_EPStartXfer+0xe6c>)
 800a7e6:	430a      	orrs	r2, r1
 800a7e8:	b292      	uxth	r2, r2
 800a7ea:	801a      	strh	r2, [r3, #0]
 800a7ec:	e170      	b.n	800aad0 <USB_EPStartXfer+0x1108>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	78db      	ldrb	r3, [r3, #3]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d000      	beq.n	800a7f8 <USB_EPStartXfer+0xe30>
 800a7f6:	e169      	b.n	800aacc <USB_EPStartXfer+0x1104>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	699a      	ldr	r2, [r3, #24]
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	429a      	cmp	r2, r3
 800a802:	d919      	bls.n	800a838 <USB_EPStartXfer+0xe70>
        {
          len = ep->maxpacket;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	691b      	ldr	r3, [r3, #16]
 800a808:	1d7a      	adds	r2, r7, #5
 800a80a:	32ff      	adds	r2, #255	; 0xff
 800a80c:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	699a      	ldr	r2, [r3, #24]
 800a812:	1d7b      	adds	r3, r7, #5
 800a814:	33ff      	adds	r3, #255	; 0xff
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	1ad2      	subs	r2, r2, r3
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	619a      	str	r2, [r3, #24]
 800a81e:	e013      	b.n	800a848 <USB_EPStartXfer+0xe80>
 800a820:	ffff8000 	.word	0xffff8000
 800a824:	00000402 	.word	0x00000402
 800a828:	ffff83ff 	.word	0xffff83ff
 800a82c:	00000406 	.word	0x00000406
 800a830:	ffff8f8f 	.word	0xffff8f8f
 800a834:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	699b      	ldr	r3, [r3, #24]
 800a83c:	1d7a      	adds	r2, r7, #5
 800a83e:	32ff      	adds	r2, #255	; 0xff
 800a840:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	2200      	movs	r2, #0
 800a846:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	785b      	ldrb	r3, [r3, #1]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d000      	beq.n	800a852 <USB_EPStartXfer+0xe8a>
 800a850:	e075      	b.n	800a93e <USB_EPStartXfer+0xf76>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	21cc      	movs	r1, #204	; 0xcc
 800a856:	187a      	adds	r2, r7, r1
 800a858:	6013      	str	r3, [r2, #0]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2250      	movs	r2, #80	; 0x50
 800a85e:	5a9b      	ldrh	r3, [r3, r2]
 800a860:	b29b      	uxth	r3, r3
 800a862:	001a      	movs	r2, r3
 800a864:	187b      	adds	r3, r7, r1
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	189b      	adds	r3, r3, r2
 800a86a:	187a      	adds	r2, r7, r1
 800a86c:	6013      	str	r3, [r2, #0]
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	00da      	lsls	r2, r3, #3
 800a874:	187b      	adds	r3, r7, r1
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	18d3      	adds	r3, r2, r3
 800a87a:	4aaa      	ldr	r2, [pc, #680]	; (800ab24 <USB_EPStartXfer+0x115c>)
 800a87c:	4694      	mov	ip, r2
 800a87e:	4463      	add	r3, ip
 800a880:	21c8      	movs	r1, #200	; 0xc8
 800a882:	187a      	adds	r2, r7, r1
 800a884:	6013      	str	r3, [r2, #0]
 800a886:	1d7b      	adds	r3, r7, #5
 800a888:	33ff      	adds	r3, #255	; 0xff
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d114      	bne.n	800a8ba <USB_EPStartXfer+0xef2>
 800a890:	187b      	adds	r3, r7, r1
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	b29b      	uxth	r3, r3
 800a898:	4aa3      	ldr	r2, [pc, #652]	; (800ab28 <USB_EPStartXfer+0x1160>)
 800a89a:	4013      	ands	r3, r2
 800a89c:	b29a      	uxth	r2, r3
 800a89e:	187b      	adds	r3, r7, r1
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	801a      	strh	r2, [r3, #0]
 800a8a4:	187b      	adds	r3, r7, r1
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	881b      	ldrh	r3, [r3, #0]
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	4a9f      	ldr	r2, [pc, #636]	; (800ab2c <USB_EPStartXfer+0x1164>)
 800a8ae:	4313      	orrs	r3, r2
 800a8b0:	b29a      	uxth	r2, r3
 800a8b2:	187b      	adds	r3, r7, r1
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	801a      	strh	r2, [r3, #0]
 800a8b8:	e066      	b.n	800a988 <USB_EPStartXfer+0xfc0>
 800a8ba:	1d7b      	adds	r3, r7, #5
 800a8bc:	33ff      	adds	r3, #255	; 0xff
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2b3e      	cmp	r3, #62	; 0x3e
 800a8c2:	d81c      	bhi.n	800a8fe <USB_EPStartXfer+0xf36>
 800a8c4:	1d7b      	adds	r3, r7, #5
 800a8c6:	33ff      	adds	r3, #255	; 0xff
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	085b      	lsrs	r3, r3, #1
 800a8cc:	21dc      	movs	r1, #220	; 0xdc
 800a8ce:	187a      	adds	r2, r7, r1
 800a8d0:	6013      	str	r3, [r2, #0]
 800a8d2:	1d7b      	adds	r3, r7, #5
 800a8d4:	33ff      	adds	r3, #255	; 0xff
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	4013      	ands	r3, r2
 800a8dc:	d004      	beq.n	800a8e8 <USB_EPStartXfer+0xf20>
 800a8de:	187b      	adds	r3, r7, r1
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	187a      	adds	r2, r7, r1
 800a8e6:	6013      	str	r3, [r2, #0]
 800a8e8:	23dc      	movs	r3, #220	; 0xdc
 800a8ea:	18fb      	adds	r3, r7, r3
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	b29b      	uxth	r3, r3
 800a8f0:	029b      	lsls	r3, r3, #10
 800a8f2:	b29a      	uxth	r2, r3
 800a8f4:	23c8      	movs	r3, #200	; 0xc8
 800a8f6:	18fb      	adds	r3, r7, r3
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	801a      	strh	r2, [r3, #0]
 800a8fc:	e044      	b.n	800a988 <USB_EPStartXfer+0xfc0>
 800a8fe:	1d7b      	adds	r3, r7, #5
 800a900:	33ff      	adds	r3, #255	; 0xff
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	095b      	lsrs	r3, r3, #5
 800a906:	21dc      	movs	r1, #220	; 0xdc
 800a908:	187a      	adds	r2, r7, r1
 800a90a:	6013      	str	r3, [r2, #0]
 800a90c:	1d7b      	adds	r3, r7, #5
 800a90e:	33ff      	adds	r3, #255	; 0xff
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	221f      	movs	r2, #31
 800a914:	4013      	ands	r3, r2
 800a916:	d104      	bne.n	800a922 <USB_EPStartXfer+0xf5a>
 800a918:	187b      	adds	r3, r7, r1
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	3b01      	subs	r3, #1
 800a91e:	187a      	adds	r2, r7, r1
 800a920:	6013      	str	r3, [r2, #0]
 800a922:	23dc      	movs	r3, #220	; 0xdc
 800a924:	18fb      	adds	r3, r7, r3
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	b29b      	uxth	r3, r3
 800a92a:	029b      	lsls	r3, r3, #10
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	4a7f      	ldr	r2, [pc, #508]	; (800ab2c <USB_EPStartXfer+0x1164>)
 800a930:	4313      	orrs	r3, r2
 800a932:	b29a      	uxth	r2, r3
 800a934:	23c8      	movs	r3, #200	; 0xc8
 800a936:	18fb      	adds	r3, r7, r3
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	801a      	strh	r2, [r3, #0]
 800a93c:	e024      	b.n	800a988 <USB_EPStartXfer+0xfc0>
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	785b      	ldrb	r3, [r3, #1]
 800a942:	2b01      	cmp	r3, #1
 800a944:	d120      	bne.n	800a988 <USB_EPStartXfer+0xfc0>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	21d4      	movs	r1, #212	; 0xd4
 800a94a:	187a      	adds	r2, r7, r1
 800a94c:	6013      	str	r3, [r2, #0]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2250      	movs	r2, #80	; 0x50
 800a952:	5a9b      	ldrh	r3, [r3, r2]
 800a954:	b29b      	uxth	r3, r3
 800a956:	001a      	movs	r2, r3
 800a958:	187b      	adds	r3, r7, r1
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	189b      	adds	r3, r3, r2
 800a95e:	187a      	adds	r2, r7, r1
 800a960:	6013      	str	r3, [r2, #0]
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	00da      	lsls	r2, r3, #3
 800a968:	187b      	adds	r3, r7, r1
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	18d3      	adds	r3, r2, r3
 800a96e:	4a6d      	ldr	r2, [pc, #436]	; (800ab24 <USB_EPStartXfer+0x115c>)
 800a970:	4694      	mov	ip, r2
 800a972:	4463      	add	r3, ip
 800a974:	21d0      	movs	r1, #208	; 0xd0
 800a976:	187a      	adds	r2, r7, r1
 800a978:	6013      	str	r3, [r2, #0]
 800a97a:	1d7b      	adds	r3, r7, #5
 800a97c:	33ff      	adds	r3, #255	; 0xff
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	b29a      	uxth	r2, r3
 800a982:	187b      	adds	r3, r7, r1
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	801a      	strh	r2, [r3, #0]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	22c4      	movs	r2, #196	; 0xc4
 800a98c:	18ba      	adds	r2, r7, r2
 800a98e:	6013      	str	r3, [r2, #0]
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	785b      	ldrb	r3, [r3, #1]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d000      	beq.n	800a99a <USB_EPStartXfer+0xfd2>
 800a998:	e075      	b.n	800aa86 <USB_EPStartXfer+0x10be>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	21bc      	movs	r1, #188	; 0xbc
 800a99e:	187a      	adds	r2, r7, r1
 800a9a0:	6013      	str	r3, [r2, #0]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2250      	movs	r2, #80	; 0x50
 800a9a6:	5a9b      	ldrh	r3, [r3, r2]
 800a9a8:	b29b      	uxth	r3, r3
 800a9aa:	001a      	movs	r2, r3
 800a9ac:	187b      	adds	r3, r7, r1
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	189b      	adds	r3, r3, r2
 800a9b2:	187a      	adds	r2, r7, r1
 800a9b4:	6013      	str	r3, [r2, #0]
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	00da      	lsls	r2, r3, #3
 800a9bc:	187b      	adds	r3, r7, r1
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	18d3      	adds	r3, r2, r3
 800a9c2:	4a5b      	ldr	r2, [pc, #364]	; (800ab30 <USB_EPStartXfer+0x1168>)
 800a9c4:	4694      	mov	ip, r2
 800a9c6:	4463      	add	r3, ip
 800a9c8:	21b8      	movs	r1, #184	; 0xb8
 800a9ca:	187a      	adds	r2, r7, r1
 800a9cc:	6013      	str	r3, [r2, #0]
 800a9ce:	1d7b      	adds	r3, r7, #5
 800a9d0:	33ff      	adds	r3, #255	; 0xff
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d114      	bne.n	800aa02 <USB_EPStartXfer+0x103a>
 800a9d8:	187b      	adds	r3, r7, r1
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	881b      	ldrh	r3, [r3, #0]
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	4a51      	ldr	r2, [pc, #324]	; (800ab28 <USB_EPStartXfer+0x1160>)
 800a9e2:	4013      	ands	r3, r2
 800a9e4:	b29a      	uxth	r2, r3
 800a9e6:	187b      	adds	r3, r7, r1
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	801a      	strh	r2, [r3, #0]
 800a9ec:	187b      	adds	r3, r7, r1
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	881b      	ldrh	r3, [r3, #0]
 800a9f2:	b29b      	uxth	r3, r3
 800a9f4:	4a4d      	ldr	r2, [pc, #308]	; (800ab2c <USB_EPStartXfer+0x1164>)
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	b29a      	uxth	r2, r3
 800a9fa:	187b      	adds	r3, r7, r1
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	801a      	strh	r2, [r3, #0]
 800aa00:	e066      	b.n	800aad0 <USB_EPStartXfer+0x1108>
 800aa02:	1d7b      	adds	r3, r7, #5
 800aa04:	33ff      	adds	r3, #255	; 0xff
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	2b3e      	cmp	r3, #62	; 0x3e
 800aa0a:	d81c      	bhi.n	800aa46 <USB_EPStartXfer+0x107e>
 800aa0c:	1d7b      	adds	r3, r7, #5
 800aa0e:	33ff      	adds	r3, #255	; 0xff
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	085b      	lsrs	r3, r3, #1
 800aa14:	21d8      	movs	r1, #216	; 0xd8
 800aa16:	187a      	adds	r2, r7, r1
 800aa18:	6013      	str	r3, [r2, #0]
 800aa1a:	1d7b      	adds	r3, r7, #5
 800aa1c:	33ff      	adds	r3, #255	; 0xff
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	2201      	movs	r2, #1
 800aa22:	4013      	ands	r3, r2
 800aa24:	d004      	beq.n	800aa30 <USB_EPStartXfer+0x1068>
 800aa26:	187b      	adds	r3, r7, r1
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	187a      	adds	r2, r7, r1
 800aa2e:	6013      	str	r3, [r2, #0]
 800aa30:	23d8      	movs	r3, #216	; 0xd8
 800aa32:	18fb      	adds	r3, r7, r3
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	b29b      	uxth	r3, r3
 800aa38:	029b      	lsls	r3, r3, #10
 800aa3a:	b29a      	uxth	r2, r3
 800aa3c:	23b8      	movs	r3, #184	; 0xb8
 800aa3e:	18fb      	adds	r3, r7, r3
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	801a      	strh	r2, [r3, #0]
 800aa44:	e044      	b.n	800aad0 <USB_EPStartXfer+0x1108>
 800aa46:	1d7b      	adds	r3, r7, #5
 800aa48:	33ff      	adds	r3, #255	; 0xff
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	095b      	lsrs	r3, r3, #5
 800aa4e:	21d8      	movs	r1, #216	; 0xd8
 800aa50:	187a      	adds	r2, r7, r1
 800aa52:	6013      	str	r3, [r2, #0]
 800aa54:	1d7b      	adds	r3, r7, #5
 800aa56:	33ff      	adds	r3, #255	; 0xff
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	221f      	movs	r2, #31
 800aa5c:	4013      	ands	r3, r2
 800aa5e:	d104      	bne.n	800aa6a <USB_EPStartXfer+0x10a2>
 800aa60:	187b      	adds	r3, r7, r1
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	3b01      	subs	r3, #1
 800aa66:	187a      	adds	r2, r7, r1
 800aa68:	6013      	str	r3, [r2, #0]
 800aa6a:	23d8      	movs	r3, #216	; 0xd8
 800aa6c:	18fb      	adds	r3, r7, r3
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	b29b      	uxth	r3, r3
 800aa72:	029b      	lsls	r3, r3, #10
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	4a2d      	ldr	r2, [pc, #180]	; (800ab2c <USB_EPStartXfer+0x1164>)
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	b29a      	uxth	r2, r3
 800aa7c:	23b8      	movs	r3, #184	; 0xb8
 800aa7e:	18fb      	adds	r3, r7, r3
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	801a      	strh	r2, [r3, #0]
 800aa84:	e024      	b.n	800aad0 <USB_EPStartXfer+0x1108>
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	785b      	ldrb	r3, [r3, #1]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d120      	bne.n	800aad0 <USB_EPStartXfer+0x1108>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2250      	movs	r2, #80	; 0x50
 800aa92:	5a9b      	ldrh	r3, [r3, r2]
 800aa94:	b29b      	uxth	r3, r3
 800aa96:	001a      	movs	r2, r3
 800aa98:	21c4      	movs	r1, #196	; 0xc4
 800aa9a:	187b      	adds	r3, r7, r1
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	189b      	adds	r3, r3, r2
 800aaa0:	187a      	adds	r2, r7, r1
 800aaa2:	6013      	str	r3, [r2, #0]
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	00da      	lsls	r2, r3, #3
 800aaaa:	187b      	adds	r3, r7, r1
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	18d3      	adds	r3, r2, r3
 800aab0:	4a1f      	ldr	r2, [pc, #124]	; (800ab30 <USB_EPStartXfer+0x1168>)
 800aab2:	4694      	mov	ip, r2
 800aab4:	4463      	add	r3, ip
 800aab6:	21c0      	movs	r1, #192	; 0xc0
 800aab8:	187a      	adds	r2, r7, r1
 800aaba:	6013      	str	r3, [r2, #0]
 800aabc:	1d7b      	adds	r3, r7, #5
 800aabe:	33ff      	adds	r3, #255	; 0xff
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	b29a      	uxth	r2, r3
 800aac4:	187b      	adds	r3, r7, r1
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	801a      	strh	r2, [r3, #0]
 800aaca:	e001      	b.n	800aad0 <USB_EPStartXfer+0x1108>
      }
      else
      {
        return HAL_ERROR;
 800aacc:	2301      	movs	r3, #1
 800aace:	e025      	b.n	800ab1c <USB_EPStartXfer+0x1154>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	18d3      	adds	r3, r2, r3
 800aada:	881b      	ldrh	r3, [r3, #0]
 800aadc:	b29a      	uxth	r2, r3
 800aade:	208a      	movs	r0, #138	; 0x8a
 800aae0:	183b      	adds	r3, r7, r0
 800aae2:	4914      	ldr	r1, [pc, #80]	; (800ab34 <USB_EPStartXfer+0x116c>)
 800aae4:	400a      	ands	r2, r1
 800aae6:	801a      	strh	r2, [r3, #0]
 800aae8:	183b      	adds	r3, r7, r0
 800aaea:	183a      	adds	r2, r7, r0
 800aaec:	8812      	ldrh	r2, [r2, #0]
 800aaee:	2180      	movs	r1, #128	; 0x80
 800aaf0:	0149      	lsls	r1, r1, #5
 800aaf2:	404a      	eors	r2, r1
 800aaf4:	801a      	strh	r2, [r3, #0]
 800aaf6:	183b      	adds	r3, r7, r0
 800aaf8:	183a      	adds	r2, r7, r0
 800aafa:	8812      	ldrh	r2, [r2, #0]
 800aafc:	2180      	movs	r1, #128	; 0x80
 800aafe:	0189      	lsls	r1, r1, #6
 800ab00:	404a      	eors	r2, r1
 800ab02:	801a      	strh	r2, [r3, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	18d3      	adds	r3, r2, r3
 800ab0e:	183a      	adds	r2, r7, r0
 800ab10:	8812      	ldrh	r2, [r2, #0]
 800ab12:	4909      	ldr	r1, [pc, #36]	; (800ab38 <USB_EPStartXfer+0x1170>)
 800ab14:	430a      	orrs	r2, r1
 800ab16:	b292      	uxth	r2, r2
 800ab18:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	0018      	movs	r0, r3
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	b043      	add	sp, #268	; 0x10c
 800ab22:	bd90      	pop	{r4, r7, pc}
 800ab24:	00000402 	.word	0x00000402
 800ab28:	ffff83ff 	.word	0xffff83ff
 800ab2c:	ffff8000 	.word	0xffff8000
 800ab30:	00000406 	.word	0x00000406
 800ab34:	ffffbf8f 	.word	0xffffbf8f
 800ab38:	ffff8080 	.word	0xffff8080

0800ab3c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	785b      	ldrb	r3, [r3, #1]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d01d      	beq.n	800ab8a <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	009b      	lsls	r3, r3, #2
 800ab56:	18d3      	adds	r3, r2, r3
 800ab58:	881b      	ldrh	r3, [r3, #0]
 800ab5a:	b29a      	uxth	r2, r3
 800ab5c:	200c      	movs	r0, #12
 800ab5e:	183b      	adds	r3, r7, r0
 800ab60:	491b      	ldr	r1, [pc, #108]	; (800abd0 <USB_EPSetStall+0x94>)
 800ab62:	400a      	ands	r2, r1
 800ab64:	801a      	strh	r2, [r3, #0]
 800ab66:	183b      	adds	r3, r7, r0
 800ab68:	183a      	adds	r2, r7, r0
 800ab6a:	8812      	ldrh	r2, [r2, #0]
 800ab6c:	2110      	movs	r1, #16
 800ab6e:	404a      	eors	r2, r1
 800ab70:	801a      	strh	r2, [r3, #0]
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	18d3      	adds	r3, r2, r3
 800ab7c:	183a      	adds	r2, r7, r0
 800ab7e:	8812      	ldrh	r2, [r2, #0]
 800ab80:	4914      	ldr	r1, [pc, #80]	; (800abd4 <USB_EPSetStall+0x98>)
 800ab82:	430a      	orrs	r2, r1
 800ab84:	b292      	uxth	r2, r2
 800ab86:	801a      	strh	r2, [r3, #0]
 800ab88:	e01d      	b.n	800abc6 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ab8a:	687a      	ldr	r2, [r7, #4]
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	18d3      	adds	r3, r2, r3
 800ab94:	881b      	ldrh	r3, [r3, #0]
 800ab96:	b29a      	uxth	r2, r3
 800ab98:	200e      	movs	r0, #14
 800ab9a:	183b      	adds	r3, r7, r0
 800ab9c:	490e      	ldr	r1, [pc, #56]	; (800abd8 <USB_EPSetStall+0x9c>)
 800ab9e:	400a      	ands	r2, r1
 800aba0:	801a      	strh	r2, [r3, #0]
 800aba2:	183b      	adds	r3, r7, r0
 800aba4:	183a      	adds	r2, r7, r0
 800aba6:	8812      	ldrh	r2, [r2, #0]
 800aba8:	2180      	movs	r1, #128	; 0x80
 800abaa:	0149      	lsls	r1, r1, #5
 800abac:	404a      	eors	r2, r1
 800abae:	801a      	strh	r2, [r3, #0]
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	18d3      	adds	r3, r2, r3
 800abba:	183a      	adds	r2, r7, r0
 800abbc:	8812      	ldrh	r2, [r2, #0]
 800abbe:	4905      	ldr	r1, [pc, #20]	; (800abd4 <USB_EPSetStall+0x98>)
 800abc0:	430a      	orrs	r2, r1
 800abc2:	b292      	uxth	r2, r2
 800abc4:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800abc6:	2300      	movs	r3, #0
}
 800abc8:	0018      	movs	r0, r3
 800abca:	46bd      	mov	sp, r7
 800abcc:	b004      	add	sp, #16
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	ffff8fbf 	.word	0xffff8fbf
 800abd4:	ffff8080 	.word	0xffff8080
 800abd8:	ffffbf8f 	.word	0xffffbf8f

0800abdc <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b086      	sub	sp, #24
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	7b1b      	ldrb	r3, [r3, #12]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d000      	beq.n	800abf0 <USB_EPClearStall+0x14>
 800abee:	e095      	b.n	800ad1c <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	785b      	ldrb	r3, [r3, #1]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d046      	beq.n	800ac86 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	18d2      	adds	r2, r2, r3
 800ac02:	2110      	movs	r1, #16
 800ac04:	187b      	adds	r3, r7, r1
 800ac06:	8812      	ldrh	r2, [r2, #0]
 800ac08:	801a      	strh	r2, [r3, #0]
 800ac0a:	187b      	adds	r3, r7, r1
 800ac0c:	881b      	ldrh	r3, [r3, #0]
 800ac0e:	2240      	movs	r2, #64	; 0x40
 800ac10:	4013      	ands	r3, r2
 800ac12:	d016      	beq.n	800ac42 <USB_EPClearStall+0x66>
 800ac14:	687a      	ldr	r2, [r7, #4]
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	18d3      	adds	r3, r2, r3
 800ac1e:	881b      	ldrh	r3, [r3, #0]
 800ac20:	b29a      	uxth	r2, r3
 800ac22:	200e      	movs	r0, #14
 800ac24:	183b      	adds	r3, r7, r0
 800ac26:	4940      	ldr	r1, [pc, #256]	; (800ad28 <USB_EPClearStall+0x14c>)
 800ac28:	400a      	ands	r2, r1
 800ac2a:	801a      	strh	r2, [r3, #0]
 800ac2c:	687a      	ldr	r2, [r7, #4]
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	009b      	lsls	r3, r3, #2
 800ac34:	18d3      	adds	r3, r2, r3
 800ac36:	183a      	adds	r2, r7, r0
 800ac38:	8812      	ldrh	r2, [r2, #0]
 800ac3a:	493c      	ldr	r1, [pc, #240]	; (800ad2c <USB_EPClearStall+0x150>)
 800ac3c:	430a      	orrs	r2, r1
 800ac3e:	b292      	uxth	r2, r2
 800ac40:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	78db      	ldrb	r3, [r3, #3]
 800ac46:	2b01      	cmp	r3, #1
 800ac48:	d068      	beq.n	800ad1c <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	18d3      	adds	r3, r2, r3
 800ac54:	881b      	ldrh	r3, [r3, #0]
 800ac56:	b29a      	uxth	r2, r3
 800ac58:	200c      	movs	r0, #12
 800ac5a:	183b      	adds	r3, r7, r0
 800ac5c:	4934      	ldr	r1, [pc, #208]	; (800ad30 <USB_EPClearStall+0x154>)
 800ac5e:	400a      	ands	r2, r1
 800ac60:	801a      	strh	r2, [r3, #0]
 800ac62:	183b      	adds	r3, r7, r0
 800ac64:	183a      	adds	r2, r7, r0
 800ac66:	8812      	ldrh	r2, [r2, #0]
 800ac68:	2120      	movs	r1, #32
 800ac6a:	404a      	eors	r2, r1
 800ac6c:	801a      	strh	r2, [r3, #0]
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	781b      	ldrb	r3, [r3, #0]
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	18d3      	adds	r3, r2, r3
 800ac78:	183a      	adds	r2, r7, r0
 800ac7a:	8812      	ldrh	r2, [r2, #0]
 800ac7c:	492d      	ldr	r1, [pc, #180]	; (800ad34 <USB_EPClearStall+0x158>)
 800ac7e:	430a      	orrs	r2, r1
 800ac80:	b292      	uxth	r2, r2
 800ac82:	801a      	strh	r2, [r3, #0]
 800ac84:	e04a      	b.n	800ad1c <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	18d2      	adds	r2, r2, r3
 800ac90:	2116      	movs	r1, #22
 800ac92:	187b      	adds	r3, r7, r1
 800ac94:	8812      	ldrh	r2, [r2, #0]
 800ac96:	801a      	strh	r2, [r3, #0]
 800ac98:	187b      	adds	r3, r7, r1
 800ac9a:	881a      	ldrh	r2, [r3, #0]
 800ac9c:	2380      	movs	r3, #128	; 0x80
 800ac9e:	01db      	lsls	r3, r3, #7
 800aca0:	4013      	ands	r3, r2
 800aca2:	d016      	beq.n	800acd2 <USB_EPClearStall+0xf6>
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	009b      	lsls	r3, r3, #2
 800acac:	18d3      	adds	r3, r2, r3
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	2014      	movs	r0, #20
 800acb4:	183b      	adds	r3, r7, r0
 800acb6:	491c      	ldr	r1, [pc, #112]	; (800ad28 <USB_EPClearStall+0x14c>)
 800acb8:	400a      	ands	r2, r1
 800acba:	801a      	strh	r2, [r3, #0]
 800acbc:	687a      	ldr	r2, [r7, #4]
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	18d3      	adds	r3, r2, r3
 800acc6:	183a      	adds	r2, r7, r0
 800acc8:	8812      	ldrh	r2, [r2, #0]
 800acca:	491b      	ldr	r1, [pc, #108]	; (800ad38 <USB_EPClearStall+0x15c>)
 800accc:	430a      	orrs	r2, r1
 800acce:	b292      	uxth	r2, r2
 800acd0:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	18d3      	adds	r3, r2, r3
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b29a      	uxth	r2, r3
 800ace0:	2012      	movs	r0, #18
 800ace2:	183b      	adds	r3, r7, r0
 800ace4:	4915      	ldr	r1, [pc, #84]	; (800ad3c <USB_EPClearStall+0x160>)
 800ace6:	400a      	ands	r2, r1
 800ace8:	801a      	strh	r2, [r3, #0]
 800acea:	183b      	adds	r3, r7, r0
 800acec:	183a      	adds	r2, r7, r0
 800acee:	8812      	ldrh	r2, [r2, #0]
 800acf0:	2180      	movs	r1, #128	; 0x80
 800acf2:	0149      	lsls	r1, r1, #5
 800acf4:	404a      	eors	r2, r1
 800acf6:	801a      	strh	r2, [r3, #0]
 800acf8:	183b      	adds	r3, r7, r0
 800acfa:	183a      	adds	r2, r7, r0
 800acfc:	8812      	ldrh	r2, [r2, #0]
 800acfe:	2180      	movs	r1, #128	; 0x80
 800ad00:	0189      	lsls	r1, r1, #6
 800ad02:	404a      	eors	r2, r1
 800ad04:	801a      	strh	r2, [r3, #0]
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	009b      	lsls	r3, r3, #2
 800ad0e:	18d3      	adds	r3, r2, r3
 800ad10:	183a      	adds	r2, r7, r0
 800ad12:	8812      	ldrh	r2, [r2, #0]
 800ad14:	4907      	ldr	r1, [pc, #28]	; (800ad34 <USB_EPClearStall+0x158>)
 800ad16:	430a      	orrs	r2, r1
 800ad18:	b292      	uxth	r2, r2
 800ad1a:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800ad1c:	2300      	movs	r3, #0
}
 800ad1e:	0018      	movs	r0, r3
 800ad20:	46bd      	mov	sp, r7
 800ad22:	b006      	add	sp, #24
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	46c0      	nop			; (mov r8, r8)
 800ad28:	ffff8f8f 	.word	0xffff8f8f
 800ad2c:	ffff80c0 	.word	0xffff80c0
 800ad30:	ffff8fbf 	.word	0xffff8fbf
 800ad34:	ffff8080 	.word	0xffff8080
 800ad38:	ffffc080 	.word	0xffffc080
 800ad3c:	ffffbf8f 	.word	0xffffbf8f

0800ad40 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	000a      	movs	r2, r1
 800ad4a:	1cfb      	adds	r3, r7, #3
 800ad4c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800ad4e:	1cfb      	adds	r3, r7, #3
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d103      	bne.n	800ad5e <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	224c      	movs	r2, #76	; 0x4c
 800ad5a:	2180      	movs	r1, #128	; 0x80
 800ad5c:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	0018      	movs	r0, r3
 800ad62:	46bd      	mov	sp, r7
 800ad64:	b002      	add	sp, #8
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b082      	sub	sp, #8
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2258      	movs	r2, #88	; 0x58
 800ad74:	5a9b      	ldrh	r3, [r3, r2]
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	4a05      	ldr	r2, [pc, #20]	; (800ad90 <USB_DevConnect+0x28>)
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	b299      	uxth	r1, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2258      	movs	r2, #88	; 0x58
 800ad82:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800ad84:	2300      	movs	r3, #0
}
 800ad86:	0018      	movs	r0, r3
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	b002      	add	sp, #8
 800ad8c:	bd80      	pop	{r7, pc}
 800ad8e:	46c0      	nop			; (mov r8, r8)
 800ad90:	ffff8000 	.word	0xffff8000

0800ad94 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2244      	movs	r2, #68	; 0x44
 800ada0:	5a9b      	ldrh	r3, [r3, r2]
 800ada2:	b29b      	uxth	r3, r3
 800ada4:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ada6:	68fb      	ldr	r3, [r7, #12]
}
 800ada8:	0018      	movs	r0, r3
 800adaa:	46bd      	mov	sp, r7
 800adac:	b004      	add	sp, #16
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b08c      	sub	sp, #48	; 0x30
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	60f8      	str	r0, [r7, #12]
 800adb8:	60b9      	str	r1, [r7, #8]
 800adba:	0019      	movs	r1, r3
 800adbc:	1dbb      	adds	r3, r7, #6
 800adbe:	801a      	strh	r2, [r3, #0]
 800adc0:	1d3b      	adds	r3, r7, #4
 800adc2:	1c0a      	adds	r2, r1, #0
 800adc4:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800adc6:	1d3b      	adds	r3, r7, #4
 800adc8:	881b      	ldrh	r3, [r3, #0]
 800adca:	3301      	adds	r3, #1
 800adcc:	085b      	lsrs	r3, r3, #1
 800adce:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800add8:	1dbb      	adds	r3, r7, #6
 800adda:	881a      	ldrh	r2, [r3, #0]
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	18d3      	adds	r3, r2, r3
 800ade0:	2280      	movs	r2, #128	; 0x80
 800ade2:	00d2      	lsls	r2, r2, #3
 800ade4:	4694      	mov	ip, r2
 800ade6:	4463      	add	r3, ip
 800ade8:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800adea:	6a3b      	ldr	r3, [r7, #32]
 800adec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800adee:	e01b      	b.n	800ae28 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800adf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf8:	3301      	adds	r3, #1
 800adfa:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800adfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	b29b      	uxth	r3, r3
 800ae02:	021b      	lsls	r3, r3, #8
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	001a      	movs	r2, r3
 800ae08:	69bb      	ldr	r3, [r7, #24]
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	b29a      	uxth	r2, r3
 800ae12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae14:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ae16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae18:	3302      	adds	r3, #2
 800ae1a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 800ae1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1e:	3301      	adds	r3, #1
 800ae20:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800ae22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae24:	3b01      	subs	r3, #1
 800ae26:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1e0      	bne.n	800adf0 <USB_WritePMA+0x40>
  }
}
 800ae2e:	46c0      	nop			; (mov r8, r8)
 800ae30:	46c0      	nop			; (mov r8, r8)
 800ae32:	46bd      	mov	sp, r7
 800ae34:	b00c      	add	sp, #48	; 0x30
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b08a      	sub	sp, #40	; 0x28
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	60f8      	str	r0, [r7, #12]
 800ae40:	60b9      	str	r1, [r7, #8]
 800ae42:	0019      	movs	r1, r3
 800ae44:	1dbb      	adds	r3, r7, #6
 800ae46:	801a      	strh	r2, [r3, #0]
 800ae48:	1d3b      	adds	r3, r7, #4
 800ae4a:	1c0a      	adds	r2, r1, #0
 800ae4c:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ae4e:	1d3b      	adds	r3, r7, #4
 800ae50:	881b      	ldrh	r3, [r3, #0]
 800ae52:	085b      	lsrs	r3, r3, #1
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ae60:	1dbb      	adds	r3, r7, #6
 800ae62:	881a      	ldrh	r2, [r3, #0]
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	18d3      	adds	r3, r2, r3
 800ae68:	2280      	movs	r2, #128	; 0x80
 800ae6a:	00d2      	lsls	r2, r2, #3
 800ae6c:	4694      	mov	ip, r2
 800ae6e:	4463      	add	r3, ip
 800ae70:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800ae72:	69bb      	ldr	r3, [r7, #24]
 800ae74:	627b      	str	r3, [r7, #36]	; 0x24
 800ae76:	e018      	b.n	800aeaa <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800ae78:	6a3b      	ldr	r3, [r7, #32]
 800ae7a:	881b      	ldrh	r3, [r3, #0]
 800ae7c:	b29b      	uxth	r3, r3
 800ae7e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ae80:	6a3b      	ldr	r3, [r7, #32]
 800ae82:	3302      	adds	r3, #2
 800ae84:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	b2da      	uxtb	r2, r3
 800ae8a:	69fb      	ldr	r3, [r7, #28]
 800ae8c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	3301      	adds	r3, #1
 800ae92:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	0a1b      	lsrs	r3, r3, #8
 800ae98:	b2da      	uxtb	r2, r3
 800ae9a:	69fb      	ldr	r3, [r7, #28]
 800ae9c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ae9e:	69fb      	ldr	r3, [r7, #28]
 800aea0:	3301      	adds	r3, #1
 800aea2:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800aea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea6:	3b01      	subs	r3, #1
 800aea8:	627b      	str	r3, [r7, #36]	; 0x24
 800aeaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d1e3      	bne.n	800ae78 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800aeb0:	1d3b      	adds	r3, r7, #4
 800aeb2:	881b      	ldrh	r3, [r3, #0]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	4013      	ands	r3, r2
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d007      	beq.n	800aece <USB_ReadPMA+0x96>
  {
    temp = *pdwVal;
 800aebe:	6a3b      	ldr	r3, [r7, #32]
 800aec0:	881b      	ldrh	r3, [r3, #0]
 800aec2:	b29b      	uxth	r3, r3
 800aec4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	b2da      	uxtb	r2, r3
 800aeca:	69fb      	ldr	r3, [r7, #28]
 800aecc:	701a      	strb	r2, [r3, #0]
  }
}
 800aece:	46c0      	nop			; (mov r8, r8)
 800aed0:	46bd      	mov	sp, r7
 800aed2:	b00a      	add	sp, #40	; 0x28
 800aed4:	bd80      	pop	{r7, pc}

0800aed6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b084      	sub	sp, #16
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
 800aede:	000a      	movs	r2, r1
 800aee0:	1cfb      	adds	r3, r7, #3
 800aee2:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800aee4:	230f      	movs	r3, #15
 800aee6:	18fb      	adds	r3, r7, r3
 800aee8:	2200      	movs	r2, #0
 800aeea:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	7c1b      	ldrb	r3, [r3, #16]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d116      	bne.n	800af22 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aef4:	2380      	movs	r3, #128	; 0x80
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	2202      	movs	r2, #2
 800aefc:	2181      	movs	r1, #129	; 0x81
 800aefe:	f002 f8b4 	bl	800d06a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2201      	movs	r2, #1
 800af06:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800af08:	2380      	movs	r3, #128	; 0x80
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	2202      	movs	r2, #2
 800af10:	2101      	movs	r1, #1
 800af12:	f002 f8aa 	bl	800d06a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	23b6      	movs	r3, #182	; 0xb6
 800af1a:	005b      	lsls	r3, r3, #1
 800af1c:	2101      	movs	r1, #1
 800af1e:	50d1      	str	r1, [r2, r3]
 800af20:	e013      	b.n	800af4a <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	2340      	movs	r3, #64	; 0x40
 800af26:	2202      	movs	r2, #2
 800af28:	2181      	movs	r1, #129	; 0x81
 800af2a:	f002 f89e 	bl	800d06a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2201      	movs	r2, #1
 800af32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	2340      	movs	r3, #64	; 0x40
 800af38:	2202      	movs	r2, #2
 800af3a:	2101      	movs	r1, #1
 800af3c:	f002 f895 	bl	800d06a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	23b6      	movs	r3, #182	; 0xb6
 800af44:	005b      	lsls	r3, r3, #1
 800af46:	2101      	movs	r1, #1
 800af48:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	2308      	movs	r3, #8
 800af4e:	2203      	movs	r2, #3
 800af50:	2182      	movs	r1, #130	; 0x82
 800af52:	f002 f88a 	bl	800d06a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2201      	movs	r2, #1
 800af5a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800af5c:	2387      	movs	r3, #135	; 0x87
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	0018      	movs	r0, r3
 800af62:	f002 fa1b 	bl	800d39c <USBD_static_malloc>
 800af66:	0001      	movs	r1, r0
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	23ae      	movs	r3, #174	; 0xae
 800af6c:	009b      	lsls	r3, r3, #2
 800af6e:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	23ae      	movs	r3, #174	; 0xae
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	58d3      	ldr	r3, [r2, r3]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d104      	bne.n	800af86 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800af7c:	230f      	movs	r3, #15
 800af7e:	18fb      	adds	r3, r7, r3
 800af80:	2201      	movs	r2, #1
 800af82:	701a      	strb	r2, [r3, #0]
 800af84:	e02c      	b.n	800afe0 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	23ae      	movs	r3, #174	; 0xae
 800af8a:	009b      	lsls	r3, r3, #2
 800af8c:	58d3      	ldr	r3, [r2, r3]
 800af8e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800af90:	687a      	ldr	r2, [r7, #4]
 800af92:	23af      	movs	r3, #175	; 0xaf
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	58d3      	ldr	r3, [r2, r3]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800af9c:	68ba      	ldr	r2, [r7, #8]
 800af9e:	2385      	movs	r3, #133	; 0x85
 800afa0:	009b      	lsls	r3, r3, #2
 800afa2:	2100      	movs	r1, #0
 800afa4:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800afa6:	68ba      	ldr	r2, [r7, #8]
 800afa8:	2386      	movs	r3, #134	; 0x86
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	2100      	movs	r1, #0
 800afae:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	7c1b      	ldrb	r3, [r3, #16]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d10a      	bne.n	800afce <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800afb8:	68ba      	ldr	r2, [r7, #8]
 800afba:	2381      	movs	r3, #129	; 0x81
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	58d2      	ldr	r2, [r2, r3]
 800afc0:	2380      	movs	r3, #128	; 0x80
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	2101      	movs	r1, #1
 800afc8:	f002 f99a 	bl	800d300 <USBD_LL_PrepareReceive>
 800afcc:	e008      	b.n	800afe0 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800afce:	68ba      	ldr	r2, [r7, #8]
 800afd0:	2381      	movs	r3, #129	; 0x81
 800afd2:	009b      	lsls	r3, r3, #2
 800afd4:	58d2      	ldr	r2, [r2, r3]
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	2340      	movs	r3, #64	; 0x40
 800afda:	2101      	movs	r1, #1
 800afdc:	f002 f990 	bl	800d300 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800afe0:	230f      	movs	r3, #15
 800afe2:	18fb      	adds	r3, r7, r3
 800afe4:	781b      	ldrb	r3, [r3, #0]
}
 800afe6:	0018      	movs	r0, r3
 800afe8:	46bd      	mov	sp, r7
 800afea:	b004      	add	sp, #16
 800afec:	bd80      	pop	{r7, pc}

0800afee <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800afee:	b580      	push	{r7, lr}
 800aff0:	b084      	sub	sp, #16
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	6078      	str	r0, [r7, #4]
 800aff6:	000a      	movs	r2, r1
 800aff8:	1cfb      	adds	r3, r7, #3
 800affa:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800affc:	230f      	movs	r3, #15
 800affe:	18fb      	adds	r3, r7, r3
 800b000:	2200      	movs	r2, #0
 800b002:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2181      	movs	r1, #129	; 0x81
 800b008:	0018      	movs	r0, r3
 800b00a:	f002 f865 	bl	800d0d8 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2200      	movs	r2, #0
 800b012:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2101      	movs	r1, #1
 800b018:	0018      	movs	r0, r3
 800b01a:	f002 f85d 	bl	800d0d8 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	23b6      	movs	r3, #182	; 0xb6
 800b022:	005b      	lsls	r3, r3, #1
 800b024:	2100      	movs	r1, #0
 800b026:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2182      	movs	r1, #130	; 0x82
 800b02c:	0018      	movs	r0, r3
 800b02e:	f002 f853 	bl	800d0d8 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2200      	movs	r2, #0
 800b036:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	23ae      	movs	r3, #174	; 0xae
 800b03c:	009b      	lsls	r3, r3, #2
 800b03e:	58d3      	ldr	r3, [r2, r3]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d011      	beq.n	800b068 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	23af      	movs	r3, #175	; 0xaf
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	58d3      	ldr	r3, [r2, r3]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	23ae      	movs	r3, #174	; 0xae
 800b054:	009b      	lsls	r3, r3, #2
 800b056:	58d3      	ldr	r3, [r2, r3]
 800b058:	0018      	movs	r0, r3
 800b05a:	f002 f9ab 	bl	800d3b4 <USBD_static_free>
    pdev->pClassData = NULL;
 800b05e:	687a      	ldr	r2, [r7, #4]
 800b060:	23ae      	movs	r3, #174	; 0xae
 800b062:	009b      	lsls	r3, r3, #2
 800b064:	2100      	movs	r1, #0
 800b066:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800b068:	230f      	movs	r3, #15
 800b06a:	18fb      	adds	r3, r7, r3
 800b06c:	781b      	ldrb	r3, [r3, #0]
}
 800b06e:	0018      	movs	r0, r3
 800b070:	46bd      	mov	sp, r7
 800b072:	b004      	add	sp, #16
 800b074:	bd80      	pop	{r7, pc}
	...

0800b078 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b086      	sub	sp, #24
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	23ae      	movs	r3, #174	; 0xae
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	58d3      	ldr	r3, [r2, r3]
 800b08a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b08c:	230f      	movs	r3, #15
 800b08e:	18fb      	adds	r3, r7, r3
 800b090:	2200      	movs	r2, #0
 800b092:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800b094:	230c      	movs	r3, #12
 800b096:	18fb      	adds	r3, r7, r3
 800b098:	2200      	movs	r2, #0
 800b09a:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800b09c:	2317      	movs	r3, #23
 800b09e:	18fb      	adds	r3, r7, r3
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	001a      	movs	r2, r3
 800b0aa:	2360      	movs	r3, #96	; 0x60
 800b0ac:	4013      	ands	r3, r2
 800b0ae:	d03d      	beq.n	800b12c <USBD_CDC_Setup+0xb4>
 800b0b0:	2b20      	cmp	r3, #32
 800b0b2:	d000      	beq.n	800b0b6 <USBD_CDC_Setup+0x3e>
 800b0b4:	e094      	b.n	800b1e0 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	88db      	ldrh	r3, [r3, #6]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d02b      	beq.n	800b116 <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	b25b      	sxtb	r3, r3
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	da12      	bge.n	800b0ee <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	23af      	movs	r3, #175	; 0xaf
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	58d3      	ldr	r3, [r2, r3]
 800b0d0:	689b      	ldr	r3, [r3, #8]
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800b0d6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b0d8:	683a      	ldr	r2, [r7, #0]
 800b0da:	88d2      	ldrh	r2, [r2, #6]
 800b0dc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b0de:	6939      	ldr	r1, [r7, #16]
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	88da      	ldrh	r2, [r3, #6]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	0018      	movs	r0, r3
 800b0e8:	f001 fbb2 	bl	800c850 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800b0ec:	e083      	b.n	800b1f6 <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	7859      	ldrb	r1, [r3, #1]
 800b0f2:	693a      	ldr	r2, [r7, #16]
 800b0f4:	2380      	movs	r3, #128	; 0x80
 800b0f6:	009b      	lsls	r3, r3, #2
 800b0f8:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	88db      	ldrh	r3, [r3, #6]
 800b0fe:	b2d9      	uxtb	r1, r3
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	4a40      	ldr	r2, [pc, #256]	; (800b204 <USBD_CDC_Setup+0x18c>)
 800b104:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b106:	6939      	ldr	r1, [r7, #16]
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	88da      	ldrh	r2, [r3, #6]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	0018      	movs	r0, r3
 800b110:	f001 fbd1 	bl	800c8b6 <USBD_CtlPrepareRx>
      break;
 800b114:	e06f      	b.n	800b1f6 <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	23af      	movs	r3, #175	; 0xaf
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	58d3      	ldr	r3, [r2, r3]
 800b11e:	689b      	ldr	r3, [r3, #8]
 800b120:	683a      	ldr	r2, [r7, #0]
 800b122:	7850      	ldrb	r0, [r2, #1]
 800b124:	6839      	ldr	r1, [r7, #0]
 800b126:	2200      	movs	r2, #0
 800b128:	4798      	blx	r3
      break;
 800b12a:	e064      	b.n	800b1f6 <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	785b      	ldrb	r3, [r3, #1]
 800b130:	2b0b      	cmp	r3, #11
 800b132:	d037      	beq.n	800b1a4 <USBD_CDC_Setup+0x12c>
 800b134:	dc47      	bgt.n	800b1c6 <USBD_CDC_Setup+0x14e>
 800b136:	2b00      	cmp	r3, #0
 800b138:	d002      	beq.n	800b140 <USBD_CDC_Setup+0xc8>
 800b13a:	2b0a      	cmp	r3, #10
 800b13c:	d019      	beq.n	800b172 <USBD_CDC_Setup+0xfa>
 800b13e:	e042      	b.n	800b1c6 <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	23a7      	movs	r3, #167	; 0xa7
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	5cd3      	ldrb	r3, [r2, r3]
 800b148:	2b03      	cmp	r3, #3
 800b14a:	d107      	bne.n	800b15c <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b14c:	230c      	movs	r3, #12
 800b14e:	18f9      	adds	r1, r7, r3
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2202      	movs	r2, #2
 800b154:	0018      	movs	r0, r3
 800b156:	f001 fb7b 	bl	800c850 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b15a:	e040      	b.n	800b1de <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800b15c:	683a      	ldr	r2, [r7, #0]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	0011      	movs	r1, r2
 800b162:	0018      	movs	r0, r3
 800b164:	f001 faf6 	bl	800c754 <USBD_CtlError>
            ret = USBD_FAIL;
 800b168:	2317      	movs	r3, #23
 800b16a:	18fb      	adds	r3, r7, r3
 800b16c:	2202      	movs	r2, #2
 800b16e:	701a      	strb	r2, [r3, #0]
          break;
 800b170:	e035      	b.n	800b1de <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	23a7      	movs	r3, #167	; 0xa7
 800b176:	009b      	lsls	r3, r3, #2
 800b178:	5cd3      	ldrb	r3, [r2, r3]
 800b17a:	2b03      	cmp	r3, #3
 800b17c:	d107      	bne.n	800b18e <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b17e:	230f      	movs	r3, #15
 800b180:	18f9      	adds	r1, r7, r3
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2201      	movs	r2, #1
 800b186:	0018      	movs	r0, r3
 800b188:	f001 fb62 	bl	800c850 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b18c:	e027      	b.n	800b1de <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800b18e:	683a      	ldr	r2, [r7, #0]
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	0011      	movs	r1, r2
 800b194:	0018      	movs	r0, r3
 800b196:	f001 fadd 	bl	800c754 <USBD_CtlError>
            ret = USBD_FAIL;
 800b19a:	2317      	movs	r3, #23
 800b19c:	18fb      	adds	r3, r7, r3
 800b19e:	2202      	movs	r2, #2
 800b1a0:	701a      	strb	r2, [r3, #0]
          break;
 800b1a2:	e01c      	b.n	800b1de <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	23a7      	movs	r3, #167	; 0xa7
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	5cd3      	ldrb	r3, [r2, r3]
 800b1ac:	2b03      	cmp	r3, #3
 800b1ae:	d015      	beq.n	800b1dc <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800b1b0:	683a      	ldr	r2, [r7, #0]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	0011      	movs	r1, r2
 800b1b6:	0018      	movs	r0, r3
 800b1b8:	f001 facc 	bl	800c754 <USBD_CtlError>
            ret = USBD_FAIL;
 800b1bc:	2317      	movs	r3, #23
 800b1be:	18fb      	adds	r3, r7, r3
 800b1c0:	2202      	movs	r2, #2
 800b1c2:	701a      	strb	r2, [r3, #0]
          }
          break;
 800b1c4:	e00a      	b.n	800b1dc <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800b1c6:	683a      	ldr	r2, [r7, #0]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	0011      	movs	r1, r2
 800b1cc:	0018      	movs	r0, r3
 800b1ce:	f001 fac1 	bl	800c754 <USBD_CtlError>
          ret = USBD_FAIL;
 800b1d2:	2317      	movs	r3, #23
 800b1d4:	18fb      	adds	r3, r7, r3
 800b1d6:	2202      	movs	r2, #2
 800b1d8:	701a      	strb	r2, [r3, #0]
          break;
 800b1da:	e000      	b.n	800b1de <USBD_CDC_Setup+0x166>
          break;
 800b1dc:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800b1de:	e00a      	b.n	800b1f6 <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800b1e0:	683a      	ldr	r2, [r7, #0]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	0011      	movs	r1, r2
 800b1e6:	0018      	movs	r0, r3
 800b1e8:	f001 fab4 	bl	800c754 <USBD_CtlError>
      ret = USBD_FAIL;
 800b1ec:	2317      	movs	r3, #23
 800b1ee:	18fb      	adds	r3, r7, r3
 800b1f0:	2202      	movs	r2, #2
 800b1f2:	701a      	strb	r2, [r3, #0]
      break;
 800b1f4:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800b1f6:	2317      	movs	r3, #23
 800b1f8:	18fb      	adds	r3, r7, r3
 800b1fa:	781b      	ldrb	r3, [r3, #0]
}
 800b1fc:	0018      	movs	r0, r3
 800b1fe:	46bd      	mov	sp, r7
 800b200:	b006      	add	sp, #24
 800b202:	bd80      	pop	{r7, pc}
 800b204:	00000201 	.word	0x00000201

0800b208 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	000a      	movs	r2, r1
 800b212:	1cfb      	adds	r3, r7, #3
 800b214:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	23ae      	movs	r3, #174	; 0xae
 800b21a:	009b      	lsls	r3, r3, #2
 800b21c:	58d3      	ldr	r3, [r2, r3]
 800b21e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	23b0      	movs	r3, #176	; 0xb0
 800b224:	009b      	lsls	r3, r3, #2
 800b226:	58d3      	ldr	r3, [r2, r3]
 800b228:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800b22a:	687a      	ldr	r2, [r7, #4]
 800b22c:	23ae      	movs	r3, #174	; 0xae
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	58d3      	ldr	r3, [r2, r3]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d03e      	beq.n	800b2b4 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b236:	1cfb      	adds	r3, r7, #3
 800b238:	781a      	ldrb	r2, [r3, #0]
 800b23a:	6879      	ldr	r1, [r7, #4]
 800b23c:	0013      	movs	r3, r2
 800b23e:	009b      	lsls	r3, r3, #2
 800b240:	189b      	adds	r3, r3, r2
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	18cb      	adds	r3, r1, r3
 800b246:	331c      	adds	r3, #28
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d02b      	beq.n	800b2a6 <USBD_CDC_DataIn+0x9e>
 800b24e:	1cfb      	adds	r3, r7, #3
 800b250:	781a      	ldrb	r2, [r3, #0]
 800b252:	6879      	ldr	r1, [r7, #4]
 800b254:	0013      	movs	r3, r2
 800b256:	009b      	lsls	r3, r3, #2
 800b258:	189b      	adds	r3, r3, r2
 800b25a:	009b      	lsls	r3, r3, #2
 800b25c:	18cb      	adds	r3, r1, r3
 800b25e:	331c      	adds	r3, #28
 800b260:	6818      	ldr	r0, [r3, #0]
 800b262:	1cfb      	adds	r3, r7, #3
 800b264:	781a      	ldrb	r2, [r3, #0]
 800b266:	68b9      	ldr	r1, [r7, #8]
 800b268:	0013      	movs	r3, r2
 800b26a:	009b      	lsls	r3, r3, #2
 800b26c:	189b      	adds	r3, r3, r2
 800b26e:	00db      	lsls	r3, r3, #3
 800b270:	18cb      	adds	r3, r1, r3
 800b272:	3338      	adds	r3, #56	; 0x38
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	0019      	movs	r1, r3
 800b278:	f7f4 ffde 	bl	8000238 <__aeabi_uidivmod>
 800b27c:	1e0b      	subs	r3, r1, #0
 800b27e:	d112      	bne.n	800b2a6 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800b280:	1cfb      	adds	r3, r7, #3
 800b282:	781a      	ldrb	r2, [r3, #0]
 800b284:	6879      	ldr	r1, [r7, #4]
 800b286:	0013      	movs	r3, r2
 800b288:	009b      	lsls	r3, r3, #2
 800b28a:	189b      	adds	r3, r3, r2
 800b28c:	009b      	lsls	r3, r3, #2
 800b28e:	18cb      	adds	r3, r1, r3
 800b290:	331c      	adds	r3, #28
 800b292:	2200      	movs	r2, #0
 800b294:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b296:	1cfb      	adds	r3, r7, #3
 800b298:	7819      	ldrb	r1, [r3, #0]
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	2300      	movs	r3, #0
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f001 fff7 	bl	800d292 <USBD_LL_Transmit>
 800b2a4:	e004      	b.n	800b2b0 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800b2a6:	68fa      	ldr	r2, [r7, #12]
 800b2a8:	2385      	movs	r3, #133	; 0x85
 800b2aa:	009b      	lsls	r3, r3, #2
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	e000      	b.n	800b2b6 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800b2b4:	2302      	movs	r3, #2
  }
}
 800b2b6:	0018      	movs	r0, r3
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	b004      	add	sp, #16
 800b2bc:	bd80      	pop	{r7, pc}

0800b2be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b2be:	b580      	push	{r7, lr}
 800b2c0:	b084      	sub	sp, #16
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
 800b2c6:	000a      	movs	r2, r1
 800b2c8:	1cfb      	adds	r3, r7, #3
 800b2ca:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b2cc:	687a      	ldr	r2, [r7, #4]
 800b2ce:	23ae      	movs	r3, #174	; 0xae
 800b2d0:	009b      	lsls	r3, r3, #2
 800b2d2:	58d3      	ldr	r3, [r2, r3]
 800b2d4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b2d6:	1cfb      	adds	r3, r7, #3
 800b2d8:	781a      	ldrb	r2, [r3, #0]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	0011      	movs	r1, r2
 800b2de:	0018      	movs	r0, r3
 800b2e0:	f002 f845 	bl	800d36e <USBD_LL_GetRxDataSize>
 800b2e4:	0001      	movs	r1, r0
 800b2e6:	68fa      	ldr	r2, [r7, #12]
 800b2e8:	2383      	movs	r3, #131	; 0x83
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	23ae      	movs	r3, #174	; 0xae
 800b2f2:	009b      	lsls	r3, r3, #2
 800b2f4:	58d3      	ldr	r3, [r2, r3]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d011      	beq.n	800b31e <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	23af      	movs	r3, #175	; 0xaf
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	58d3      	ldr	r3, [r2, r3]
 800b302:	68da      	ldr	r2, [r3, #12]
 800b304:	68f9      	ldr	r1, [r7, #12]
 800b306:	2381      	movs	r3, #129	; 0x81
 800b308:	009b      	lsls	r3, r3, #2
 800b30a:	58c8      	ldr	r0, [r1, r3]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2183      	movs	r1, #131	; 0x83
 800b310:	0089      	lsls	r1, r1, #2
 800b312:	468c      	mov	ip, r1
 800b314:	4463      	add	r3, ip
 800b316:	0019      	movs	r1, r3
 800b318:	4790      	blx	r2

    return USBD_OK;
 800b31a:	2300      	movs	r3, #0
 800b31c:	e000      	b.n	800b320 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800b31e:	2302      	movs	r3, #2
  }
}
 800b320:	0018      	movs	r0, r3
 800b322:	46bd      	mov	sp, r7
 800b324:	b004      	add	sp, #16
 800b326:	bd80      	pop	{r7, pc}

0800b328 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b328:	b590      	push	{r4, r7, lr}
 800b32a:	b085      	sub	sp, #20
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	23ae      	movs	r3, #174	; 0xae
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	58d3      	ldr	r3, [r2, r3]
 800b338:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	23af      	movs	r3, #175	; 0xaf
 800b33e:	009b      	lsls	r3, r3, #2
 800b340:	58d3      	ldr	r3, [r2, r3]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d019      	beq.n	800b37a <USBD_CDC_EP0_RxReady+0x52>
 800b346:	68fa      	ldr	r2, [r7, #12]
 800b348:	2380      	movs	r3, #128	; 0x80
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	5cd3      	ldrb	r3, [r2, r3]
 800b34e:	2bff      	cmp	r3, #255	; 0xff
 800b350:	d013      	beq.n	800b37a <USBD_CDC_EP0_RxReady+0x52>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b352:	687a      	ldr	r2, [r7, #4]
 800b354:	23af      	movs	r3, #175	; 0xaf
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	58d3      	ldr	r3, [r2, r3]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	68f9      	ldr	r1, [r7, #12]
 800b35e:	2280      	movs	r2, #128	; 0x80
 800b360:	0092      	lsls	r2, r2, #2
 800b362:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800b364:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	4c06      	ldr	r4, [pc, #24]	; (800b384 <USBD_CDC_EP0_RxReady+0x5c>)
 800b36a:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b36c:	b292      	uxth	r2, r2
 800b36e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	2380      	movs	r3, #128	; 0x80
 800b374:	009b      	lsls	r3, r3, #2
 800b376:	21ff      	movs	r1, #255	; 0xff
 800b378:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800b37a:	2300      	movs	r3, #0
}
 800b37c:	0018      	movs	r0, r3
 800b37e:	46bd      	mov	sp, r7
 800b380:	b005      	add	sp, #20
 800b382:	bd90      	pop	{r4, r7, pc}
 800b384:	00000201 	.word	0x00000201

0800b388 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2243      	movs	r2, #67	; 0x43
 800b394:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800b396:	4b02      	ldr	r3, [pc, #8]	; (800b3a0 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800b398:	0018      	movs	r0, r3
 800b39a:	46bd      	mov	sp, r7
 800b39c:	b002      	add	sp, #8
 800b39e:	bd80      	pop	{r7, pc}
 800b3a0:	20000094 	.word	0x20000094

0800b3a4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b082      	sub	sp, #8
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2243      	movs	r2, #67	; 0x43
 800b3b0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800b3b2:	4b02      	ldr	r3, [pc, #8]	; (800b3bc <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800b3b4:	0018      	movs	r0, r3
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	b002      	add	sp, #8
 800b3ba:	bd80      	pop	{r7, pc}
 800b3bc:	20000050 	.word	0x20000050

0800b3c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b082      	sub	sp, #8
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2243      	movs	r2, #67	; 0x43
 800b3cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800b3ce:	4b02      	ldr	r3, [pc, #8]	; (800b3d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800b3d0:	0018      	movs	r0, r3
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	b002      	add	sp, #8
 800b3d6:	bd80      	pop	{r7, pc}
 800b3d8:	200000d8 	.word	0x200000d8

0800b3dc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	220a      	movs	r2, #10
 800b3e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800b3ea:	4b02      	ldr	r3, [pc, #8]	; (800b3f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800b3ec:	0018      	movs	r0, r3
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	b002      	add	sp, #8
 800b3f2:	bd80      	pop	{r7, pc}
 800b3f4:	2000000c 	.word	0x2000000c

0800b3f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b084      	sub	sp, #16
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b402:	200f      	movs	r0, #15
 800b404:	183b      	adds	r3, r7, r0
 800b406:	2202      	movs	r2, #2
 800b408:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d007      	beq.n	800b420 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	23af      	movs	r3, #175	; 0xaf
 800b414:	009b      	lsls	r3, r3, #2
 800b416:	6839      	ldr	r1, [r7, #0]
 800b418:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800b41a:	183b      	adds	r3, r7, r0
 800b41c:	2200      	movs	r2, #0
 800b41e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800b420:	230f      	movs	r3, #15
 800b422:	18fb      	adds	r3, r7, r3
 800b424:	781b      	ldrb	r3, [r3, #0]
}
 800b426:	0018      	movs	r0, r3
 800b428:	46bd      	mov	sp, r7
 800b42a:	b004      	add	sp, #16
 800b42c:	bd80      	pop	{r7, pc}

0800b42e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800b42e:	b580      	push	{r7, lr}
 800b430:	b086      	sub	sp, #24
 800b432:	af00      	add	r7, sp, #0
 800b434:	60f8      	str	r0, [r7, #12]
 800b436:	60b9      	str	r1, [r7, #8]
 800b438:	1dbb      	adds	r3, r7, #6
 800b43a:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	23ae      	movs	r3, #174	; 0xae
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	58d3      	ldr	r3, [r2, r3]
 800b444:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	2382      	movs	r3, #130	; 0x82
 800b44a:	009b      	lsls	r3, r3, #2
 800b44c:	68b9      	ldr	r1, [r7, #8]
 800b44e:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800b450:	1dbb      	adds	r3, r7, #6
 800b452:	8819      	ldrh	r1, [r3, #0]
 800b454:	697a      	ldr	r2, [r7, #20]
 800b456:	2384      	movs	r3, #132	; 0x84
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800b45c:	2300      	movs	r3, #0
}
 800b45e:	0018      	movs	r0, r3
 800b460:	46bd      	mov	sp, r7
 800b462:	b006      	add	sp, #24
 800b464:	bd80      	pop	{r7, pc}

0800b466 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800b466:	b580      	push	{r7, lr}
 800b468:	b084      	sub	sp, #16
 800b46a:	af00      	add	r7, sp, #0
 800b46c:	6078      	str	r0, [r7, #4]
 800b46e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	23ae      	movs	r3, #174	; 0xae
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	58d3      	ldr	r3, [r2, r3]
 800b478:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b47a:	68fa      	ldr	r2, [r7, #12]
 800b47c:	2381      	movs	r3, #129	; 0x81
 800b47e:	009b      	lsls	r3, r3, #2
 800b480:	6839      	ldr	r1, [r7, #0]
 800b482:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800b484:	2300      	movs	r3, #0
}
 800b486:	0018      	movs	r0, r3
 800b488:	46bd      	mov	sp, r7
 800b48a:	b004      	add	sp, #16
 800b48c:	bd80      	pop	{r7, pc}

0800b48e <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b48e:	b580      	push	{r7, lr}
 800b490:	b084      	sub	sp, #16
 800b492:	af00      	add	r7, sp, #0
 800b494:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	23ae      	movs	r3, #174	; 0xae
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	58d3      	ldr	r3, [r2, r3]
 800b49e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	23ae      	movs	r3, #174	; 0xae
 800b4a4:	009b      	lsls	r3, r3, #2
 800b4a6:	58d3      	ldr	r3, [r2, r3]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d022      	beq.n	800b4f2 <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800b4ac:	68fa      	ldr	r2, [r7, #12]
 800b4ae:	2385      	movs	r3, #133	; 0x85
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	58d3      	ldr	r3, [r2, r3]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d11a      	bne.n	800b4ee <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800b4b8:	68fa      	ldr	r2, [r7, #12]
 800b4ba:	2385      	movs	r3, #133	; 0x85
 800b4bc:	009b      	lsls	r3, r3, #2
 800b4be:	2101      	movs	r1, #1
 800b4c0:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b4c2:	68fa      	ldr	r2, [r7, #12]
 800b4c4:	2384      	movs	r3, #132	; 0x84
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	58d2      	ldr	r2, [r2, r3]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b4ce:	68fa      	ldr	r2, [r7, #12]
 800b4d0:	2382      	movs	r3, #130	; 0x82
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	2384      	movs	r3, #132	; 0x84
 800b4da:	009b      	lsls	r3, r3, #2
 800b4dc:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	000a      	movs	r2, r1
 800b4e4:	2181      	movs	r1, #129	; 0x81
 800b4e6:	f001 fed4 	bl	800d292 <USBD_LL_Transmit>

      return USBD_OK;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	e002      	b.n	800b4f4 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e000      	b.n	800b4f4 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800b4f2:	2302      	movs	r3, #2
  }
}
 800b4f4:	0018      	movs	r0, r3
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	b004      	add	sp, #16
 800b4fa:	bd80      	pop	{r7, pc}

0800b4fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	23ae      	movs	r3, #174	; 0xae
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	58d3      	ldr	r3, [r2, r3]
 800b50c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	23ae      	movs	r3, #174	; 0xae
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	58d3      	ldr	r3, [r2, r3]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d019      	beq.n	800b54e <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	7c1b      	ldrb	r3, [r3, #16]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d10a      	bne.n	800b538 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b522:	68fa      	ldr	r2, [r7, #12]
 800b524:	2381      	movs	r3, #129	; 0x81
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	58d2      	ldr	r2, [r2, r3]
 800b52a:	2380      	movs	r3, #128	; 0x80
 800b52c:	009b      	lsls	r3, r3, #2
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	2101      	movs	r1, #1
 800b532:	f001 fee5 	bl	800d300 <USBD_LL_PrepareReceive>
 800b536:	e008      	b.n	800b54a <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b538:	68fa      	ldr	r2, [r7, #12]
 800b53a:	2381      	movs	r3, #129	; 0x81
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	58d2      	ldr	r2, [r2, r3]
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	2340      	movs	r3, #64	; 0x40
 800b544:	2101      	movs	r1, #1
 800b546:	f001 fedb 	bl	800d300 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800b54a:	2300      	movs	r3, #0
 800b54c:	e000      	b.n	800b550 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800b54e:	2302      	movs	r3, #2
  }
}
 800b550:	0018      	movs	r0, r3
 800b552:	46bd      	mov	sp, r7
 800b554:	b004      	add	sp, #16
 800b556:	bd80      	pop	{r7, pc}

0800b558 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b084      	sub	sp, #16
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	1dfb      	adds	r3, r7, #7
 800b564:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d101      	bne.n	800b570 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b56c:	2302      	movs	r3, #2
 800b56e:	e020      	b.n	800b5b2 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b570:	68fa      	ldr	r2, [r7, #12]
 800b572:	23ad      	movs	r3, #173	; 0xad
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	58d3      	ldr	r3, [r2, r3]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d004      	beq.n	800b586 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800b57c:	68fa      	ldr	r2, [r7, #12]
 800b57e:	23ad      	movs	r3, #173	; 0xad
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	2100      	movs	r1, #0
 800b584:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d004      	beq.n	800b596 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b58c:	68fa      	ldr	r2, [r7, #12]
 800b58e:	23ac      	movs	r3, #172	; 0xac
 800b590:	009b      	lsls	r3, r3, #2
 800b592:	68b9      	ldr	r1, [r7, #8]
 800b594:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	23a7      	movs	r3, #167	; 0xa7
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	2101      	movs	r1, #1
 800b59e:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	1dfa      	adds	r2, r7, #7
 800b5a4:	7812      	ldrb	r2, [r2, #0]
 800b5a6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	0018      	movs	r0, r3
 800b5ac:	f001 fcd4 	bl	800cf58 <USBD_LL_Init>

  return USBD_OK;
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	0018      	movs	r0, r3
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	b004      	add	sp, #16
 800b5b8:	bd80      	pop	{r7, pc}

0800b5ba <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b5ba:	b580      	push	{r7, lr}
 800b5bc:	b084      	sub	sp, #16
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
 800b5c2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b5c4:	200f      	movs	r0, #15
 800b5c6:	183b      	adds	r3, r7, r0
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d008      	beq.n	800b5e4 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b5d2:	687a      	ldr	r2, [r7, #4]
 800b5d4:	23ad      	movs	r3, #173	; 0xad
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	6839      	ldr	r1, [r7, #0]
 800b5da:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800b5dc:	183b      	adds	r3, r7, r0
 800b5de:	2200      	movs	r2, #0
 800b5e0:	701a      	strb	r2, [r3, #0]
 800b5e2:	e003      	b.n	800b5ec <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b5e4:	230f      	movs	r3, #15
 800b5e6:	18fb      	adds	r3, r7, r3
 800b5e8:	2202      	movs	r2, #2
 800b5ea:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b5ec:	230f      	movs	r3, #15
 800b5ee:	18fb      	adds	r3, r7, r3
 800b5f0:	781b      	ldrb	r3, [r3, #0]
}
 800b5f2:	0018      	movs	r0, r3
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	b004      	add	sp, #16
 800b5f8:	bd80      	pop	{r7, pc}

0800b5fa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b5fa:	b580      	push	{r7, lr}
 800b5fc:	b082      	sub	sp, #8
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	0018      	movs	r0, r3
 800b606:	f001 fd0b 	bl	800d020 <USBD_LL_Start>

  return USBD_OK;
 800b60a:	2300      	movs	r3, #0
}
 800b60c:	0018      	movs	r0, r3
 800b60e:	46bd      	mov	sp, r7
 800b610:	b002      	add	sp, #8
 800b612:	bd80      	pop	{r7, pc}

0800b614 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b61c:	2300      	movs	r3, #0
}
 800b61e:	0018      	movs	r0, r3
 800b620:	46bd      	mov	sp, r7
 800b622:	b002      	add	sp, #8
 800b624:	bd80      	pop	{r7, pc}

0800b626 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b626:	b590      	push	{r4, r7, lr}
 800b628:	b085      	sub	sp, #20
 800b62a:	af00      	add	r7, sp, #0
 800b62c:	6078      	str	r0, [r7, #4]
 800b62e:	000a      	movs	r2, r1
 800b630:	1cfb      	adds	r3, r7, #3
 800b632:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b634:	240f      	movs	r4, #15
 800b636:	193b      	adds	r3, r7, r4
 800b638:	2202      	movs	r2, #2
 800b63a:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800b63c:	687a      	ldr	r2, [r7, #4]
 800b63e:	23ad      	movs	r3, #173	; 0xad
 800b640:	009b      	lsls	r3, r3, #2
 800b642:	58d3      	ldr	r3, [r2, r3]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d00e      	beq.n	800b666 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	23ad      	movs	r3, #173	; 0xad
 800b64c:	009b      	lsls	r3, r3, #2
 800b64e:	58d3      	ldr	r3, [r2, r3]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	1cfa      	adds	r2, r7, #3
 800b654:	7811      	ldrb	r1, [r2, #0]
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	0010      	movs	r0, r2
 800b65a:	4798      	blx	r3
 800b65c:	1e03      	subs	r3, r0, #0
 800b65e:	d102      	bne.n	800b666 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800b660:	193b      	adds	r3, r7, r4
 800b662:	2200      	movs	r2, #0
 800b664:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800b666:	230f      	movs	r3, #15
 800b668:	18fb      	adds	r3, r7, r3
 800b66a:	781b      	ldrb	r3, [r3, #0]
}
 800b66c:	0018      	movs	r0, r3
 800b66e:	46bd      	mov	sp, r7
 800b670:	b005      	add	sp, #20
 800b672:	bd90      	pop	{r4, r7, pc}

0800b674 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	000a      	movs	r2, r1
 800b67e:	1cfb      	adds	r3, r7, #3
 800b680:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	23ad      	movs	r3, #173	; 0xad
 800b686:	009b      	lsls	r3, r3, #2
 800b688:	58d3      	ldr	r3, [r2, r3]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	1cfa      	adds	r2, r7, #3
 800b68e:	7811      	ldrb	r1, [r2, #0]
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	0010      	movs	r0, r2
 800b694:	4798      	blx	r3

  return USBD_OK;
 800b696:	2300      	movs	r3, #0
}
 800b698:	0018      	movs	r0, r3
 800b69a:	46bd      	mov	sp, r7
 800b69c:	b002      	add	sp, #8
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	22aa      	movs	r2, #170	; 0xaa
 800b6ae:	0092      	lsls	r2, r2, #2
 800b6b0:	4694      	mov	ip, r2
 800b6b2:	4463      	add	r3, ip
 800b6b4:	683a      	ldr	r2, [r7, #0]
 800b6b6:	0011      	movs	r1, r2
 800b6b8:	0018      	movs	r0, r3
 800b6ba:	f001 f810 	bl	800c6de <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	23a5      	movs	r3, #165	; 0xa5
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	4a23      	ldr	r2, [pc, #140]	; (800b758 <USBD_LL_SetupStage+0xb8>)
 800b6cc:	5a9b      	ldrh	r3, [r3, r2]
 800b6ce:	0019      	movs	r1, r3
 800b6d0:	687a      	ldr	r2, [r7, #4]
 800b6d2:	23a6      	movs	r3, #166	; 0xa6
 800b6d4:	009b      	lsls	r3, r3, #2
 800b6d6:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	23aa      	movs	r3, #170	; 0xaa
 800b6dc:	009b      	lsls	r3, r3, #2
 800b6de:	5cd3      	ldrb	r3, [r2, r3]
 800b6e0:	001a      	movs	r2, r3
 800b6e2:	231f      	movs	r3, #31
 800b6e4:	4013      	ands	r3, r2
 800b6e6:	2b02      	cmp	r3, #2
 800b6e8:	d019      	beq.n	800b71e <USBD_LL_SetupStage+0x7e>
 800b6ea:	d822      	bhi.n	800b732 <USBD_LL_SetupStage+0x92>
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d002      	beq.n	800b6f6 <USBD_LL_SetupStage+0x56>
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d00a      	beq.n	800b70a <USBD_LL_SetupStage+0x6a>
 800b6f4:	e01d      	b.n	800b732 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	22aa      	movs	r2, #170	; 0xaa
 800b6fa:	0092      	lsls	r2, r2, #2
 800b6fc:	189a      	adds	r2, r3, r2
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	0011      	movs	r1, r2
 800b702:	0018      	movs	r0, r3
 800b704:	f000 fa10 	bl	800bb28 <USBD_StdDevReq>
      break;
 800b708:	e020      	b.n	800b74c <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	22aa      	movs	r2, #170	; 0xaa
 800b70e:	0092      	lsls	r2, r2, #2
 800b710:	189a      	adds	r2, r3, r2
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	0011      	movs	r1, r2
 800b716:	0018      	movs	r0, r3
 800b718:	f000 fa78 	bl	800bc0c <USBD_StdItfReq>
      break;
 800b71c:	e016      	b.n	800b74c <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	22aa      	movs	r2, #170	; 0xaa
 800b722:	0092      	lsls	r2, r2, #2
 800b724:	189a      	adds	r2, r3, r2
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	0011      	movs	r1, r2
 800b72a:	0018      	movs	r0, r3
 800b72c:	f000 fac5 	bl	800bcba <USBD_StdEPReq>
      break;
 800b730:	e00c      	b.n	800b74c <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b732:	687a      	ldr	r2, [r7, #4]
 800b734:	23aa      	movs	r3, #170	; 0xaa
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	5cd3      	ldrb	r3, [r2, r3]
 800b73a:	227f      	movs	r2, #127	; 0x7f
 800b73c:	4393      	bics	r3, r2
 800b73e:	b2da      	uxtb	r2, r3
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	0011      	movs	r1, r2
 800b744:	0018      	movs	r0, r3
 800b746:	f001 fcf2 	bl	800d12e <USBD_LL_StallEP>
      break;
 800b74a:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800b74c:	2300      	movs	r3, #0
}
 800b74e:	0018      	movs	r0, r3
 800b750:	46bd      	mov	sp, r7
 800b752:	b002      	add	sp, #8
 800b754:	bd80      	pop	{r7, pc}
 800b756:	46c0      	nop			; (mov r8, r8)
 800b758:	000002ae 	.word	0x000002ae

0800b75c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b086      	sub	sp, #24
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	607a      	str	r2, [r7, #4]
 800b766:	200b      	movs	r0, #11
 800b768:	183b      	adds	r3, r7, r0
 800b76a:	1c0a      	adds	r2, r1, #0
 800b76c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b76e:	183b      	adds	r3, r7, r0
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d154      	bne.n	800b820 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	3355      	adds	r3, #85	; 0x55
 800b77a:	33ff      	adds	r3, #255	; 0xff
 800b77c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	23a5      	movs	r3, #165	; 0xa5
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	58d3      	ldr	r3, [r2, r3]
 800b786:	2b03      	cmp	r3, #3
 800b788:	d139      	bne.n	800b7fe <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	68da      	ldr	r2, [r3, #12]
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	691b      	ldr	r3, [r3, #16]
 800b792:	429a      	cmp	r2, r3
 800b794:	d919      	bls.n	800b7ca <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800b796:	697b      	ldr	r3, [r7, #20]
 800b798:	68da      	ldr	r2, [r3, #12]
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	691b      	ldr	r3, [r3, #16]
 800b79e:	1ad2      	subs	r2, r2, r3
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	68da      	ldr	r2, [r3, #12]
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	d203      	bcs.n	800b7b8 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	e002      	b.n	800b7be <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	6879      	ldr	r1, [r7, #4]
 800b7c0:	68f8      	ldr	r0, [r7, #12]
 800b7c2:	001a      	movs	r2, r3
 800b7c4:	f001 f89b 	bl	800c8fe <USBD_CtlContinueRx>
 800b7c8:	e045      	b.n	800b856 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b7ca:	68fa      	ldr	r2, [r7, #12]
 800b7cc:	23ad      	movs	r3, #173	; 0xad
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	58d3      	ldr	r3, [r2, r3]
 800b7d2:	691b      	ldr	r3, [r3, #16]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d00d      	beq.n	800b7f4 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	23a7      	movs	r3, #167	; 0xa7
 800b7dc:	009b      	lsls	r3, r3, #2
 800b7de:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b7e0:	2b03      	cmp	r3, #3
 800b7e2:	d107      	bne.n	800b7f4 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b7e4:	68fa      	ldr	r2, [r7, #12]
 800b7e6:	23ad      	movs	r3, #173	; 0xad
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	58d3      	ldr	r3, [r2, r3]
 800b7ec:	691b      	ldr	r3, [r3, #16]
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	0010      	movs	r0, r2
 800b7f2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	0018      	movs	r0, r3
 800b7f8:	f001 f894 	bl	800c924 <USBD_CtlSendStatus>
 800b7fc:	e02b      	b.n	800b856 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b7fe:	68fa      	ldr	r2, [r7, #12]
 800b800:	23a5      	movs	r3, #165	; 0xa5
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	58d3      	ldr	r3, [r2, r3]
 800b806:	2b05      	cmp	r3, #5
 800b808:	d125      	bne.n	800b856 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b80a:	68fa      	ldr	r2, [r7, #12]
 800b80c:	23a5      	movs	r3, #165	; 0xa5
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	2100      	movs	r1, #0
 800b812:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2100      	movs	r1, #0
 800b818:	0018      	movs	r0, r3
 800b81a:	f001 fc88 	bl	800d12e <USBD_LL_StallEP>
 800b81e:	e01a      	b.n	800b856 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b820:	68fa      	ldr	r2, [r7, #12]
 800b822:	23ad      	movs	r3, #173	; 0xad
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	58d3      	ldr	r3, [r2, r3]
 800b828:	699b      	ldr	r3, [r3, #24]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d011      	beq.n	800b852 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b82e:	68fa      	ldr	r2, [r7, #12]
 800b830:	23a7      	movs	r3, #167	; 0xa7
 800b832:	009b      	lsls	r3, r3, #2
 800b834:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800b836:	2b03      	cmp	r3, #3
 800b838:	d10b      	bne.n	800b852 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b83a:	68fa      	ldr	r2, [r7, #12]
 800b83c:	23ad      	movs	r3, #173	; 0xad
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	58d3      	ldr	r3, [r2, r3]
 800b842:	699b      	ldr	r3, [r3, #24]
 800b844:	220b      	movs	r2, #11
 800b846:	18ba      	adds	r2, r7, r2
 800b848:	7811      	ldrb	r1, [r2, #0]
 800b84a:	68fa      	ldr	r2, [r7, #12]
 800b84c:	0010      	movs	r0, r2
 800b84e:	4798      	blx	r3
 800b850:	e001      	b.n	800b856 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b852:	2302      	movs	r3, #2
 800b854:	e000      	b.n	800b858 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800b856:	2300      	movs	r3, #0
}
 800b858:	0018      	movs	r0, r3
 800b85a:	46bd      	mov	sp, r7
 800b85c:	b006      	add	sp, #24
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b086      	sub	sp, #24
 800b864:	af00      	add	r7, sp, #0
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	607a      	str	r2, [r7, #4]
 800b86a:	200b      	movs	r0, #11
 800b86c:	183b      	adds	r3, r7, r0
 800b86e:	1c0a      	adds	r2, r1, #0
 800b870:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b872:	183b      	adds	r3, r7, r0
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d000      	beq.n	800b87c <USBD_LL_DataInStage+0x1c>
 800b87a:	e08e      	b.n	800b99a <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	3314      	adds	r3, #20
 800b880:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	23a5      	movs	r3, #165	; 0xa5
 800b886:	009b      	lsls	r3, r3, #2
 800b888:	58d3      	ldr	r3, [r2, r3]
 800b88a:	2b02      	cmp	r3, #2
 800b88c:	d164      	bne.n	800b958 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	68da      	ldr	r2, [r3, #12]
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	429a      	cmp	r2, r3
 800b898:	d915      	bls.n	800b8c6 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	68da      	ldr	r2, [r3, #12]
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	691b      	ldr	r3, [r3, #16]
 800b8a2:	1ad2      	subs	r2, r2, r3
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	68db      	ldr	r3, [r3, #12]
 800b8ac:	b29a      	uxth	r2, r3
 800b8ae:	6879      	ldr	r1, [r7, #4]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	0018      	movs	r0, r3
 800b8b4:	f000 ffec 	bl	800c890 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	2200      	movs	r2, #0
 800b8be:	2100      	movs	r1, #0
 800b8c0:	f001 fd1e 	bl	800d300 <USBD_LL_PrepareReceive>
 800b8c4:	e059      	b.n	800b97a <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	689a      	ldr	r2, [r3, #8]
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	691b      	ldr	r3, [r3, #16]
 800b8ce:	0019      	movs	r1, r3
 800b8d0:	0010      	movs	r0, r2
 800b8d2:	f7f4 fcb1 	bl	8000238 <__aeabi_uidivmod>
 800b8d6:	1e0b      	subs	r3, r1, #0
 800b8d8:	d11f      	bne.n	800b91a <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800b8da:	697b      	ldr	r3, [r7, #20]
 800b8dc:	689a      	ldr	r2, [r3, #8]
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b8e2:	429a      	cmp	r2, r3
 800b8e4:	d319      	bcc.n	800b91a <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	689a      	ldr	r2, [r3, #8]
 800b8ea:	68f9      	ldr	r1, [r7, #12]
 800b8ec:	23a6      	movs	r3, #166	; 0xa6
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800b8f2:	429a      	cmp	r2, r3
 800b8f4:	d211      	bcs.n	800b91a <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	2100      	movs	r1, #0
 800b8fc:	0018      	movs	r0, r3
 800b8fe:	f000 ffc7 	bl	800c890 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b902:	68fa      	ldr	r2, [r7, #12]
 800b904:	23a6      	movs	r3, #166	; 0xa6
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	2100      	movs	r1, #0
 800b90a:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	2300      	movs	r3, #0
 800b910:	2200      	movs	r2, #0
 800b912:	2100      	movs	r1, #0
 800b914:	f001 fcf4 	bl	800d300 <USBD_LL_PrepareReceive>
 800b918:	e02f      	b.n	800b97a <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b91a:	68fa      	ldr	r2, [r7, #12]
 800b91c:	23ad      	movs	r3, #173	; 0xad
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	58d3      	ldr	r3, [r2, r3]
 800b922:	68db      	ldr	r3, [r3, #12]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d00d      	beq.n	800b944 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b928:	68fa      	ldr	r2, [r7, #12]
 800b92a:	23a7      	movs	r3, #167	; 0xa7
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b930:	2b03      	cmp	r3, #3
 800b932:	d107      	bne.n	800b944 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b934:	68fa      	ldr	r2, [r7, #12]
 800b936:	23ad      	movs	r3, #173	; 0xad
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	58d3      	ldr	r3, [r2, r3]
 800b93c:	68db      	ldr	r3, [r3, #12]
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	0010      	movs	r0, r2
 800b942:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	2180      	movs	r1, #128	; 0x80
 800b948:	0018      	movs	r0, r3
 800b94a:	f001 fbf0 	bl	800d12e <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	0018      	movs	r0, r3
 800b952:	f000 fffb 	bl	800c94c <USBD_CtlReceiveStatus>
 800b956:	e010      	b.n	800b97a <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b958:	68fa      	ldr	r2, [r7, #12]
 800b95a:	23a5      	movs	r3, #165	; 0xa5
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	58d3      	ldr	r3, [r2, r3]
 800b960:	2b04      	cmp	r3, #4
 800b962:	d005      	beq.n	800b970 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b964:	68fa      	ldr	r2, [r7, #12]
 800b966:	23a5      	movs	r3, #165	; 0xa5
 800b968:	009b      	lsls	r3, r3, #2
 800b96a:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d104      	bne.n	800b97a <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2180      	movs	r1, #128	; 0x80
 800b974:	0018      	movs	r0, r3
 800b976:	f001 fbda 	bl	800d12e <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b97a:	68fa      	ldr	r2, [r7, #12]
 800b97c:	23a8      	movs	r3, #168	; 0xa8
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	5cd3      	ldrb	r3, [r2, r3]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d124      	bne.n	800b9d0 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	0018      	movs	r0, r3
 800b98a:	f7ff fe43 	bl	800b614 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b98e:	68fa      	ldr	r2, [r7, #12]
 800b990:	23a8      	movs	r3, #168	; 0xa8
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	2100      	movs	r1, #0
 800b996:	54d1      	strb	r1, [r2, r3]
 800b998:	e01a      	b.n	800b9d0 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b99a:	68fa      	ldr	r2, [r7, #12]
 800b99c:	23ad      	movs	r3, #173	; 0xad
 800b99e:	009b      	lsls	r3, r3, #2
 800b9a0:	58d3      	ldr	r3, [r2, r3]
 800b9a2:	695b      	ldr	r3, [r3, #20]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d011      	beq.n	800b9cc <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b9a8:	68fa      	ldr	r2, [r7, #12]
 800b9aa:	23a7      	movs	r3, #167	; 0xa7
 800b9ac:	009b      	lsls	r3, r3, #2
 800b9ae:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800b9b0:	2b03      	cmp	r3, #3
 800b9b2:	d10b      	bne.n	800b9cc <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b9b4:	68fa      	ldr	r2, [r7, #12]
 800b9b6:	23ad      	movs	r3, #173	; 0xad
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	58d3      	ldr	r3, [r2, r3]
 800b9bc:	695b      	ldr	r3, [r3, #20]
 800b9be:	220b      	movs	r2, #11
 800b9c0:	18ba      	adds	r2, r7, r2
 800b9c2:	7811      	ldrb	r1, [r2, #0]
 800b9c4:	68fa      	ldr	r2, [r7, #12]
 800b9c6:	0010      	movs	r0, r2
 800b9c8:	4798      	blx	r3
 800b9ca:	e001      	b.n	800b9d0 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b9cc:	2302      	movs	r3, #2
 800b9ce:	e000      	b.n	800b9d2 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800b9d0:	2300      	movs	r3, #0
}
 800b9d2:	0018      	movs	r0, r3
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	b006      	add	sp, #24
 800b9d8:	bd80      	pop	{r7, pc}

0800b9da <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b9da:	b580      	push	{r7, lr}
 800b9dc:	b082      	sub	sp, #8
 800b9de:	af00      	add	r7, sp, #0
 800b9e0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	2340      	movs	r3, #64	; 0x40
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	2100      	movs	r1, #0
 800b9ea:	f001 fb3e 	bl	800d06a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	23ac      	movs	r3, #172	; 0xac
 800b9f2:	005b      	lsls	r3, r3, #1
 800b9f4:	2101      	movs	r1, #1
 800b9f6:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b9f8:	687a      	ldr	r2, [r7, #4]
 800b9fa:	23b2      	movs	r3, #178	; 0xb2
 800b9fc:	005b      	lsls	r3, r3, #1
 800b9fe:	2140      	movs	r1, #64	; 0x40
 800ba00:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	2340      	movs	r3, #64	; 0x40
 800ba06:	2200      	movs	r2, #0
 800ba08:	2180      	movs	r1, #128	; 0x80
 800ba0a:	f001 fb2e 	bl	800d06a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2201      	movs	r2, #1
 800ba12:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2240      	movs	r2, #64	; 0x40
 800ba18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba1a:	687a      	ldr	r2, [r7, #4]
 800ba1c:	23a7      	movs	r3, #167	; 0xa7
 800ba1e:	009b      	lsls	r3, r3, #2
 800ba20:	2101      	movs	r1, #1
 800ba22:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800ba24:	687a      	ldr	r2, [r7, #4]
 800ba26:	23a5      	movs	r3, #165	; 0xa5
 800ba28:	009b      	lsls	r3, r3, #2
 800ba2a:	2100      	movs	r1, #0
 800ba2c:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2200      	movs	r2, #0
 800ba32:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ba34:	687a      	ldr	r2, [r7, #4]
 800ba36:	23a9      	movs	r3, #169	; 0xa9
 800ba38:	009b      	lsls	r3, r3, #2
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800ba3e:	687a      	ldr	r2, [r7, #4]
 800ba40:	23ae      	movs	r3, #174	; 0xae
 800ba42:	009b      	lsls	r3, r3, #2
 800ba44:	58d3      	ldr	r3, [r2, r3]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d00a      	beq.n	800ba60 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ba4a:	687a      	ldr	r2, [r7, #4]
 800ba4c:	23ad      	movs	r3, #173	; 0xad
 800ba4e:	009b      	lsls	r3, r3, #2
 800ba50:	58d3      	ldr	r3, [r2, r3]
 800ba52:	685a      	ldr	r2, [r3, #4]
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	b2d9      	uxtb	r1, r3
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	0018      	movs	r0, r3
 800ba5e:	4790      	blx	r2
  }

  return USBD_OK;
 800ba60:	2300      	movs	r3, #0
}
 800ba62:	0018      	movs	r0, r3
 800ba64:	46bd      	mov	sp, r7
 800ba66:	b002      	add	sp, #8
 800ba68:	bd80      	pop	{r7, pc}

0800ba6a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ba6a:	b580      	push	{r7, lr}
 800ba6c:	b082      	sub	sp, #8
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
 800ba72:	000a      	movs	r2, r1
 800ba74:	1cfb      	adds	r3, r7, #3
 800ba76:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	1cfa      	adds	r2, r7, #3
 800ba7c:	7812      	ldrb	r2, [r2, #0]
 800ba7e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ba80:	2300      	movs	r3, #0
}
 800ba82:	0018      	movs	r0, r3
 800ba84:	46bd      	mov	sp, r7
 800ba86:	b002      	add	sp, #8
 800ba88:	bd80      	pop	{r7, pc}
	...

0800ba8c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ba94:	687a      	ldr	r2, [r7, #4]
 800ba96:	23a7      	movs	r3, #167	; 0xa7
 800ba98:	009b      	lsls	r3, r3, #2
 800ba9a:	5cd1      	ldrb	r1, [r2, r3]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	4a06      	ldr	r2, [pc, #24]	; (800bab8 <USBD_LL_Suspend+0x2c>)
 800baa0:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800baa2:	687a      	ldr	r2, [r7, #4]
 800baa4:	23a7      	movs	r3, #167	; 0xa7
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	2104      	movs	r1, #4
 800baaa:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800baac:	2300      	movs	r3, #0
}
 800baae:	0018      	movs	r0, r3
 800bab0:	46bd      	mov	sp, r7
 800bab2:	b002      	add	sp, #8
 800bab4:	bd80      	pop	{r7, pc}
 800bab6:	46c0      	nop			; (mov r8, r8)
 800bab8:	0000029d 	.word	0x0000029d

0800babc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	23a7      	movs	r3, #167	; 0xa7
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	5cd3      	ldrb	r3, [r2, r3]
 800bacc:	2b04      	cmp	r3, #4
 800bace:	d106      	bne.n	800bade <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	4a05      	ldr	r2, [pc, #20]	; (800bae8 <USBD_LL_Resume+0x2c>)
 800bad4:	5c99      	ldrb	r1, [r3, r2]
 800bad6:	687a      	ldr	r2, [r7, #4]
 800bad8:	23a7      	movs	r3, #167	; 0xa7
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800bade:	2300      	movs	r3, #0
}
 800bae0:	0018      	movs	r0, r3
 800bae2:	46bd      	mov	sp, r7
 800bae4:	b002      	add	sp, #8
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	0000029d 	.word	0x0000029d

0800baec <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	23a7      	movs	r3, #167	; 0xa7
 800baf8:	009b      	lsls	r3, r3, #2
 800bafa:	5cd3      	ldrb	r3, [r2, r3]
 800bafc:	2b03      	cmp	r3, #3
 800bafe:	d10e      	bne.n	800bb1e <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	23ad      	movs	r3, #173	; 0xad
 800bb04:	009b      	lsls	r3, r3, #2
 800bb06:	58d3      	ldr	r3, [r2, r3]
 800bb08:	69db      	ldr	r3, [r3, #28]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d007      	beq.n	800bb1e <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800bb0e:	687a      	ldr	r2, [r7, #4]
 800bb10:	23ad      	movs	r3, #173	; 0xad
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	58d3      	ldr	r3, [r2, r3]
 800bb16:	69db      	ldr	r3, [r3, #28]
 800bb18:	687a      	ldr	r2, [r7, #4]
 800bb1a:	0010      	movs	r0, r2
 800bb1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb1e:	2300      	movs	r3, #0
}
 800bb20:	0018      	movs	r0, r3
 800bb22:	46bd      	mov	sp, r7
 800bb24:	b002      	add	sp, #8
 800bb26:	bd80      	pop	{r7, pc}

0800bb28 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b084      	sub	sp, #16
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
 800bb30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb32:	230f      	movs	r3, #15
 800bb34:	18fb      	adds	r3, r7, r3
 800bb36:	2200      	movs	r2, #0
 800bb38:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	001a      	movs	r2, r3
 800bb40:	2360      	movs	r3, #96	; 0x60
 800bb42:	4013      	ands	r3, r2
 800bb44:	2b40      	cmp	r3, #64	; 0x40
 800bb46:	d004      	beq.n	800bb52 <USBD_StdDevReq+0x2a>
 800bb48:	d84f      	bhi.n	800bbea <USBD_StdDevReq+0xc2>
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d00b      	beq.n	800bb66 <USBD_StdDevReq+0x3e>
 800bb4e:	2b20      	cmp	r3, #32
 800bb50:	d14b      	bne.n	800bbea <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	23ad      	movs	r3, #173	; 0xad
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	58d3      	ldr	r3, [r2, r3]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	6839      	ldr	r1, [r7, #0]
 800bb5e:	687a      	ldr	r2, [r7, #4]
 800bb60:	0010      	movs	r0, r2
 800bb62:	4798      	blx	r3
      break;
 800bb64:	e048      	b.n	800bbf8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	785b      	ldrb	r3, [r3, #1]
 800bb6a:	2b09      	cmp	r3, #9
 800bb6c:	d835      	bhi.n	800bbda <USBD_StdDevReq+0xb2>
 800bb6e:	009a      	lsls	r2, r3, #2
 800bb70:	4b25      	ldr	r3, [pc, #148]	; (800bc08 <USBD_StdDevReq+0xe0>)
 800bb72:	18d3      	adds	r3, r2, r3
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bb78:	683a      	ldr	r2, [r7, #0]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	0011      	movs	r1, r2
 800bb7e:	0018      	movs	r0, r3
 800bb80:	f000 fa52 	bl	800c028 <USBD_GetDescriptor>
          break;
 800bb84:	e030      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bb86:	683a      	ldr	r2, [r7, #0]
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	0011      	movs	r1, r2
 800bb8c:	0018      	movs	r0, r3
 800bb8e:	f000 fbfd 	bl	800c38c <USBD_SetAddress>
          break;
 800bb92:	e029      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800bb94:	683a      	ldr	r2, [r7, #0]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	0011      	movs	r1, r2
 800bb9a:	0018      	movs	r0, r3
 800bb9c:	f000 fc4a 	bl	800c434 <USBD_SetConfig>
          break;
 800bba0:	e022      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bba2:	683a      	ldr	r2, [r7, #0]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	0011      	movs	r1, r2
 800bba8:	0018      	movs	r0, r3
 800bbaa:	f000 fce7 	bl	800c57c <USBD_GetConfig>
          break;
 800bbae:	e01b      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bbb0:	683a      	ldr	r2, [r7, #0]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	0011      	movs	r1, r2
 800bbb6:	0018      	movs	r0, r3
 800bbb8:	f000 fd1b 	bl	800c5f2 <USBD_GetStatus>
          break;
 800bbbc:	e014      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bbbe:	683a      	ldr	r2, [r7, #0]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	0011      	movs	r1, r2
 800bbc4:	0018      	movs	r0, r3
 800bbc6:	f000 fd4e 	bl	800c666 <USBD_SetFeature>
          break;
 800bbca:	e00d      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bbcc:	683a      	ldr	r2, [r7, #0]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	0011      	movs	r1, r2
 800bbd2:	0018      	movs	r0, r3
 800bbd4:	f000 fd5d 	bl	800c692 <USBD_ClrFeature>
          break;
 800bbd8:	e006      	b.n	800bbe8 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bbda:	683a      	ldr	r2, [r7, #0]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	0011      	movs	r1, r2
 800bbe0:	0018      	movs	r0, r3
 800bbe2:	f000 fdb7 	bl	800c754 <USBD_CtlError>
          break;
 800bbe6:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800bbe8:	e006      	b.n	800bbf8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800bbea:	683a      	ldr	r2, [r7, #0]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	0011      	movs	r1, r2
 800bbf0:	0018      	movs	r0, r3
 800bbf2:	f000 fdaf 	bl	800c754 <USBD_CtlError>
      break;
 800bbf6:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800bbf8:	230f      	movs	r3, #15
 800bbfa:	18fb      	adds	r3, r7, r3
 800bbfc:	781b      	ldrb	r3, [r3, #0]
}
 800bbfe:	0018      	movs	r0, r3
 800bc00:	46bd      	mov	sp, r7
 800bc02:	b004      	add	sp, #16
 800bc04:	bd80      	pop	{r7, pc}
 800bc06:	46c0      	nop			; (mov r8, r8)
 800bc08:	0800df68 	.word	0x0800df68

0800bc0c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800bc0c:	b5b0      	push	{r4, r5, r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc16:	230f      	movs	r3, #15
 800bc18:	18fb      	adds	r3, r7, r3
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	001a      	movs	r2, r3
 800bc24:	2360      	movs	r3, #96	; 0x60
 800bc26:	4013      	ands	r3, r2
 800bc28:	2b40      	cmp	r3, #64	; 0x40
 800bc2a:	d004      	beq.n	800bc36 <USBD_StdItfReq+0x2a>
 800bc2c:	d839      	bhi.n	800bca2 <USBD_StdItfReq+0x96>
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d001      	beq.n	800bc36 <USBD_StdItfReq+0x2a>
 800bc32:	2b20      	cmp	r3, #32
 800bc34:	d135      	bne.n	800bca2 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	23a7      	movs	r3, #167	; 0xa7
 800bc3a:	009b      	lsls	r3, r3, #2
 800bc3c:	5cd3      	ldrb	r3, [r2, r3]
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	2b02      	cmp	r3, #2
 800bc42:	d825      	bhi.n	800bc90 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	889b      	ldrh	r3, [r3, #4]
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	2b01      	cmp	r3, #1
 800bc4c:	d819      	bhi.n	800bc82 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	23ad      	movs	r3, #173	; 0xad
 800bc52:	009b      	lsls	r3, r3, #2
 800bc54:	58d3      	ldr	r3, [r2, r3]
 800bc56:	689b      	ldr	r3, [r3, #8]
 800bc58:	250f      	movs	r5, #15
 800bc5a:	197c      	adds	r4, r7, r5
 800bc5c:	6839      	ldr	r1, [r7, #0]
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	0010      	movs	r0, r2
 800bc62:	4798      	blx	r3
 800bc64:	0003      	movs	r3, r0
 800bc66:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	88db      	ldrh	r3, [r3, #6]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d116      	bne.n	800bc9e <USBD_StdItfReq+0x92>
 800bc70:	197b      	adds	r3, r7, r5
 800bc72:	781b      	ldrb	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d112      	bne.n	800bc9e <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	0018      	movs	r0, r3
 800bc7c:	f000 fe52 	bl	800c924 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bc80:	e00d      	b.n	800bc9e <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800bc82:	683a      	ldr	r2, [r7, #0]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	0011      	movs	r1, r2
 800bc88:	0018      	movs	r0, r3
 800bc8a:	f000 fd63 	bl	800c754 <USBD_CtlError>
          break;
 800bc8e:	e006      	b.n	800bc9e <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800bc90:	683a      	ldr	r2, [r7, #0]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	0011      	movs	r1, r2
 800bc96:	0018      	movs	r0, r3
 800bc98:	f000 fd5c 	bl	800c754 <USBD_CtlError>
          break;
 800bc9c:	e000      	b.n	800bca0 <USBD_StdItfReq+0x94>
          break;
 800bc9e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800bca0:	e006      	b.n	800bcb0 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800bca2:	683a      	ldr	r2, [r7, #0]
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	0011      	movs	r1, r2
 800bca8:	0018      	movs	r0, r3
 800bcaa:	f000 fd53 	bl	800c754 <USBD_CtlError>
      break;
 800bcae:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	0018      	movs	r0, r3
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	b004      	add	sp, #16
 800bcb8:	bdb0      	pop	{r4, r5, r7, pc}

0800bcba <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800bcba:	b5b0      	push	{r4, r5, r7, lr}
 800bcbc:	b084      	sub	sp, #16
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
 800bcc2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bcc4:	230f      	movs	r3, #15
 800bcc6:	18fb      	adds	r3, r7, r3
 800bcc8:	2200      	movs	r2, #0
 800bcca:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	889a      	ldrh	r2, [r3, #4]
 800bcd0:	230e      	movs	r3, #14
 800bcd2:	18fb      	adds	r3, r7, r3
 800bcd4:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	001a      	movs	r2, r3
 800bcdc:	2360      	movs	r3, #96	; 0x60
 800bcde:	4013      	ands	r3, r2
 800bce0:	2b40      	cmp	r3, #64	; 0x40
 800bce2:	d006      	beq.n	800bcf2 <USBD_StdEPReq+0x38>
 800bce4:	d900      	bls.n	800bce8 <USBD_StdEPReq+0x2e>
 800bce6:	e190      	b.n	800c00a <USBD_StdEPReq+0x350>
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d00c      	beq.n	800bd06 <USBD_StdEPReq+0x4c>
 800bcec:	2b20      	cmp	r3, #32
 800bcee:	d000      	beq.n	800bcf2 <USBD_StdEPReq+0x38>
 800bcf0:	e18b      	b.n	800c00a <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	23ad      	movs	r3, #173	; 0xad
 800bcf6:	009b      	lsls	r3, r3, #2
 800bcf8:	58d3      	ldr	r3, [r2, r3]
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	6839      	ldr	r1, [r7, #0]
 800bcfe:	687a      	ldr	r2, [r7, #4]
 800bd00:	0010      	movs	r0, r2
 800bd02:	4798      	blx	r3
      break;
 800bd04:	e188      	b.n	800c018 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	001a      	movs	r2, r3
 800bd0c:	2360      	movs	r3, #96	; 0x60
 800bd0e:	4013      	ands	r3, r2
 800bd10:	2b20      	cmp	r3, #32
 800bd12:	d10f      	bne.n	800bd34 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	23ad      	movs	r3, #173	; 0xad
 800bd18:	009b      	lsls	r3, r3, #2
 800bd1a:	58d3      	ldr	r3, [r2, r3]
 800bd1c:	689b      	ldr	r3, [r3, #8]
 800bd1e:	250f      	movs	r5, #15
 800bd20:	197c      	adds	r4, r7, r5
 800bd22:	6839      	ldr	r1, [r7, #0]
 800bd24:	687a      	ldr	r2, [r7, #4]
 800bd26:	0010      	movs	r0, r2
 800bd28:	4798      	blx	r3
 800bd2a:	0003      	movs	r3, r0
 800bd2c:	7023      	strb	r3, [r4, #0]

        return ret;
 800bd2e:	197b      	adds	r3, r7, r5
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	e174      	b.n	800c01e <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	785b      	ldrb	r3, [r3, #1]
 800bd38:	2b03      	cmp	r3, #3
 800bd3a:	d007      	beq.n	800bd4c <USBD_StdEPReq+0x92>
 800bd3c:	dd00      	ble.n	800bd40 <USBD_StdEPReq+0x86>
 800bd3e:	e15c      	b.n	800bffa <USBD_StdEPReq+0x340>
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d100      	bne.n	800bd46 <USBD_StdEPReq+0x8c>
 800bd44:	e092      	b.n	800be6c <USBD_StdEPReq+0x1b2>
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d04b      	beq.n	800bde2 <USBD_StdEPReq+0x128>
 800bd4a:	e156      	b.n	800bffa <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bd4c:	687a      	ldr	r2, [r7, #4]
 800bd4e:	23a7      	movs	r3, #167	; 0xa7
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	5cd3      	ldrb	r3, [r2, r3]
 800bd54:	2b02      	cmp	r3, #2
 800bd56:	d002      	beq.n	800bd5e <USBD_StdEPReq+0xa4>
 800bd58:	2b03      	cmp	r3, #3
 800bd5a:	d01d      	beq.n	800bd98 <USBD_StdEPReq+0xde>
 800bd5c:	e039      	b.n	800bdd2 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bd5e:	220e      	movs	r2, #14
 800bd60:	18bb      	adds	r3, r7, r2
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d010      	beq.n	800bd8a <USBD_StdEPReq+0xd0>
 800bd68:	18bb      	adds	r3, r7, r2
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	2b80      	cmp	r3, #128	; 0x80
 800bd6e:	d00c      	beq.n	800bd8a <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bd70:	18bb      	adds	r3, r7, r2
 800bd72:	781a      	ldrb	r2, [r3, #0]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	0011      	movs	r1, r2
 800bd78:	0018      	movs	r0, r3
 800bd7a:	f001 f9d8 	bl	800d12e <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2180      	movs	r1, #128	; 0x80
 800bd82:	0018      	movs	r0, r3
 800bd84:	f001 f9d3 	bl	800d12e <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bd88:	e02a      	b.n	800bde0 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800bd8a:	683a      	ldr	r2, [r7, #0]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	0011      	movs	r1, r2
 800bd90:	0018      	movs	r0, r3
 800bd92:	f000 fcdf 	bl	800c754 <USBD_CtlError>
              break;
 800bd96:	e023      	b.n	800bde0 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	885b      	ldrh	r3, [r3, #2]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d113      	bne.n	800bdc8 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800bda0:	220e      	movs	r2, #14
 800bda2:	18bb      	adds	r3, r7, r2
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d00e      	beq.n	800bdc8 <USBD_StdEPReq+0x10e>
 800bdaa:	18bb      	adds	r3, r7, r2
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	2b80      	cmp	r3, #128	; 0x80
 800bdb0:	d00a      	beq.n	800bdc8 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	88db      	ldrh	r3, [r3, #6]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d106      	bne.n	800bdc8 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800bdba:	18bb      	adds	r3, r7, r2
 800bdbc:	781a      	ldrb	r2, [r3, #0]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	0011      	movs	r1, r2
 800bdc2:	0018      	movs	r0, r3
 800bdc4:	f001 f9b3 	bl	800d12e <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	0018      	movs	r0, r3
 800bdcc:	f000 fdaa 	bl	800c924 <USBD_CtlSendStatus>

              break;
 800bdd0:	e006      	b.n	800bde0 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800bdd2:	683a      	ldr	r2, [r7, #0]
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	0011      	movs	r1, r2
 800bdd8:	0018      	movs	r0, r3
 800bdda:	f000 fcbb 	bl	800c754 <USBD_CtlError>
              break;
 800bdde:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800bde0:	e112      	b.n	800c008 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bde2:	687a      	ldr	r2, [r7, #4]
 800bde4:	23a7      	movs	r3, #167	; 0xa7
 800bde6:	009b      	lsls	r3, r3, #2
 800bde8:	5cd3      	ldrb	r3, [r2, r3]
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	d002      	beq.n	800bdf4 <USBD_StdEPReq+0x13a>
 800bdee:	2b03      	cmp	r3, #3
 800bdf0:	d01d      	beq.n	800be2e <USBD_StdEPReq+0x174>
 800bdf2:	e032      	b.n	800be5a <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bdf4:	220e      	movs	r2, #14
 800bdf6:	18bb      	adds	r3, r7, r2
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d010      	beq.n	800be20 <USBD_StdEPReq+0x166>
 800bdfe:	18bb      	adds	r3, r7, r2
 800be00:	781b      	ldrb	r3, [r3, #0]
 800be02:	2b80      	cmp	r3, #128	; 0x80
 800be04:	d00c      	beq.n	800be20 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800be06:	18bb      	adds	r3, r7, r2
 800be08:	781a      	ldrb	r2, [r3, #0]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	0011      	movs	r1, r2
 800be0e:	0018      	movs	r0, r3
 800be10:	f001 f98d 	bl	800d12e <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2180      	movs	r1, #128	; 0x80
 800be18:	0018      	movs	r0, r3
 800be1a:	f001 f988 	bl	800d12e <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800be1e:	e024      	b.n	800be6a <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800be20:	683a      	ldr	r2, [r7, #0]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	0011      	movs	r1, r2
 800be26:	0018      	movs	r0, r3
 800be28:	f000 fc94 	bl	800c754 <USBD_CtlError>
              break;
 800be2c:	e01d      	b.n	800be6a <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	885b      	ldrh	r3, [r3, #2]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d118      	bne.n	800be68 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800be36:	210e      	movs	r1, #14
 800be38:	187b      	adds	r3, r7, r1
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	227f      	movs	r2, #127	; 0x7f
 800be3e:	4013      	ands	r3, r2
 800be40:	d006      	beq.n	800be50 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800be42:	187b      	adds	r3, r7, r1
 800be44:	781a      	ldrb	r2, [r3, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	0011      	movs	r1, r2
 800be4a:	0018      	movs	r0, r3
 800be4c:	f001 f99a 	bl	800d184 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	0018      	movs	r0, r3
 800be54:	f000 fd66 	bl	800c924 <USBD_CtlSendStatus>
              }
              break;
 800be58:	e006      	b.n	800be68 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800be5a:	683a      	ldr	r2, [r7, #0]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	0011      	movs	r1, r2
 800be60:	0018      	movs	r0, r3
 800be62:	f000 fc77 	bl	800c754 <USBD_CtlError>
              break;
 800be66:	e000      	b.n	800be6a <USBD_StdEPReq+0x1b0>
              break;
 800be68:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800be6a:	e0cd      	b.n	800c008 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800be6c:	687a      	ldr	r2, [r7, #4]
 800be6e:	23a7      	movs	r3, #167	; 0xa7
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	5cd3      	ldrb	r3, [r2, r3]
 800be74:	2b02      	cmp	r3, #2
 800be76:	d002      	beq.n	800be7e <USBD_StdEPReq+0x1c4>
 800be78:	2b03      	cmp	r3, #3
 800be7a:	d03c      	beq.n	800bef6 <USBD_StdEPReq+0x23c>
 800be7c:	e0b5      	b.n	800bfea <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be7e:	220e      	movs	r2, #14
 800be80:	18bb      	adds	r3, r7, r2
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d00a      	beq.n	800be9e <USBD_StdEPReq+0x1e4>
 800be88:	18bb      	adds	r3, r7, r2
 800be8a:	781b      	ldrb	r3, [r3, #0]
 800be8c:	2b80      	cmp	r3, #128	; 0x80
 800be8e:	d006      	beq.n	800be9e <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800be90:	683a      	ldr	r2, [r7, #0]
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	0011      	movs	r1, r2
 800be96:	0018      	movs	r0, r3
 800be98:	f000 fc5c 	bl	800c754 <USBD_CtlError>
                break;
 800be9c:	e0ac      	b.n	800bff8 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800be9e:	220e      	movs	r2, #14
 800bea0:	18bb      	adds	r3, r7, r2
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	b25b      	sxtb	r3, r3
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	da0c      	bge.n	800bec4 <USBD_StdEPReq+0x20a>
 800beaa:	18bb      	adds	r3, r7, r2
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	227f      	movs	r2, #127	; 0x7f
 800beb0:	401a      	ands	r2, r3
 800beb2:	0013      	movs	r3, r2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	189b      	adds	r3, r3, r2
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	3310      	adds	r3, #16
 800bebc:	687a      	ldr	r2, [r7, #4]
 800bebe:	18d3      	adds	r3, r2, r3
 800bec0:	3304      	adds	r3, #4
 800bec2:	e00d      	b.n	800bee0 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bec4:	230e      	movs	r3, #14
 800bec6:	18fb      	adds	r3, r7, r3
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	227f      	movs	r2, #127	; 0x7f
 800becc:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bece:	0013      	movs	r3, r2
 800bed0:	009b      	lsls	r3, r3, #2
 800bed2:	189b      	adds	r3, r3, r2
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	3351      	adds	r3, #81	; 0x51
 800bed8:	33ff      	adds	r3, #255	; 0xff
 800beda:	687a      	ldr	r2, [r7, #4]
 800bedc:	18d3      	adds	r3, r2, r3
 800bede:	3304      	adds	r3, #4
 800bee0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	2200      	movs	r2, #0
 800bee6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bee8:	68b9      	ldr	r1, [r7, #8]
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2202      	movs	r2, #2
 800beee:	0018      	movs	r0, r3
 800bef0:	f000 fcae 	bl	800c850 <USBD_CtlSendData>
              break;
 800bef4:	e080      	b.n	800bff8 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bef6:	220e      	movs	r2, #14
 800bef8:	18bb      	adds	r3, r7, r2
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	b25b      	sxtb	r3, r3
 800befe:	2b00      	cmp	r3, #0
 800bf00:	da14      	bge.n	800bf2c <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bf02:	18bb      	adds	r3, r7, r2
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	220f      	movs	r2, #15
 800bf08:	401a      	ands	r2, r3
 800bf0a:	6879      	ldr	r1, [r7, #4]
 800bf0c:	0013      	movs	r3, r2
 800bf0e:	009b      	lsls	r3, r3, #2
 800bf10:	189b      	adds	r3, r3, r2
 800bf12:	009b      	lsls	r3, r3, #2
 800bf14:	18cb      	adds	r3, r1, r3
 800bf16:	3318      	adds	r3, #24
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d11e      	bne.n	800bf5c <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800bf1e:	683a      	ldr	r2, [r7, #0]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	0011      	movs	r1, r2
 800bf24:	0018      	movs	r0, r3
 800bf26:	f000 fc15 	bl	800c754 <USBD_CtlError>
                  break;
 800bf2a:	e065      	b.n	800bff8 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bf2c:	230e      	movs	r3, #14
 800bf2e:	18fb      	adds	r3, r7, r3
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	220f      	movs	r2, #15
 800bf34:	401a      	ands	r2, r3
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	23ac      	movs	r3, #172	; 0xac
 800bf3a:	0059      	lsls	r1, r3, #1
 800bf3c:	0013      	movs	r3, r2
 800bf3e:	009b      	lsls	r3, r3, #2
 800bf40:	189b      	adds	r3, r3, r2
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	18c3      	adds	r3, r0, r3
 800bf46:	185b      	adds	r3, r3, r1
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d106      	bne.n	800bf5c <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800bf4e:	683a      	ldr	r2, [r7, #0]
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	0011      	movs	r1, r2
 800bf54:	0018      	movs	r0, r3
 800bf56:	f000 fbfd 	bl	800c754 <USBD_CtlError>
                  break;
 800bf5a:	e04d      	b.n	800bff8 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf5c:	220e      	movs	r2, #14
 800bf5e:	18bb      	adds	r3, r7, r2
 800bf60:	781b      	ldrb	r3, [r3, #0]
 800bf62:	b25b      	sxtb	r3, r3
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	da0c      	bge.n	800bf82 <USBD_StdEPReq+0x2c8>
 800bf68:	18bb      	adds	r3, r7, r2
 800bf6a:	781b      	ldrb	r3, [r3, #0]
 800bf6c:	227f      	movs	r2, #127	; 0x7f
 800bf6e:	401a      	ands	r2, r3
 800bf70:	0013      	movs	r3, r2
 800bf72:	009b      	lsls	r3, r3, #2
 800bf74:	189b      	adds	r3, r3, r2
 800bf76:	009b      	lsls	r3, r3, #2
 800bf78:	3310      	adds	r3, #16
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	18d3      	adds	r3, r2, r3
 800bf7e:	3304      	adds	r3, #4
 800bf80:	e00d      	b.n	800bf9e <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bf82:	230e      	movs	r3, #14
 800bf84:	18fb      	adds	r3, r7, r3
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	227f      	movs	r2, #127	; 0x7f
 800bf8a:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf8c:	0013      	movs	r3, r2
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	189b      	adds	r3, r3, r2
 800bf92:	009b      	lsls	r3, r3, #2
 800bf94:	3351      	adds	r3, #81	; 0x51
 800bf96:	33ff      	adds	r3, #255	; 0xff
 800bf98:	687a      	ldr	r2, [r7, #4]
 800bf9a:	18d3      	adds	r3, r2, r3
 800bf9c:	3304      	adds	r3, #4
 800bf9e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bfa0:	220e      	movs	r2, #14
 800bfa2:	18bb      	adds	r3, r7, r2
 800bfa4:	781b      	ldrb	r3, [r3, #0]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d003      	beq.n	800bfb2 <USBD_StdEPReq+0x2f8>
 800bfaa:	18bb      	adds	r3, r7, r2
 800bfac:	781b      	ldrb	r3, [r3, #0]
 800bfae:	2b80      	cmp	r3, #128	; 0x80
 800bfb0:	d103      	bne.n	800bfba <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	601a      	str	r2, [r3, #0]
 800bfb8:	e010      	b.n	800bfdc <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800bfba:	230e      	movs	r3, #14
 800bfbc:	18fb      	adds	r3, r7, r3
 800bfbe:	781a      	ldrb	r2, [r3, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	0011      	movs	r1, r2
 800bfc4:	0018      	movs	r0, r3
 800bfc6:	f001 f908 	bl	800d1da <USBD_LL_IsStallEP>
 800bfca:	1e03      	subs	r3, r0, #0
 800bfcc:	d003      	beq.n	800bfd6 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	601a      	str	r2, [r3, #0]
 800bfd4:	e002      	b.n	800bfdc <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bfdc:	68b9      	ldr	r1, [r7, #8]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2202      	movs	r2, #2
 800bfe2:	0018      	movs	r0, r3
 800bfe4:	f000 fc34 	bl	800c850 <USBD_CtlSendData>
              break;
 800bfe8:	e006      	b.n	800bff8 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800bfea:	683a      	ldr	r2, [r7, #0]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	0011      	movs	r1, r2
 800bff0:	0018      	movs	r0, r3
 800bff2:	f000 fbaf 	bl	800c754 <USBD_CtlError>
              break;
 800bff6:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800bff8:	e006      	b.n	800c008 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800bffa:	683a      	ldr	r2, [r7, #0]
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	0011      	movs	r1, r2
 800c000:	0018      	movs	r0, r3
 800c002:	f000 fba7 	bl	800c754 <USBD_CtlError>
          break;
 800c006:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800c008:	e006      	b.n	800c018 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800c00a:	683a      	ldr	r2, [r7, #0]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	0011      	movs	r1, r2
 800c010:	0018      	movs	r0, r3
 800c012:	f000 fb9f 	bl	800c754 <USBD_CtlError>
      break;
 800c016:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800c018:	230f      	movs	r3, #15
 800c01a:	18fb      	adds	r3, r7, r3
 800c01c:	781b      	ldrb	r3, [r3, #0]
}
 800c01e:	0018      	movs	r0, r3
 800c020:	46bd      	mov	sp, r7
 800c022:	b004      	add	sp, #16
 800c024:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c028 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c032:	2308      	movs	r3, #8
 800c034:	18fb      	adds	r3, r7, r3
 800c036:	2200      	movs	r2, #0
 800c038:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800c03a:	2300      	movs	r3, #0
 800c03c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c03e:	230b      	movs	r3, #11
 800c040:	18fb      	adds	r3, r7, r3
 800c042:	2200      	movs	r2, #0
 800c044:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	885b      	ldrh	r3, [r3, #2]
 800c04a:	0a1b      	lsrs	r3, r3, #8
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	2b07      	cmp	r3, #7
 800c050:	d900      	bls.n	800c054 <USBD_GetDescriptor+0x2c>
 800c052:	e159      	b.n	800c308 <USBD_GetDescriptor+0x2e0>
 800c054:	009a      	lsls	r2, r3, #2
 800c056:	4bcb      	ldr	r3, [pc, #812]	; (800c384 <USBD_GetDescriptor+0x35c>)
 800c058:	18d3      	adds	r3, r2, r3
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c05e:	687a      	ldr	r2, [r7, #4]
 800c060:	23ac      	movs	r3, #172	; 0xac
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	58d3      	ldr	r3, [r2, r3]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	687a      	ldr	r2, [r7, #4]
 800c06a:	7c12      	ldrb	r2, [r2, #16]
 800c06c:	2108      	movs	r1, #8
 800c06e:	1879      	adds	r1, r7, r1
 800c070:	0010      	movs	r0, r2
 800c072:	4798      	blx	r3
 800c074:	0003      	movs	r3, r0
 800c076:	60fb      	str	r3, [r7, #12]
      break;
 800c078:	e153      	b.n	800c322 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	7c1b      	ldrb	r3, [r3, #16]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d10f      	bne.n	800c0a2 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c082:	687a      	ldr	r2, [r7, #4]
 800c084:	23ad      	movs	r3, #173	; 0xad
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	58d3      	ldr	r3, [r2, r3]
 800c08a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c08c:	2208      	movs	r2, #8
 800c08e:	18ba      	adds	r2, r7, r2
 800c090:	0010      	movs	r0, r2
 800c092:	4798      	blx	r3
 800c094:	0003      	movs	r3, r0
 800c096:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	3301      	adds	r3, #1
 800c09c:	2202      	movs	r2, #2
 800c09e:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c0a0:	e13f      	b.n	800c322 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c0a2:	687a      	ldr	r2, [r7, #4]
 800c0a4:	23ad      	movs	r3, #173	; 0xad
 800c0a6:	009b      	lsls	r3, r3, #2
 800c0a8:	58d3      	ldr	r3, [r2, r3]
 800c0aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ac:	2208      	movs	r2, #8
 800c0ae:	18ba      	adds	r2, r7, r2
 800c0b0:	0010      	movs	r0, r2
 800c0b2:	4798      	blx	r3
 800c0b4:	0003      	movs	r3, r0
 800c0b6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	2202      	movs	r2, #2
 800c0be:	701a      	strb	r2, [r3, #0]
      break;
 800c0c0:	e12f      	b.n	800c322 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	885b      	ldrh	r3, [r3, #2]
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	2b05      	cmp	r3, #5
 800c0ca:	d900      	bls.n	800c0ce <USBD_GetDescriptor+0xa6>
 800c0cc:	e0d0      	b.n	800c270 <USBD_GetDescriptor+0x248>
 800c0ce:	009a      	lsls	r2, r3, #2
 800c0d0:	4bad      	ldr	r3, [pc, #692]	; (800c388 <USBD_GetDescriptor+0x360>)
 800c0d2:	18d3      	adds	r3, r2, r3
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c0d8:	687a      	ldr	r2, [r7, #4]
 800c0da:	23ac      	movs	r3, #172	; 0xac
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	58d3      	ldr	r3, [r2, r3]
 800c0e0:	685b      	ldr	r3, [r3, #4]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d00d      	beq.n	800c102 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	23ac      	movs	r3, #172	; 0xac
 800c0ea:	009b      	lsls	r3, r3, #2
 800c0ec:	58d3      	ldr	r3, [r2, r3]
 800c0ee:	685b      	ldr	r3, [r3, #4]
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	7c12      	ldrb	r2, [r2, #16]
 800c0f4:	2108      	movs	r1, #8
 800c0f6:	1879      	adds	r1, r7, r1
 800c0f8:	0010      	movs	r0, r2
 800c0fa:	4798      	blx	r3
 800c0fc:	0003      	movs	r3, r0
 800c0fe:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c100:	e0c3      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c102:	683a      	ldr	r2, [r7, #0]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	0011      	movs	r1, r2
 800c108:	0018      	movs	r0, r3
 800c10a:	f000 fb23 	bl	800c754 <USBD_CtlError>
            err++;
 800c10e:	210b      	movs	r1, #11
 800c110:	187b      	adds	r3, r7, r1
 800c112:	781a      	ldrb	r2, [r3, #0]
 800c114:	187b      	adds	r3, r7, r1
 800c116:	3201      	adds	r2, #1
 800c118:	701a      	strb	r2, [r3, #0]
          break;
 800c11a:	e0b6      	b.n	800c28a <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c11c:	687a      	ldr	r2, [r7, #4]
 800c11e:	23ac      	movs	r3, #172	; 0xac
 800c120:	009b      	lsls	r3, r3, #2
 800c122:	58d3      	ldr	r3, [r2, r3]
 800c124:	689b      	ldr	r3, [r3, #8]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00d      	beq.n	800c146 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c12a:	687a      	ldr	r2, [r7, #4]
 800c12c:	23ac      	movs	r3, #172	; 0xac
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	58d3      	ldr	r3, [r2, r3]
 800c132:	689b      	ldr	r3, [r3, #8]
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	7c12      	ldrb	r2, [r2, #16]
 800c138:	2108      	movs	r1, #8
 800c13a:	1879      	adds	r1, r7, r1
 800c13c:	0010      	movs	r0, r2
 800c13e:	4798      	blx	r3
 800c140:	0003      	movs	r3, r0
 800c142:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c144:	e0a1      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c146:	683a      	ldr	r2, [r7, #0]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	0011      	movs	r1, r2
 800c14c:	0018      	movs	r0, r3
 800c14e:	f000 fb01 	bl	800c754 <USBD_CtlError>
            err++;
 800c152:	210b      	movs	r1, #11
 800c154:	187b      	adds	r3, r7, r1
 800c156:	781a      	ldrb	r2, [r3, #0]
 800c158:	187b      	adds	r3, r7, r1
 800c15a:	3201      	adds	r2, #1
 800c15c:	701a      	strb	r2, [r3, #0]
          break;
 800c15e:	e094      	b.n	800c28a <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	23ac      	movs	r3, #172	; 0xac
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	58d3      	ldr	r3, [r2, r3]
 800c168:	68db      	ldr	r3, [r3, #12]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d00d      	beq.n	800c18a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	23ac      	movs	r3, #172	; 0xac
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	58d3      	ldr	r3, [r2, r3]
 800c176:	68db      	ldr	r3, [r3, #12]
 800c178:	687a      	ldr	r2, [r7, #4]
 800c17a:	7c12      	ldrb	r2, [r2, #16]
 800c17c:	2108      	movs	r1, #8
 800c17e:	1879      	adds	r1, r7, r1
 800c180:	0010      	movs	r0, r2
 800c182:	4798      	blx	r3
 800c184:	0003      	movs	r3, r0
 800c186:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c188:	e07f      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c18a:	683a      	ldr	r2, [r7, #0]
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	0011      	movs	r1, r2
 800c190:	0018      	movs	r0, r3
 800c192:	f000 fadf 	bl	800c754 <USBD_CtlError>
            err++;
 800c196:	210b      	movs	r1, #11
 800c198:	187b      	adds	r3, r7, r1
 800c19a:	781a      	ldrb	r2, [r3, #0]
 800c19c:	187b      	adds	r3, r7, r1
 800c19e:	3201      	adds	r2, #1
 800c1a0:	701a      	strb	r2, [r3, #0]
          break;
 800c1a2:	e072      	b.n	800c28a <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c1a4:	687a      	ldr	r2, [r7, #4]
 800c1a6:	23ac      	movs	r3, #172	; 0xac
 800c1a8:	009b      	lsls	r3, r3, #2
 800c1aa:	58d3      	ldr	r3, [r2, r3]
 800c1ac:	691b      	ldr	r3, [r3, #16]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d00d      	beq.n	800c1ce <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c1b2:	687a      	ldr	r2, [r7, #4]
 800c1b4:	23ac      	movs	r3, #172	; 0xac
 800c1b6:	009b      	lsls	r3, r3, #2
 800c1b8:	58d3      	ldr	r3, [r2, r3]
 800c1ba:	691b      	ldr	r3, [r3, #16]
 800c1bc:	687a      	ldr	r2, [r7, #4]
 800c1be:	7c12      	ldrb	r2, [r2, #16]
 800c1c0:	2108      	movs	r1, #8
 800c1c2:	1879      	adds	r1, r7, r1
 800c1c4:	0010      	movs	r0, r2
 800c1c6:	4798      	blx	r3
 800c1c8:	0003      	movs	r3, r0
 800c1ca:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c1cc:	e05d      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c1ce:	683a      	ldr	r2, [r7, #0]
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	0011      	movs	r1, r2
 800c1d4:	0018      	movs	r0, r3
 800c1d6:	f000 fabd 	bl	800c754 <USBD_CtlError>
            err++;
 800c1da:	210b      	movs	r1, #11
 800c1dc:	187b      	adds	r3, r7, r1
 800c1de:	781a      	ldrb	r2, [r3, #0]
 800c1e0:	187b      	adds	r3, r7, r1
 800c1e2:	3201      	adds	r2, #1
 800c1e4:	701a      	strb	r2, [r3, #0]
          break;
 800c1e6:	e050      	b.n	800c28a <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	23ac      	movs	r3, #172	; 0xac
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	58d3      	ldr	r3, [r2, r3]
 800c1f0:	695b      	ldr	r3, [r3, #20]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d00d      	beq.n	800c212 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c1f6:	687a      	ldr	r2, [r7, #4]
 800c1f8:	23ac      	movs	r3, #172	; 0xac
 800c1fa:	009b      	lsls	r3, r3, #2
 800c1fc:	58d3      	ldr	r3, [r2, r3]
 800c1fe:	695b      	ldr	r3, [r3, #20]
 800c200:	687a      	ldr	r2, [r7, #4]
 800c202:	7c12      	ldrb	r2, [r2, #16]
 800c204:	2108      	movs	r1, #8
 800c206:	1879      	adds	r1, r7, r1
 800c208:	0010      	movs	r0, r2
 800c20a:	4798      	blx	r3
 800c20c:	0003      	movs	r3, r0
 800c20e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c210:	e03b      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c212:	683a      	ldr	r2, [r7, #0]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	0011      	movs	r1, r2
 800c218:	0018      	movs	r0, r3
 800c21a:	f000 fa9b 	bl	800c754 <USBD_CtlError>
            err++;
 800c21e:	210b      	movs	r1, #11
 800c220:	187b      	adds	r3, r7, r1
 800c222:	781a      	ldrb	r2, [r3, #0]
 800c224:	187b      	adds	r3, r7, r1
 800c226:	3201      	adds	r2, #1
 800c228:	701a      	strb	r2, [r3, #0]
          break;
 800c22a:	e02e      	b.n	800c28a <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	23ac      	movs	r3, #172	; 0xac
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	58d3      	ldr	r3, [r2, r3]
 800c234:	699b      	ldr	r3, [r3, #24]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d00d      	beq.n	800c256 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	23ac      	movs	r3, #172	; 0xac
 800c23e:	009b      	lsls	r3, r3, #2
 800c240:	58d3      	ldr	r3, [r2, r3]
 800c242:	699b      	ldr	r3, [r3, #24]
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	7c12      	ldrb	r2, [r2, #16]
 800c248:	2108      	movs	r1, #8
 800c24a:	1879      	adds	r1, r7, r1
 800c24c:	0010      	movs	r0, r2
 800c24e:	4798      	blx	r3
 800c250:	0003      	movs	r3, r0
 800c252:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c254:	e019      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c256:	683a      	ldr	r2, [r7, #0]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	0011      	movs	r1, r2
 800c25c:	0018      	movs	r0, r3
 800c25e:	f000 fa79 	bl	800c754 <USBD_CtlError>
            err++;
 800c262:	210b      	movs	r1, #11
 800c264:	187b      	adds	r3, r7, r1
 800c266:	781a      	ldrb	r2, [r3, #0]
 800c268:	187b      	adds	r3, r7, r1
 800c26a:	3201      	adds	r2, #1
 800c26c:	701a      	strb	r2, [r3, #0]
          break;
 800c26e:	e00c      	b.n	800c28a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800c270:	683a      	ldr	r2, [r7, #0]
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	0011      	movs	r1, r2
 800c276:	0018      	movs	r0, r3
 800c278:	f000 fa6c 	bl	800c754 <USBD_CtlError>
          err++;
 800c27c:	210b      	movs	r1, #11
 800c27e:	187b      	adds	r3, r7, r1
 800c280:	781a      	ldrb	r2, [r3, #0]
 800c282:	187b      	adds	r3, r7, r1
 800c284:	3201      	adds	r2, #1
 800c286:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800c288:	e04b      	b.n	800c322 <USBD_GetDescriptor+0x2fa>
 800c28a:	e04a      	b.n	800c322 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	7c1b      	ldrb	r3, [r3, #16]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d10b      	bne.n	800c2ac <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c294:	687a      	ldr	r2, [r7, #4]
 800c296:	23ad      	movs	r3, #173	; 0xad
 800c298:	009b      	lsls	r3, r3, #2
 800c29a:	58d3      	ldr	r3, [r2, r3]
 800c29c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c29e:	2208      	movs	r2, #8
 800c2a0:	18ba      	adds	r2, r7, r2
 800c2a2:	0010      	movs	r0, r2
 800c2a4:	4798      	blx	r3
 800c2a6:	0003      	movs	r3, r0
 800c2a8:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c2aa:	e03a      	b.n	800c322 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800c2ac:	683a      	ldr	r2, [r7, #0]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	0011      	movs	r1, r2
 800c2b2:	0018      	movs	r0, r3
 800c2b4:	f000 fa4e 	bl	800c754 <USBD_CtlError>
        err++;
 800c2b8:	210b      	movs	r1, #11
 800c2ba:	187b      	adds	r3, r7, r1
 800c2bc:	781a      	ldrb	r2, [r3, #0]
 800c2be:	187b      	adds	r3, r7, r1
 800c2c0:	3201      	adds	r2, #1
 800c2c2:	701a      	strb	r2, [r3, #0]
      break;
 800c2c4:	e02d      	b.n	800c322 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	7c1b      	ldrb	r3, [r3, #16]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d10f      	bne.n	800c2ee <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c2ce:	687a      	ldr	r2, [r7, #4]
 800c2d0:	23ad      	movs	r3, #173	; 0xad
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	58d3      	ldr	r3, [r2, r3]
 800c2d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d8:	2208      	movs	r2, #8
 800c2da:	18ba      	adds	r2, r7, r2
 800c2dc:	0010      	movs	r0, r2
 800c2de:	4798      	blx	r3
 800c2e0:	0003      	movs	r3, r0
 800c2e2:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	3301      	adds	r3, #1
 800c2e8:	2207      	movs	r2, #7
 800c2ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c2ec:	e019      	b.n	800c322 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800c2ee:	683a      	ldr	r2, [r7, #0]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	0011      	movs	r1, r2
 800c2f4:	0018      	movs	r0, r3
 800c2f6:	f000 fa2d 	bl	800c754 <USBD_CtlError>
        err++;
 800c2fa:	210b      	movs	r1, #11
 800c2fc:	187b      	adds	r3, r7, r1
 800c2fe:	781a      	ldrb	r2, [r3, #0]
 800c300:	187b      	adds	r3, r7, r1
 800c302:	3201      	adds	r2, #1
 800c304:	701a      	strb	r2, [r3, #0]
      break;
 800c306:	e00c      	b.n	800c322 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800c308:	683a      	ldr	r2, [r7, #0]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	0011      	movs	r1, r2
 800c30e:	0018      	movs	r0, r3
 800c310:	f000 fa20 	bl	800c754 <USBD_CtlError>
      err++;
 800c314:	210b      	movs	r1, #11
 800c316:	187b      	adds	r3, r7, r1
 800c318:	781a      	ldrb	r2, [r3, #0]
 800c31a:	187b      	adds	r3, r7, r1
 800c31c:	3201      	adds	r2, #1
 800c31e:	701a      	strb	r2, [r3, #0]
      break;
 800c320:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 800c322:	230b      	movs	r3, #11
 800c324:	18fb      	adds	r3, r7, r3
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d127      	bne.n	800c37c <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c32c:	2108      	movs	r1, #8
 800c32e:	187b      	adds	r3, r7, r1
 800c330:	881b      	ldrh	r3, [r3, #0]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d019      	beq.n	800c36a <USBD_GetDescriptor+0x342>
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	88db      	ldrh	r3, [r3, #6]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d015      	beq.n	800c36a <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	88da      	ldrh	r2, [r3, #6]
 800c342:	187b      	adds	r3, r7, r1
 800c344:	881b      	ldrh	r3, [r3, #0]
 800c346:	1c18      	adds	r0, r3, #0
 800c348:	1c11      	adds	r1, r2, #0
 800c34a:	b28a      	uxth	r2, r1
 800c34c:	b283      	uxth	r3, r0
 800c34e:	429a      	cmp	r2, r3
 800c350:	d900      	bls.n	800c354 <USBD_GetDescriptor+0x32c>
 800c352:	1c01      	adds	r1, r0, #0
 800c354:	b28a      	uxth	r2, r1
 800c356:	2108      	movs	r1, #8
 800c358:	187b      	adds	r3, r7, r1
 800c35a:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c35c:	187b      	adds	r3, r7, r1
 800c35e:	881a      	ldrh	r2, [r3, #0]
 800c360:	68f9      	ldr	r1, [r7, #12]
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	0018      	movs	r0, r3
 800c366:	f000 fa73 	bl	800c850 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	88db      	ldrh	r3, [r3, #6]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d105      	bne.n	800c37e <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	0018      	movs	r0, r3
 800c376:	f000 fad5 	bl	800c924 <USBD_CtlSendStatus>
 800c37a:	e000      	b.n	800c37e <USBD_GetDescriptor+0x356>
    return;
 800c37c:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800c37e:	46bd      	mov	sp, r7
 800c380:	b004      	add	sp, #16
 800c382:	bd80      	pop	{r7, pc}
 800c384:	0800df90 	.word	0x0800df90
 800c388:	0800dfb0 	.word	0x0800dfb0

0800c38c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c38c:	b590      	push	{r4, r7, lr}
 800c38e:	b085      	sub	sp, #20
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
 800c394:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	889b      	ldrh	r3, [r3, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d13d      	bne.n	800c41a <USBD_SetAddress+0x8e>
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	88db      	ldrh	r3, [r3, #6]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d139      	bne.n	800c41a <USBD_SetAddress+0x8e>
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	885b      	ldrh	r3, [r3, #2]
 800c3aa:	2b7f      	cmp	r3, #127	; 0x7f
 800c3ac:	d835      	bhi.n	800c41a <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	885b      	ldrh	r3, [r3, #2]
 800c3b2:	b2da      	uxtb	r2, r3
 800c3b4:	230f      	movs	r3, #15
 800c3b6:	18fb      	adds	r3, r7, r3
 800c3b8:	217f      	movs	r1, #127	; 0x7f
 800c3ba:	400a      	ands	r2, r1
 800c3bc:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3be:	687a      	ldr	r2, [r7, #4]
 800c3c0:	23a7      	movs	r3, #167	; 0xa7
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	5cd3      	ldrb	r3, [r2, r3]
 800c3c6:	2b03      	cmp	r3, #3
 800c3c8:	d106      	bne.n	800c3d8 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800c3ca:	683a      	ldr	r2, [r7, #0]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	0011      	movs	r1, r2
 800c3d0:	0018      	movs	r0, r3
 800c3d2:	f000 f9bf 	bl	800c754 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3d6:	e027      	b.n	800c428 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	240f      	movs	r4, #15
 800c3dc:	193a      	adds	r2, r7, r4
 800c3de:	4914      	ldr	r1, [pc, #80]	; (800c430 <USBD_SetAddress+0xa4>)
 800c3e0:	7812      	ldrb	r2, [r2, #0]
 800c3e2:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c3e4:	193b      	adds	r3, r7, r4
 800c3e6:	781a      	ldrb	r2, [r3, #0]
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	0011      	movs	r1, r2
 800c3ec:	0018      	movs	r0, r3
 800c3ee:	f000 ff25 	bl	800d23c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	0018      	movs	r0, r3
 800c3f6:	f000 fa95 	bl	800c924 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c3fa:	193b      	adds	r3, r7, r4
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d005      	beq.n	800c40e <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c402:	687a      	ldr	r2, [r7, #4]
 800c404:	23a7      	movs	r3, #167	; 0xa7
 800c406:	009b      	lsls	r3, r3, #2
 800c408:	2102      	movs	r1, #2
 800c40a:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c40c:	e00c      	b.n	800c428 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c40e:	687a      	ldr	r2, [r7, #4]
 800c410:	23a7      	movs	r3, #167	; 0xa7
 800c412:	009b      	lsls	r3, r3, #2
 800c414:	2101      	movs	r1, #1
 800c416:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c418:	e006      	b.n	800c428 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c41a:	683a      	ldr	r2, [r7, #0]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	0011      	movs	r1, r2
 800c420:	0018      	movs	r0, r3
 800c422:	f000 f997 	bl	800c754 <USBD_CtlError>
  }
}
 800c426:	46c0      	nop			; (mov r8, r8)
 800c428:	46c0      	nop			; (mov r8, r8)
 800c42a:	46bd      	mov	sp, r7
 800c42c:	b005      	add	sp, #20
 800c42e:	bd90      	pop	{r4, r7, pc}
 800c430:	0000029e 	.word	0x0000029e

0800c434 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b082      	sub	sp, #8
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	885b      	ldrh	r3, [r3, #2]
 800c442:	b2da      	uxtb	r2, r3
 800c444:	4b4c      	ldr	r3, [pc, #304]	; (800c578 <USBD_SetConfig+0x144>)
 800c446:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c448:	4b4b      	ldr	r3, [pc, #300]	; (800c578 <USBD_SetConfig+0x144>)
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d906      	bls.n	800c45e <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800c450:	683a      	ldr	r2, [r7, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	0011      	movs	r1, r2
 800c456:	0018      	movs	r0, r3
 800c458:	f000 f97c 	bl	800c754 <USBD_CtlError>
 800c45c:	e088      	b.n	800c570 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	23a7      	movs	r3, #167	; 0xa7
 800c462:	009b      	lsls	r3, r3, #2
 800c464:	5cd3      	ldrb	r3, [r2, r3]
 800c466:	2b02      	cmp	r3, #2
 800c468:	d002      	beq.n	800c470 <USBD_SetConfig+0x3c>
 800c46a:	2b03      	cmp	r3, #3
 800c46c:	d029      	beq.n	800c4c2 <USBD_SetConfig+0x8e>
 800c46e:	e071      	b.n	800c554 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c470:	4b41      	ldr	r3, [pc, #260]	; (800c578 <USBD_SetConfig+0x144>)
 800c472:	781b      	ldrb	r3, [r3, #0]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d01f      	beq.n	800c4b8 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800c478:	4b3f      	ldr	r3, [pc, #252]	; (800c578 <USBD_SetConfig+0x144>)
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	001a      	movs	r2, r3
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	23a7      	movs	r3, #167	; 0xa7
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	2103      	movs	r1, #3
 800c48a:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c48c:	4b3a      	ldr	r3, [pc, #232]	; (800c578 <USBD_SetConfig+0x144>)
 800c48e:	781a      	ldrb	r2, [r3, #0]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	0011      	movs	r1, r2
 800c494:	0018      	movs	r0, r3
 800c496:	f7ff f8c6 	bl	800b626 <USBD_SetClassConfig>
 800c49a:	0003      	movs	r3, r0
 800c49c:	2b02      	cmp	r3, #2
 800c49e:	d106      	bne.n	800c4ae <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800c4a0:	683a      	ldr	r2, [r7, #0]
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	0011      	movs	r1, r2
 800c4a6:	0018      	movs	r0, r3
 800c4a8:	f000 f954 	bl	800c754 <USBD_CtlError>
            return;
 800c4ac:	e060      	b.n	800c570 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	0018      	movs	r0, r3
 800c4b2:	f000 fa37 	bl	800c924 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c4b6:	e05b      	b.n	800c570 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	0018      	movs	r0, r3
 800c4bc:	f000 fa32 	bl	800c924 <USBD_CtlSendStatus>
        break;
 800c4c0:	e056      	b.n	800c570 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c4c2:	4b2d      	ldr	r3, [pc, #180]	; (800c578 <USBD_SetConfig+0x144>)
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d115      	bne.n	800c4f6 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	23a7      	movs	r3, #167	; 0xa7
 800c4ce:	009b      	lsls	r3, r3, #2
 800c4d0:	2102      	movs	r1, #2
 800c4d2:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800c4d4:	4b28      	ldr	r3, [pc, #160]	; (800c578 <USBD_SetConfig+0x144>)
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	001a      	movs	r2, r3
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c4de:	4b26      	ldr	r3, [pc, #152]	; (800c578 <USBD_SetConfig+0x144>)
 800c4e0:	781a      	ldrb	r2, [r3, #0]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	0011      	movs	r1, r2
 800c4e6:	0018      	movs	r0, r3
 800c4e8:	f7ff f8c4 	bl	800b674 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	0018      	movs	r0, r3
 800c4f0:	f000 fa18 	bl	800c924 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c4f4:	e03c      	b.n	800c570 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800c4f6:	4b20      	ldr	r3, [pc, #128]	; (800c578 <USBD_SetConfig+0x144>)
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	001a      	movs	r2, r3
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	429a      	cmp	r2, r3
 800c502:	d022      	beq.n	800c54a <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	b2da      	uxtb	r2, r3
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	0011      	movs	r1, r2
 800c50e:	0018      	movs	r0, r3
 800c510:	f7ff f8b0 	bl	800b674 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c514:	4b18      	ldr	r3, [pc, #96]	; (800c578 <USBD_SetConfig+0x144>)
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	001a      	movs	r2, r3
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c51e:	4b16      	ldr	r3, [pc, #88]	; (800c578 <USBD_SetConfig+0x144>)
 800c520:	781a      	ldrb	r2, [r3, #0]
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	0011      	movs	r1, r2
 800c526:	0018      	movs	r0, r3
 800c528:	f7ff f87d 	bl	800b626 <USBD_SetClassConfig>
 800c52c:	0003      	movs	r3, r0
 800c52e:	2b02      	cmp	r3, #2
 800c530:	d106      	bne.n	800c540 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800c532:	683a      	ldr	r2, [r7, #0]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	0011      	movs	r1, r2
 800c538:	0018      	movs	r0, r3
 800c53a:	f000 f90b 	bl	800c754 <USBD_CtlError>
            return;
 800c53e:	e017      	b.n	800c570 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	0018      	movs	r0, r3
 800c544:	f000 f9ee 	bl	800c924 <USBD_CtlSendStatus>
        break;
 800c548:	e012      	b.n	800c570 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	0018      	movs	r0, r3
 800c54e:	f000 f9e9 	bl	800c924 <USBD_CtlSendStatus>
        break;
 800c552:	e00d      	b.n	800c570 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800c554:	683a      	ldr	r2, [r7, #0]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	0011      	movs	r1, r2
 800c55a:	0018      	movs	r0, r3
 800c55c:	f000 f8fa 	bl	800c754 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c560:	4b05      	ldr	r3, [pc, #20]	; (800c578 <USBD_SetConfig+0x144>)
 800c562:	781a      	ldrb	r2, [r3, #0]
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	0011      	movs	r1, r2
 800c568:	0018      	movs	r0, r3
 800c56a:	f7ff f883 	bl	800b674 <USBD_ClrClassConfig>
        break;
 800c56e:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800c570:	46bd      	mov	sp, r7
 800c572:	b002      	add	sp, #8
 800c574:	bd80      	pop	{r7, pc}
 800c576:	46c0      	nop			; (mov r8, r8)
 800c578:	20000270 	.word	0x20000270

0800c57c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b082      	sub	sp, #8
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
 800c584:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	88db      	ldrh	r3, [r3, #6]
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d006      	beq.n	800c59c <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800c58e:	683a      	ldr	r2, [r7, #0]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	0011      	movs	r1, r2
 800c594:	0018      	movs	r0, r3
 800c596:	f000 f8dd 	bl	800c754 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c59a:	e026      	b.n	800c5ea <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	23a7      	movs	r3, #167	; 0xa7
 800c5a0:	009b      	lsls	r3, r3, #2
 800c5a2:	5cd3      	ldrb	r3, [r2, r3]
 800c5a4:	2b02      	cmp	r3, #2
 800c5a6:	dc02      	bgt.n	800c5ae <USBD_GetConfig+0x32>
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	dc03      	bgt.n	800c5b4 <USBD_GetConfig+0x38>
 800c5ac:	e016      	b.n	800c5dc <USBD_GetConfig+0x60>
 800c5ae:	2b03      	cmp	r3, #3
 800c5b0:	d00c      	beq.n	800c5cc <USBD_GetConfig+0x50>
 800c5b2:	e013      	b.n	800c5dc <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	3308      	adds	r3, #8
 800c5be:	0019      	movs	r1, r3
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2201      	movs	r2, #1
 800c5c4:	0018      	movs	r0, r3
 800c5c6:	f000 f943 	bl	800c850 <USBD_CtlSendData>
        break;
 800c5ca:	e00e      	b.n	800c5ea <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	1d19      	adds	r1, r3, #4
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	0018      	movs	r0, r3
 800c5d6:	f000 f93b 	bl	800c850 <USBD_CtlSendData>
        break;
 800c5da:	e006      	b.n	800c5ea <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800c5dc:	683a      	ldr	r2, [r7, #0]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	0011      	movs	r1, r2
 800c5e2:	0018      	movs	r0, r3
 800c5e4:	f000 f8b6 	bl	800c754 <USBD_CtlError>
        break;
 800c5e8:	46c0      	nop			; (mov r8, r8)
}
 800c5ea:	46c0      	nop			; (mov r8, r8)
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	b002      	add	sp, #8
 800c5f0:	bd80      	pop	{r7, pc}

0800c5f2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5f2:	b580      	push	{r7, lr}
 800c5f4:	b082      	sub	sp, #8
 800c5f6:	af00      	add	r7, sp, #0
 800c5f8:	6078      	str	r0, [r7, #4]
 800c5fa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	23a7      	movs	r3, #167	; 0xa7
 800c600:	009b      	lsls	r3, r3, #2
 800c602:	5cd3      	ldrb	r3, [r2, r3]
 800c604:	3b01      	subs	r3, #1
 800c606:	2b02      	cmp	r3, #2
 800c608:	d822      	bhi.n	800c650 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	88db      	ldrh	r3, [r3, #6]
 800c60e:	2b02      	cmp	r3, #2
 800c610:	d006      	beq.n	800c620 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800c612:	683a      	ldr	r2, [r7, #0]
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	0011      	movs	r1, r2
 800c618:	0018      	movs	r0, r3
 800c61a:	f000 f89b 	bl	800c754 <USBD_CtlError>
        break;
 800c61e:	e01e      	b.n	800c65e <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2201      	movs	r2, #1
 800c624:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c626:	687a      	ldr	r2, [r7, #4]
 800c628:	23a9      	movs	r3, #169	; 0xa9
 800c62a:	009b      	lsls	r3, r3, #2
 800c62c:	58d3      	ldr	r3, [r2, r3]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d005      	beq.n	800c63e <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	2202      	movs	r2, #2
 800c638:	431a      	orrs	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	330c      	adds	r3, #12
 800c642:	0019      	movs	r1, r3
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2202      	movs	r2, #2
 800c648:	0018      	movs	r0, r3
 800c64a:	f000 f901 	bl	800c850 <USBD_CtlSendData>
      break;
 800c64e:	e006      	b.n	800c65e <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800c650:	683a      	ldr	r2, [r7, #0]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	0011      	movs	r1, r2
 800c656:	0018      	movs	r0, r3
 800c658:	f000 f87c 	bl	800c754 <USBD_CtlError>
      break;
 800c65c:	46c0      	nop			; (mov r8, r8)
  }
}
 800c65e:	46c0      	nop			; (mov r8, r8)
 800c660:	46bd      	mov	sp, r7
 800c662:	b002      	add	sp, #8
 800c664:	bd80      	pop	{r7, pc}

0800c666 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c666:	b580      	push	{r7, lr}
 800c668:	b082      	sub	sp, #8
 800c66a:	af00      	add	r7, sp, #0
 800c66c:	6078      	str	r0, [r7, #4]
 800c66e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	885b      	ldrh	r3, [r3, #2]
 800c674:	2b01      	cmp	r3, #1
 800c676:	d108      	bne.n	800c68a <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	23a9      	movs	r3, #169	; 0xa9
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	2101      	movs	r1, #1
 800c680:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	0018      	movs	r0, r3
 800c686:	f000 f94d 	bl	800c924 <USBD_CtlSendStatus>
  }
}
 800c68a:	46c0      	nop			; (mov r8, r8)
 800c68c:	46bd      	mov	sp, r7
 800c68e:	b002      	add	sp, #8
 800c690:	bd80      	pop	{r7, pc}

0800c692 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c692:	b580      	push	{r7, lr}
 800c694:	b082      	sub	sp, #8
 800c696:	af00      	add	r7, sp, #0
 800c698:	6078      	str	r0, [r7, #4]
 800c69a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c69c:	687a      	ldr	r2, [r7, #4]
 800c69e:	23a7      	movs	r3, #167	; 0xa7
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	5cd3      	ldrb	r3, [r2, r3]
 800c6a4:	3b01      	subs	r3, #1
 800c6a6:	2b02      	cmp	r3, #2
 800c6a8:	d80d      	bhi.n	800c6c6 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	885b      	ldrh	r3, [r3, #2]
 800c6ae:	2b01      	cmp	r3, #1
 800c6b0:	d110      	bne.n	800c6d4 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800c6b2:	687a      	ldr	r2, [r7, #4]
 800c6b4:	23a9      	movs	r3, #169	; 0xa9
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	2100      	movs	r1, #0
 800c6ba:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	0018      	movs	r0, r3
 800c6c0:	f000 f930 	bl	800c924 <USBD_CtlSendStatus>
      }
      break;
 800c6c4:	e006      	b.n	800c6d4 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800c6c6:	683a      	ldr	r2, [r7, #0]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	0011      	movs	r1, r2
 800c6cc:	0018      	movs	r0, r3
 800c6ce:	f000 f841 	bl	800c754 <USBD_CtlError>
      break;
 800c6d2:	e000      	b.n	800c6d6 <USBD_ClrFeature+0x44>
      break;
 800c6d4:	46c0      	nop			; (mov r8, r8)
  }
}
 800c6d6:	46c0      	nop			; (mov r8, r8)
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	b002      	add	sp, #8
 800c6dc:	bd80      	pop	{r7, pc}

0800c6de <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c6de:	b580      	push	{r7, lr}
 800c6e0:	b082      	sub	sp, #8
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	6078      	str	r0, [r7, #4]
 800c6e6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	781a      	ldrb	r2, [r3, #0]
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	785a      	ldrb	r2, [r3, #1]
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	3302      	adds	r3, #2
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	b29a      	uxth	r2, r3
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	3303      	adds	r3, #3
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	b29b      	uxth	r3, r3
 800c708:	021b      	lsls	r3, r3, #8
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	18d3      	adds	r3, r2, r3
 800c70e:	b29a      	uxth	r2, r3
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	3304      	adds	r3, #4
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	b29a      	uxth	r2, r3
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	3305      	adds	r3, #5
 800c720:	781b      	ldrb	r3, [r3, #0]
 800c722:	b29b      	uxth	r3, r3
 800c724:	021b      	lsls	r3, r3, #8
 800c726:	b29b      	uxth	r3, r3
 800c728:	18d3      	adds	r3, r2, r3
 800c72a:	b29a      	uxth	r2, r3
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	3306      	adds	r3, #6
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	b29a      	uxth	r2, r3
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	3307      	adds	r3, #7
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	b29b      	uxth	r3, r3
 800c740:	021b      	lsls	r3, r3, #8
 800c742:	b29b      	uxth	r3, r3
 800c744:	18d3      	adds	r3, r2, r3
 800c746:	b29a      	uxth	r2, r3
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	80da      	strh	r2, [r3, #6]

}
 800c74c:	46c0      	nop			; (mov r8, r8)
 800c74e:	46bd      	mov	sp, r7
 800c750:	b002      	add	sp, #8
 800c752:	bd80      	pop	{r7, pc}

0800c754 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b082      	sub	sp, #8
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
 800c75c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	2180      	movs	r1, #128	; 0x80
 800c762:	0018      	movs	r0, r3
 800c764:	f000 fce3 	bl	800d12e <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2100      	movs	r1, #0
 800c76c:	0018      	movs	r0, r3
 800c76e:	f000 fcde 	bl	800d12e <USBD_LL_StallEP>
}
 800c772:	46c0      	nop			; (mov r8, r8)
 800c774:	46bd      	mov	sp, r7
 800c776:	b002      	add	sp, #8
 800c778:	bd80      	pop	{r7, pc}

0800c77a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c77a:	b590      	push	{r4, r7, lr}
 800c77c:	b087      	sub	sp, #28
 800c77e:	af00      	add	r7, sp, #0
 800c780:	60f8      	str	r0, [r7, #12]
 800c782:	60b9      	str	r1, [r7, #8]
 800c784:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c786:	2417      	movs	r4, #23
 800c788:	193b      	adds	r3, r7, r4
 800c78a:	2200      	movs	r2, #0
 800c78c:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d03c      	beq.n	800c80e <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	0018      	movs	r0, r3
 800c798:	f000 f83d 	bl	800c816 <USBD_GetLen>
 800c79c:	0003      	movs	r3, r0
 800c79e:	3301      	adds	r3, #1
 800c7a0:	b29b      	uxth	r3, r3
 800c7a2:	18db      	adds	r3, r3, r3
 800c7a4:	b29a      	uxth	r2, r3
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c7aa:	193b      	adds	r3, r7, r4
 800c7ac:	781b      	ldrb	r3, [r3, #0]
 800c7ae:	193a      	adds	r2, r7, r4
 800c7b0:	1c59      	adds	r1, r3, #1
 800c7b2:	7011      	strb	r1, [r2, #0]
 800c7b4:	001a      	movs	r2, r3
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	189b      	adds	r3, r3, r2
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	7812      	ldrb	r2, [r2, #0]
 800c7be:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c7c0:	193b      	adds	r3, r7, r4
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	193a      	adds	r2, r7, r4
 800c7c6:	1c59      	adds	r1, r3, #1
 800c7c8:	7011      	strb	r1, [r2, #0]
 800c7ca:	001a      	movs	r2, r3
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	189b      	adds	r3, r3, r2
 800c7d0:	2203      	movs	r2, #3
 800c7d2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c7d4:	e017      	b.n	800c806 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	1c5a      	adds	r2, r3, #1
 800c7da:	60fa      	str	r2, [r7, #12]
 800c7dc:	2417      	movs	r4, #23
 800c7de:	193a      	adds	r2, r7, r4
 800c7e0:	7812      	ldrb	r2, [r2, #0]
 800c7e2:	1939      	adds	r1, r7, r4
 800c7e4:	1c50      	adds	r0, r2, #1
 800c7e6:	7008      	strb	r0, [r1, #0]
 800c7e8:	0011      	movs	r1, r2
 800c7ea:	68ba      	ldr	r2, [r7, #8]
 800c7ec:	1852      	adds	r2, r2, r1
 800c7ee:	781b      	ldrb	r3, [r3, #0]
 800c7f0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c7f2:	193b      	adds	r3, r7, r4
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	193a      	adds	r2, r7, r4
 800c7f8:	1c59      	adds	r1, r3, #1
 800c7fa:	7011      	strb	r1, [r2, #0]
 800c7fc:	001a      	movs	r2, r3
 800c7fe:	68bb      	ldr	r3, [r7, #8]
 800c800:	189b      	adds	r3, r3, r2
 800c802:	2200      	movs	r2, #0
 800c804:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d1e3      	bne.n	800c7d6 <USBD_GetString+0x5c>
    }
  }
}
 800c80e:	46c0      	nop			; (mov r8, r8)
 800c810:	46bd      	mov	sp, r7
 800c812:	b007      	add	sp, #28
 800c814:	bd90      	pop	{r4, r7, pc}

0800c816 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b084      	sub	sp, #16
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c81e:	230f      	movs	r3, #15
 800c820:	18fb      	adds	r3, r7, r3
 800c822:	2200      	movs	r2, #0
 800c824:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800c826:	e008      	b.n	800c83a <USBD_GetLen+0x24>
  {
    len++;
 800c828:	210f      	movs	r1, #15
 800c82a:	187b      	adds	r3, r7, r1
 800c82c:	781a      	ldrb	r2, [r3, #0]
 800c82e:	187b      	adds	r3, r7, r1
 800c830:	3201      	adds	r2, #1
 800c832:	701a      	strb	r2, [r3, #0]
    buf++;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	3301      	adds	r3, #1
 800c838:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d1f2      	bne.n	800c828 <USBD_GetLen+0x12>
  }

  return len;
 800c842:	230f      	movs	r3, #15
 800c844:	18fb      	adds	r3, r7, r3
 800c846:	781b      	ldrb	r3, [r3, #0]
}
 800c848:	0018      	movs	r0, r3
 800c84a:	46bd      	mov	sp, r7
 800c84c:	b004      	add	sp, #16
 800c84e:	bd80      	pop	{r7, pc}

0800c850 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b084      	sub	sp, #16
 800c854:	af00      	add	r7, sp, #0
 800c856:	60f8      	str	r0, [r7, #12]
 800c858:	60b9      	str	r1, [r7, #8]
 800c85a:	1dbb      	adds	r3, r7, #6
 800c85c:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c85e:	68fa      	ldr	r2, [r7, #12]
 800c860:	23a5      	movs	r3, #165	; 0xa5
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	2102      	movs	r1, #2
 800c866:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800c868:	1dbb      	adds	r3, r7, #6
 800c86a:	881a      	ldrh	r2, [r3, #0]
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c870:	1dbb      	adds	r3, r7, #6
 800c872:	881a      	ldrh	r2, [r3, #0]
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c878:	1dbb      	adds	r3, r7, #6
 800c87a:	881b      	ldrh	r3, [r3, #0]
 800c87c:	68ba      	ldr	r2, [r7, #8]
 800c87e:	68f8      	ldr	r0, [r7, #12]
 800c880:	2100      	movs	r1, #0
 800c882:	f000 fd06 	bl	800d292 <USBD_LL_Transmit>

  return USBD_OK;
 800c886:	2300      	movs	r3, #0
}
 800c888:	0018      	movs	r0, r3
 800c88a:	46bd      	mov	sp, r7
 800c88c:	b004      	add	sp, #16
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b084      	sub	sp, #16
 800c894:	af00      	add	r7, sp, #0
 800c896:	60f8      	str	r0, [r7, #12]
 800c898:	60b9      	str	r1, [r7, #8]
 800c89a:	1dbb      	adds	r3, r7, #6
 800c89c:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c89e:	1dbb      	adds	r3, r7, #6
 800c8a0:	881b      	ldrh	r3, [r3, #0]
 800c8a2:	68ba      	ldr	r2, [r7, #8]
 800c8a4:	68f8      	ldr	r0, [r7, #12]
 800c8a6:	2100      	movs	r1, #0
 800c8a8:	f000 fcf3 	bl	800d292 <USBD_LL_Transmit>

  return USBD_OK;
 800c8ac:	2300      	movs	r3, #0
}
 800c8ae:	0018      	movs	r0, r3
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	b004      	add	sp, #16
 800c8b4:	bd80      	pop	{r7, pc}

0800c8b6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c8b6:	b580      	push	{r7, lr}
 800c8b8:	b084      	sub	sp, #16
 800c8ba:	af00      	add	r7, sp, #0
 800c8bc:	60f8      	str	r0, [r7, #12]
 800c8be:	60b9      	str	r1, [r7, #8]
 800c8c0:	1dbb      	adds	r3, r7, #6
 800c8c2:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c8c4:	68fa      	ldr	r2, [r7, #12]
 800c8c6:	23a5      	movs	r3, #165	; 0xa5
 800c8c8:	009b      	lsls	r3, r3, #2
 800c8ca:	2103      	movs	r1, #3
 800c8cc:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800c8ce:	1dbb      	adds	r3, r7, #6
 800c8d0:	8819      	ldrh	r1, [r3, #0]
 800c8d2:	68fa      	ldr	r2, [r7, #12]
 800c8d4:	23ae      	movs	r3, #174	; 0xae
 800c8d6:	005b      	lsls	r3, r3, #1
 800c8d8:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800c8da:	1dbb      	adds	r3, r7, #6
 800c8dc:	8819      	ldrh	r1, [r3, #0]
 800c8de:	68fa      	ldr	r2, [r7, #12]
 800c8e0:	23b0      	movs	r3, #176	; 0xb0
 800c8e2:	005b      	lsls	r3, r3, #1
 800c8e4:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c8e6:	1dbb      	adds	r3, r7, #6
 800c8e8:	881b      	ldrh	r3, [r3, #0]
 800c8ea:	68ba      	ldr	r2, [r7, #8]
 800c8ec:	68f8      	ldr	r0, [r7, #12]
 800c8ee:	2100      	movs	r1, #0
 800c8f0:	f000 fd06 	bl	800d300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c8f4:	2300      	movs	r3, #0
}
 800c8f6:	0018      	movs	r0, r3
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	b004      	add	sp, #16
 800c8fc:	bd80      	pop	{r7, pc}

0800c8fe <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c8fe:	b580      	push	{r7, lr}
 800c900:	b084      	sub	sp, #16
 800c902:	af00      	add	r7, sp, #0
 800c904:	60f8      	str	r0, [r7, #12]
 800c906:	60b9      	str	r1, [r7, #8]
 800c908:	1dbb      	adds	r3, r7, #6
 800c90a:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c90c:	1dbb      	adds	r3, r7, #6
 800c90e:	881b      	ldrh	r3, [r3, #0]
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	68f8      	ldr	r0, [r7, #12]
 800c914:	2100      	movs	r1, #0
 800c916:	f000 fcf3 	bl	800d300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c91a:	2300      	movs	r3, #0
}
 800c91c:	0018      	movs	r0, r3
 800c91e:	46bd      	mov	sp, r7
 800c920:	b004      	add	sp, #16
 800c922:	bd80      	pop	{r7, pc}

0800c924 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b082      	sub	sp, #8
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c92c:	687a      	ldr	r2, [r7, #4]
 800c92e:	23a5      	movs	r3, #165	; 0xa5
 800c930:	009b      	lsls	r3, r3, #2
 800c932:	2104      	movs	r1, #4
 800c934:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	2300      	movs	r3, #0
 800c93a:	2200      	movs	r2, #0
 800c93c:	2100      	movs	r1, #0
 800c93e:	f000 fca8 	bl	800d292 <USBD_LL_Transmit>

  return USBD_OK;
 800c942:	2300      	movs	r3, #0
}
 800c944:	0018      	movs	r0, r3
 800c946:	46bd      	mov	sp, r7
 800c948:	b002      	add	sp, #8
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b082      	sub	sp, #8
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	23a5      	movs	r3, #165	; 0xa5
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	2105      	movs	r1, #5
 800c95c:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c95e:	6878      	ldr	r0, [r7, #4]
 800c960:	2300      	movs	r3, #0
 800c962:	2200      	movs	r2, #0
 800c964:	2100      	movs	r1, #0
 800c966:	f000 fccb 	bl	800d300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c96a:	2300      	movs	r3, #0
}
 800c96c:	0018      	movs	r0, r3
 800c96e:	46bd      	mov	sp, r7
 800c970:	b002      	add	sp, #8
 800c972:	bd80      	pop	{r7, pc}

0800c974 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c978:	4914      	ldr	r1, [pc, #80]	; (800c9cc <MX_USB_DEVICE_Init+0x58>)
 800c97a:	4b15      	ldr	r3, [pc, #84]	; (800c9d0 <MX_USB_DEVICE_Init+0x5c>)
 800c97c:	2200      	movs	r2, #0
 800c97e:	0018      	movs	r0, r3
 800c980:	f7fe fdea 	bl	800b558 <USBD_Init>
 800c984:	1e03      	subs	r3, r0, #0
 800c986:	d001      	beq.n	800c98c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c988:	f7f5 fcec 	bl	8002364 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c98c:	4a11      	ldr	r2, [pc, #68]	; (800c9d4 <MX_USB_DEVICE_Init+0x60>)
 800c98e:	4b10      	ldr	r3, [pc, #64]	; (800c9d0 <MX_USB_DEVICE_Init+0x5c>)
 800c990:	0011      	movs	r1, r2
 800c992:	0018      	movs	r0, r3
 800c994:	f7fe fe11 	bl	800b5ba <USBD_RegisterClass>
 800c998:	1e03      	subs	r3, r0, #0
 800c99a:	d001      	beq.n	800c9a0 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800c99c:	f7f5 fce2 	bl	8002364 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c9a0:	4a0d      	ldr	r2, [pc, #52]	; (800c9d8 <MX_USB_DEVICE_Init+0x64>)
 800c9a2:	4b0b      	ldr	r3, [pc, #44]	; (800c9d0 <MX_USB_DEVICE_Init+0x5c>)
 800c9a4:	0011      	movs	r1, r2
 800c9a6:	0018      	movs	r0, r3
 800c9a8:	f7fe fd26 	bl	800b3f8 <USBD_CDC_RegisterInterface>
 800c9ac:	1e03      	subs	r3, r0, #0
 800c9ae:	d001      	beq.n	800c9b4 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800c9b0:	f7f5 fcd8 	bl	8002364 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c9b4:	4b06      	ldr	r3, [pc, #24]	; (800c9d0 <MX_USB_DEVICE_Init+0x5c>)
 800c9b6:	0018      	movs	r0, r3
 800c9b8:	f7fe fe1f 	bl	800b5fa <USBD_Start>
 800c9bc:	1e03      	subs	r3, r0, #0
 800c9be:	d001      	beq.n	800c9c4 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800c9c0:	f7f5 fcd0 	bl	8002364 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c9c4:	46c0      	nop			; (mov r8, r8)
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	46c0      	nop			; (mov r8, r8)
 800c9cc:	2000012c 	.word	0x2000012c
 800c9d0:	200006ac 	.word	0x200006ac
 800c9d4:	20000018 	.word	0x20000018
 800c9d8:	2000011c 	.word	0x2000011c

0800c9dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c9e0:	4907      	ldr	r1, [pc, #28]	; (800ca00 <CDC_Init_FS+0x24>)
 800c9e2:	4b08      	ldr	r3, [pc, #32]	; (800ca04 <CDC_Init_FS+0x28>)
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	0018      	movs	r0, r3
 800c9e8:	f7fe fd21 	bl	800b42e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c9ec:	4a06      	ldr	r2, [pc, #24]	; (800ca08 <CDC_Init_FS+0x2c>)
 800c9ee:	4b05      	ldr	r3, [pc, #20]	; (800ca04 <CDC_Init_FS+0x28>)
 800c9f0:	0011      	movs	r1, r2
 800c9f2:	0018      	movs	r0, r3
 800c9f4:	f7fe fd37 	bl	800b466 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c9f8:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c9fa:	0018      	movs	r0, r3
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}
 800ca00:	20000d58 	.word	0x20000d58
 800ca04:	200006ac 	.word	0x200006ac
 800ca08:	20000970 	.word	0x20000970

0800ca0c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ca10:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ca12:	0018      	movs	r0, r3
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6039      	str	r1, [r7, #0]
 800ca20:	0011      	movs	r1, r2
 800ca22:	1dfb      	adds	r3, r7, #7
 800ca24:	1c02      	adds	r2, r0, #0
 800ca26:	701a      	strb	r2, [r3, #0]
 800ca28:	1d3b      	adds	r3, r7, #4
 800ca2a:	1c0a      	adds	r2, r1, #0
 800ca2c:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ca2e:	1dfb      	adds	r3, r7, #7
 800ca30:	781b      	ldrb	r3, [r3, #0]
 800ca32:	2b23      	cmp	r3, #35	; 0x23
 800ca34:	d804      	bhi.n	800ca40 <CDC_Control_FS+0x28>
 800ca36:	009a      	lsls	r2, r3, #2
 800ca38:	4b04      	ldr	r3, [pc, #16]	; (800ca4c <CDC_Control_FS+0x34>)
 800ca3a:	18d3      	adds	r3, r2, r3
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ca40:	46c0      	nop			; (mov r8, r8)
  }

  return (USBD_OK);
 800ca42:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ca44:	0018      	movs	r0, r3
 800ca46:	46bd      	mov	sp, r7
 800ca48:	b002      	add	sp, #8
 800ca4a:	bd80      	pop	{r7, pc}
 800ca4c:	0800dfc8 	.word	0x0800dfc8

0800ca50 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ca50:	b590      	push	{r4, r7, lr}
 800ca52:	b085      	sub	sp, #20
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
 800ca58:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  flags.data_received = 1;
 800ca5a:	4b18      	ldr	r3, [pc, #96]	; (800cabc <CDC_Receive_FS+0x6c>)
 800ca5c:	7a1a      	ldrb	r2, [r3, #8]
 800ca5e:	2101      	movs	r1, #1
 800ca60:	430a      	orrs	r2, r1
 800ca62:	721a      	strb	r2, [r3, #8]

  for(uint8_t i = 0; i < *Len; i++)
 800ca64:	230f      	movs	r3, #15
 800ca66:	18fb      	adds	r3, r7, r3
 800ca68:	2200      	movs	r2, #0
 800ca6a:	701a      	strb	r2, [r3, #0]
 800ca6c:	e00f      	b.n	800ca8e <CDC_Receive_FS+0x3e>
  {
	  push(USB_Rx_Buffer, Buf[i]);
 800ca6e:	4b14      	ldr	r3, [pc, #80]	; (800cac0 <CDC_Receive_FS+0x70>)
 800ca70:	6818      	ldr	r0, [r3, #0]
 800ca72:	240f      	movs	r4, #15
 800ca74:	193b      	adds	r3, r7, r4
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	18d3      	adds	r3, r2, r3
 800ca7c:	781b      	ldrb	r3, [r3, #0]
 800ca7e:	0019      	movs	r1, r3
 800ca80:	f7f5 fcc0 	bl	8002404 <push>
  for(uint8_t i = 0; i < *Len; i++)
 800ca84:	193b      	adds	r3, r7, r4
 800ca86:	781a      	ldrb	r2, [r3, #0]
 800ca88:	193b      	adds	r3, r7, r4
 800ca8a:	3201      	adds	r2, #1
 800ca8c:	701a      	strb	r2, [r3, #0]
 800ca8e:	230f      	movs	r3, #15
 800ca90:	18fb      	adds	r3, r7, r3
 800ca92:	781a      	ldrb	r2, [r3, #0]
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d3e8      	bcc.n	800ca6e <CDC_Receive_FS+0x1e>
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	4b09      	ldr	r3, [pc, #36]	; (800cac4 <CDC_Receive_FS+0x74>)
 800caa0:	0011      	movs	r1, r2
 800caa2:	0018      	movs	r0, r3
 800caa4:	f7fe fcdf 	bl	800b466 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800caa8:	4b06      	ldr	r3, [pc, #24]	; (800cac4 <CDC_Receive_FS+0x74>)
 800caaa:	0018      	movs	r0, r3
 800caac:	f7fe fd26 	bl	800b4fc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cab0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cab2:	0018      	movs	r0, r3
 800cab4:	46bd      	mov	sp, r7
 800cab6:	b005      	add	sp, #20
 800cab8:	bd90      	pop	{r4, r7, pc}
 800caba:	46c0      	nop			; (mov r8, r8)
 800cabc:	2000063c 	.word	0x2000063c
 800cac0:	20001140 	.word	0x20001140
 800cac4:	200006ac 	.word	0x200006ac

0800cac8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cac8:	b5b0      	push	{r4, r5, r7, lr}
 800caca:	b084      	sub	sp, #16
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
 800cad0:	000a      	movs	r2, r1
 800cad2:	1cbb      	adds	r3, r7, #2
 800cad4:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800cad6:	230f      	movs	r3, #15
 800cad8:	18fb      	adds	r3, r7, r3
 800cada:	2200      	movs	r2, #0
 800cadc:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cade:	4a11      	ldr	r2, [pc, #68]	; (800cb24 <CDC_Transmit_FS+0x5c>)
 800cae0:	23ae      	movs	r3, #174	; 0xae
 800cae2:	009b      	lsls	r3, r3, #2
 800cae4:	58d3      	ldr	r3, [r2, r3]
 800cae6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cae8:	68ba      	ldr	r2, [r7, #8]
 800caea:	2385      	movs	r3, #133	; 0x85
 800caec:	009b      	lsls	r3, r3, #2
 800caee:	58d3      	ldr	r3, [r2, r3]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d001      	beq.n	800caf8 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800caf4:	2301      	movs	r3, #1
 800caf6:	e010      	b.n	800cb1a <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800caf8:	1cbb      	adds	r3, r7, #2
 800cafa:	881a      	ldrh	r2, [r3, #0]
 800cafc:	6879      	ldr	r1, [r7, #4]
 800cafe:	4b09      	ldr	r3, [pc, #36]	; (800cb24 <CDC_Transmit_FS+0x5c>)
 800cb00:	0018      	movs	r0, r3
 800cb02:	f7fe fc94 	bl	800b42e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cb06:	250f      	movs	r5, #15
 800cb08:	197c      	adds	r4, r7, r5
 800cb0a:	4b06      	ldr	r3, [pc, #24]	; (800cb24 <CDC_Transmit_FS+0x5c>)
 800cb0c:	0018      	movs	r0, r3
 800cb0e:	f7fe fcbe 	bl	800b48e <USBD_CDC_TransmitPacket>
 800cb12:	0003      	movs	r3, r0
 800cb14:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800cb16:	197b      	adds	r3, r7, r5
 800cb18:	781b      	ldrb	r3, [r3, #0]
}
 800cb1a:	0018      	movs	r0, r3
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	b004      	add	sp, #16
 800cb20:	bdb0      	pop	{r4, r5, r7, pc}
 800cb22:	46c0      	nop			; (mov r8, r8)
 800cb24:	200006ac 	.word	0x200006ac

0800cb28 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b082      	sub	sp, #8
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	0002      	movs	r2, r0
 800cb30:	6039      	str	r1, [r7, #0]
 800cb32:	1dfb      	adds	r3, r7, #7
 800cb34:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	2212      	movs	r2, #18
 800cb3a:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cb3c:	4b02      	ldr	r3, [pc, #8]	; (800cb48 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cb3e:	0018      	movs	r0, r3
 800cb40:	46bd      	mov	sp, r7
 800cb42:	b002      	add	sp, #8
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	46c0      	nop			; (mov r8, r8)
 800cb48:	20000148 	.word	0x20000148

0800cb4c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b082      	sub	sp, #8
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	0002      	movs	r2, r0
 800cb54:	6039      	str	r1, [r7, #0]
 800cb56:	1dfb      	adds	r3, r7, #7
 800cb58:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	2204      	movs	r2, #4
 800cb5e:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cb60:	4b02      	ldr	r3, [pc, #8]	; (800cb6c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cb62:	0018      	movs	r0, r3
 800cb64:	46bd      	mov	sp, r7
 800cb66:	b002      	add	sp, #8
 800cb68:	bd80      	pop	{r7, pc}
 800cb6a:	46c0      	nop			; (mov r8, r8)
 800cb6c:	2000015c 	.word	0x2000015c

0800cb70 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b082      	sub	sp, #8
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	0002      	movs	r2, r0
 800cb78:	6039      	str	r1, [r7, #0]
 800cb7a:	1dfb      	adds	r3, r7, #7
 800cb7c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800cb7e:	1dfb      	adds	r3, r7, #7
 800cb80:	781b      	ldrb	r3, [r3, #0]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d106      	bne.n	800cb94 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cb86:	683a      	ldr	r2, [r7, #0]
 800cb88:	4908      	ldr	r1, [pc, #32]	; (800cbac <USBD_FS_ProductStrDescriptor+0x3c>)
 800cb8a:	4b09      	ldr	r3, [pc, #36]	; (800cbb0 <USBD_FS_ProductStrDescriptor+0x40>)
 800cb8c:	0018      	movs	r0, r3
 800cb8e:	f7ff fdf4 	bl	800c77a <USBD_GetString>
 800cb92:	e005      	b.n	800cba0 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cb94:	683a      	ldr	r2, [r7, #0]
 800cb96:	4905      	ldr	r1, [pc, #20]	; (800cbac <USBD_FS_ProductStrDescriptor+0x3c>)
 800cb98:	4b05      	ldr	r3, [pc, #20]	; (800cbb0 <USBD_FS_ProductStrDescriptor+0x40>)
 800cb9a:	0018      	movs	r0, r3
 800cb9c:	f7ff fded 	bl	800c77a <USBD_GetString>
  }
  return USBD_StrDesc;
 800cba0:	4b02      	ldr	r3, [pc, #8]	; (800cbac <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800cba2:	0018      	movs	r0, r3
 800cba4:	46bd      	mov	sp, r7
 800cba6:	b002      	add	sp, #8
 800cba8:	bd80      	pop	{r7, pc}
 800cbaa:	46c0      	nop			; (mov r8, r8)
 800cbac:	20001144 	.word	0x20001144
 800cbb0:	0800de10 	.word	0x0800de10

0800cbb4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b082      	sub	sp, #8
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	0002      	movs	r2, r0
 800cbbc:	6039      	str	r1, [r7, #0]
 800cbbe:	1dfb      	adds	r3, r7, #7
 800cbc0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cbc2:	683a      	ldr	r2, [r7, #0]
 800cbc4:	4904      	ldr	r1, [pc, #16]	; (800cbd8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cbc6:	4b05      	ldr	r3, [pc, #20]	; (800cbdc <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800cbc8:	0018      	movs	r0, r3
 800cbca:	f7ff fdd6 	bl	800c77a <USBD_GetString>
  return USBD_StrDesc;
 800cbce:	4b02      	ldr	r3, [pc, #8]	; (800cbd8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800cbd0:	0018      	movs	r0, r3
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	b002      	add	sp, #8
 800cbd6:	bd80      	pop	{r7, pc}
 800cbd8:	20001144 	.word	0x20001144
 800cbdc:	0800de28 	.word	0x0800de28

0800cbe0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b082      	sub	sp, #8
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	0002      	movs	r2, r0
 800cbe8:	6039      	str	r1, [r7, #0]
 800cbea:	1dfb      	adds	r3, r7, #7
 800cbec:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cbee:	683b      	ldr	r3, [r7, #0]
 800cbf0:	221a      	movs	r2, #26
 800cbf2:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cbf4:	f000 f84c 	bl	800cc90 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cbf8:	4b02      	ldr	r3, [pc, #8]	; (800cc04 <USBD_FS_SerialStrDescriptor+0x24>)
}
 800cbfa:	0018      	movs	r0, r3
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	b002      	add	sp, #8
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	46c0      	nop			; (mov r8, r8)
 800cc04:	20000160 	.word	0x20000160

0800cc08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	0002      	movs	r2, r0
 800cc10:	6039      	str	r1, [r7, #0]
 800cc12:	1dfb      	adds	r3, r7, #7
 800cc14:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800cc16:	1dfb      	adds	r3, r7, #7
 800cc18:	781b      	ldrb	r3, [r3, #0]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d106      	bne.n	800cc2c <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cc1e:	683a      	ldr	r2, [r7, #0]
 800cc20:	4908      	ldr	r1, [pc, #32]	; (800cc44 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800cc22:	4b09      	ldr	r3, [pc, #36]	; (800cc48 <USBD_FS_ConfigStrDescriptor+0x40>)
 800cc24:	0018      	movs	r0, r3
 800cc26:	f7ff fda8 	bl	800c77a <USBD_GetString>
 800cc2a:	e005      	b.n	800cc38 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cc2c:	683a      	ldr	r2, [r7, #0]
 800cc2e:	4905      	ldr	r1, [pc, #20]	; (800cc44 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800cc30:	4b05      	ldr	r3, [pc, #20]	; (800cc48 <USBD_FS_ConfigStrDescriptor+0x40>)
 800cc32:	0018      	movs	r0, r3
 800cc34:	f7ff fda1 	bl	800c77a <USBD_GetString>
  }
  return USBD_StrDesc;
 800cc38:	4b02      	ldr	r3, [pc, #8]	; (800cc44 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800cc3a:	0018      	movs	r0, r3
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	b002      	add	sp, #8
 800cc40:	bd80      	pop	{r7, pc}
 800cc42:	46c0      	nop			; (mov r8, r8)
 800cc44:	20001144 	.word	0x20001144
 800cc48:	0800de3c 	.word	0x0800de3c

0800cc4c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b082      	sub	sp, #8
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	0002      	movs	r2, r0
 800cc54:	6039      	str	r1, [r7, #0]
 800cc56:	1dfb      	adds	r3, r7, #7
 800cc58:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800cc5a:	1dfb      	adds	r3, r7, #7
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d106      	bne.n	800cc70 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cc62:	683a      	ldr	r2, [r7, #0]
 800cc64:	4908      	ldr	r1, [pc, #32]	; (800cc88 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800cc66:	4b09      	ldr	r3, [pc, #36]	; (800cc8c <USBD_FS_InterfaceStrDescriptor+0x40>)
 800cc68:	0018      	movs	r0, r3
 800cc6a:	f7ff fd86 	bl	800c77a <USBD_GetString>
 800cc6e:	e005      	b.n	800cc7c <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cc70:	683a      	ldr	r2, [r7, #0]
 800cc72:	4905      	ldr	r1, [pc, #20]	; (800cc88 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800cc74:	4b05      	ldr	r3, [pc, #20]	; (800cc8c <USBD_FS_InterfaceStrDescriptor+0x40>)
 800cc76:	0018      	movs	r0, r3
 800cc78:	f7ff fd7f 	bl	800c77a <USBD_GetString>
  }
  return USBD_StrDesc;
 800cc7c:	4b02      	ldr	r3, [pc, #8]	; (800cc88 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800cc7e:	0018      	movs	r0, r3
 800cc80:	46bd      	mov	sp, r7
 800cc82:	b002      	add	sp, #8
 800cc84:	bd80      	pop	{r7, pc}
 800cc86:	46c0      	nop			; (mov r8, r8)
 800cc88:	20001144 	.word	0x20001144
 800cc8c:	0800de48 	.word	0x0800de48

0800cc90 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b084      	sub	sp, #16
 800cc94:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cc96:	4b10      	ldr	r3, [pc, #64]	; (800ccd8 <Get_SerialNum+0x48>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cc9c:	4b0f      	ldr	r3, [pc, #60]	; (800ccdc <Get_SerialNum+0x4c>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cca2:	4b0f      	ldr	r3, [pc, #60]	; (800cce0 <Get_SerialNum+0x50>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cca8:	68fa      	ldr	r2, [r7, #12]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	18d3      	adds	r3, r2, r3
 800ccae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d00b      	beq.n	800ccce <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ccb6:	490b      	ldr	r1, [pc, #44]	; (800cce4 <Get_SerialNum+0x54>)
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2208      	movs	r2, #8
 800ccbc:	0018      	movs	r0, r3
 800ccbe:	f000 f815 	bl	800ccec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ccc2:	4909      	ldr	r1, [pc, #36]	; (800cce8 <Get_SerialNum+0x58>)
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	2204      	movs	r2, #4
 800ccc8:	0018      	movs	r0, r3
 800ccca:	f000 f80f 	bl	800ccec <IntToUnicode>
  }
}
 800ccce:	46c0      	nop			; (mov r8, r8)
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	b004      	add	sp, #16
 800ccd4:	bd80      	pop	{r7, pc}
 800ccd6:	46c0      	nop			; (mov r8, r8)
 800ccd8:	1ffff7ac 	.word	0x1ffff7ac
 800ccdc:	1ffff7b0 	.word	0x1ffff7b0
 800cce0:	1ffff7b4 	.word	0x1ffff7b4
 800cce4:	20000162 	.word	0x20000162
 800cce8:	20000172 	.word	0x20000172

0800ccec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b086      	sub	sp, #24
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	60f8      	str	r0, [r7, #12]
 800ccf4:	60b9      	str	r1, [r7, #8]
 800ccf6:	1dfb      	adds	r3, r7, #7
 800ccf8:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800ccfa:	2117      	movs	r1, #23
 800ccfc:	187b      	adds	r3, r7, r1
 800ccfe:	2200      	movs	r2, #0
 800cd00:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800cd02:	187b      	adds	r3, r7, r1
 800cd04:	2200      	movs	r2, #0
 800cd06:	701a      	strb	r2, [r3, #0]
 800cd08:	e02f      	b.n	800cd6a <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	0f1b      	lsrs	r3, r3, #28
 800cd0e:	2b09      	cmp	r3, #9
 800cd10:	d80d      	bhi.n	800cd2e <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	0f1b      	lsrs	r3, r3, #28
 800cd16:	b2da      	uxtb	r2, r3
 800cd18:	2317      	movs	r3, #23
 800cd1a:	18fb      	adds	r3, r7, r3
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	005b      	lsls	r3, r3, #1
 800cd20:	0019      	movs	r1, r3
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	185b      	adds	r3, r3, r1
 800cd26:	3230      	adds	r2, #48	; 0x30
 800cd28:	b2d2      	uxtb	r2, r2
 800cd2a:	701a      	strb	r2, [r3, #0]
 800cd2c:	e00c      	b.n	800cd48 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	0f1b      	lsrs	r3, r3, #28
 800cd32:	b2da      	uxtb	r2, r3
 800cd34:	2317      	movs	r3, #23
 800cd36:	18fb      	adds	r3, r7, r3
 800cd38:	781b      	ldrb	r3, [r3, #0]
 800cd3a:	005b      	lsls	r3, r3, #1
 800cd3c:	0019      	movs	r1, r3
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	185b      	adds	r3, r3, r1
 800cd42:	3237      	adds	r2, #55	; 0x37
 800cd44:	b2d2      	uxtb	r2, r2
 800cd46:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	011b      	lsls	r3, r3, #4
 800cd4c:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cd4e:	2117      	movs	r1, #23
 800cd50:	187b      	adds	r3, r7, r1
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	3301      	adds	r3, #1
 800cd58:	68ba      	ldr	r2, [r7, #8]
 800cd5a:	18d3      	adds	r3, r2, r3
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cd60:	187b      	adds	r3, r7, r1
 800cd62:	781a      	ldrb	r2, [r3, #0]
 800cd64:	187b      	adds	r3, r7, r1
 800cd66:	3201      	adds	r2, #1
 800cd68:	701a      	strb	r2, [r3, #0]
 800cd6a:	2317      	movs	r3, #23
 800cd6c:	18fa      	adds	r2, r7, r3
 800cd6e:	1dfb      	adds	r3, r7, #7
 800cd70:	7812      	ldrb	r2, [r2, #0]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	429a      	cmp	r2, r3
 800cd76:	d3c8      	bcc.n	800cd0a <IntToUnicode+0x1e>
  }
}
 800cd78:	46c0      	nop			; (mov r8, r8)
 800cd7a:	46c0      	nop			; (mov r8, r8)
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	b006      	add	sp, #24
 800cd80:	bd80      	pop	{r7, pc}
	...

0800cd84 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b084      	sub	sp, #16
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a0e      	ldr	r2, [pc, #56]	; (800cdcc <HAL_PCD_MspInit+0x48>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d115      	bne.n	800cdc2 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800cd96:	4b0e      	ldr	r3, [pc, #56]	; (800cdd0 <HAL_PCD_MspInit+0x4c>)
 800cd98:	69da      	ldr	r2, [r3, #28]
 800cd9a:	4b0d      	ldr	r3, [pc, #52]	; (800cdd0 <HAL_PCD_MspInit+0x4c>)
 800cd9c:	2180      	movs	r1, #128	; 0x80
 800cd9e:	0409      	lsls	r1, r1, #16
 800cda0:	430a      	orrs	r2, r1
 800cda2:	61da      	str	r2, [r3, #28]
 800cda4:	4b0a      	ldr	r3, [pc, #40]	; (800cdd0 <HAL_PCD_MspInit+0x4c>)
 800cda6:	69da      	ldr	r2, [r3, #28]
 800cda8:	2380      	movs	r3, #128	; 0x80
 800cdaa:	041b      	lsls	r3, r3, #16
 800cdac:	4013      	ands	r3, r2
 800cdae:	60fb      	str	r3, [r7, #12]
 800cdb0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	2100      	movs	r1, #0
 800cdb6:	201f      	movs	r0, #31
 800cdb8:	f7f6 ffc2 	bl	8003d40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800cdbc:	201f      	movs	r0, #31
 800cdbe:	f7f6 ffd4 	bl	8003d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800cdc2:	46c0      	nop			; (mov r8, r8)
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	b004      	add	sp, #16
 800cdc8:	bd80      	pop	{r7, pc}
 800cdca:	46c0      	nop			; (mov r8, r8)
 800cdcc:	40005c00 	.word	0x40005c00
 800cdd0:	40021000 	.word	0x40021000

0800cdd4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	23bc      	movs	r3, #188	; 0xbc
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	58d2      	ldr	r2, [r2, r3]
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	21ac      	movs	r1, #172	; 0xac
 800cde8:	0089      	lsls	r1, r1, #2
 800cdea:	468c      	mov	ip, r1
 800cdec:	4463      	add	r3, ip
 800cdee:	0019      	movs	r1, r3
 800cdf0:	0010      	movs	r0, r2
 800cdf2:	f7fe fc55 	bl	800b6a0 <USBD_LL_SetupStage>
}
 800cdf6:	46c0      	nop			; (mov r8, r8)
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	b002      	add	sp, #8
 800cdfc:	bd80      	pop	{r7, pc}

0800cdfe <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdfe:	b590      	push	{r4, r7, lr}
 800ce00:	b083      	sub	sp, #12
 800ce02:	af00      	add	r7, sp, #0
 800ce04:	6078      	str	r0, [r7, #4]
 800ce06:	000a      	movs	r2, r1
 800ce08:	1cfb      	adds	r3, r7, #3
 800ce0a:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ce0c:	687a      	ldr	r2, [r7, #4]
 800ce0e:	23bc      	movs	r3, #188	; 0xbc
 800ce10:	009b      	lsls	r3, r3, #2
 800ce12:	58d4      	ldr	r4, [r2, r3]
 800ce14:	1cfb      	adds	r3, r7, #3
 800ce16:	781a      	ldrb	r2, [r3, #0]
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	23be      	movs	r3, #190	; 0xbe
 800ce1c:	0059      	lsls	r1, r3, #1
 800ce1e:	0013      	movs	r3, r2
 800ce20:	009b      	lsls	r3, r3, #2
 800ce22:	189b      	adds	r3, r3, r2
 800ce24:	00db      	lsls	r3, r3, #3
 800ce26:	18c3      	adds	r3, r0, r3
 800ce28:	185b      	adds	r3, r3, r1
 800ce2a:	681a      	ldr	r2, [r3, #0]
 800ce2c:	1cfb      	adds	r3, r7, #3
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	0019      	movs	r1, r3
 800ce32:	0020      	movs	r0, r4
 800ce34:	f7fe fc92 	bl	800b75c <USBD_LL_DataOutStage>
}
 800ce38:	46c0      	nop			; (mov r8, r8)
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	b003      	add	sp, #12
 800ce3e:	bd90      	pop	{r4, r7, pc}

0800ce40 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b082      	sub	sp, #8
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
 800ce48:	000a      	movs	r2, r1
 800ce4a:	1cfb      	adds	r3, r7, #3
 800ce4c:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ce4e:	687a      	ldr	r2, [r7, #4]
 800ce50:	23bc      	movs	r3, #188	; 0xbc
 800ce52:	009b      	lsls	r3, r3, #2
 800ce54:	58d0      	ldr	r0, [r2, r3]
 800ce56:	1cfb      	adds	r3, r7, #3
 800ce58:	781a      	ldrb	r2, [r3, #0]
 800ce5a:	6879      	ldr	r1, [r7, #4]
 800ce5c:	0013      	movs	r3, r2
 800ce5e:	009b      	lsls	r3, r3, #2
 800ce60:	189b      	adds	r3, r3, r2
 800ce62:	00db      	lsls	r3, r3, #3
 800ce64:	18cb      	adds	r3, r1, r3
 800ce66:	333c      	adds	r3, #60	; 0x3c
 800ce68:	681a      	ldr	r2, [r3, #0]
 800ce6a:	1cfb      	adds	r3, r7, #3
 800ce6c:	781b      	ldrb	r3, [r3, #0]
 800ce6e:	0019      	movs	r1, r3
 800ce70:	f7fe fcf6 	bl	800b860 <USBD_LL_DataInStage>
}
 800ce74:	46c0      	nop			; (mov r8, r8)
 800ce76:	46bd      	mov	sp, r7
 800ce78:	b002      	add	sp, #8
 800ce7a:	bd80      	pop	{r7, pc}

0800ce7c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b082      	sub	sp, #8
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ce84:	687a      	ldr	r2, [r7, #4]
 800ce86:	23bc      	movs	r3, #188	; 0xbc
 800ce88:	009b      	lsls	r3, r3, #2
 800ce8a:	58d3      	ldr	r3, [r2, r3]
 800ce8c:	0018      	movs	r0, r3
 800ce8e:	f7fe fe2d 	bl	800baec <USBD_LL_SOF>
}
 800ce92:	46c0      	nop			; (mov r8, r8)
 800ce94:	46bd      	mov	sp, r7
 800ce96:	b002      	add	sp, #8
 800ce98:	bd80      	pop	{r7, pc}

0800ce9a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce9a:	b580      	push	{r7, lr}
 800ce9c:	b084      	sub	sp, #16
 800ce9e:	af00      	add	r7, sp, #0
 800cea0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cea2:	230f      	movs	r3, #15
 800cea4:	18fb      	adds	r3, r7, r3
 800cea6:	2201      	movs	r2, #1
 800cea8:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	689b      	ldr	r3, [r3, #8]
 800ceae:	2b02      	cmp	r3, #2
 800ceb0:	d001      	beq.n	800ceb6 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800ceb2:	f7f5 fa57 	bl	8002364 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ceb6:	687a      	ldr	r2, [r7, #4]
 800ceb8:	23bc      	movs	r3, #188	; 0xbc
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	58d2      	ldr	r2, [r2, r3]
 800cebe:	230f      	movs	r3, #15
 800cec0:	18fb      	adds	r3, r7, r3
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	0019      	movs	r1, r3
 800cec6:	0010      	movs	r0, r2
 800cec8:	f7fe fdcf 	bl	800ba6a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cecc:	687a      	ldr	r2, [r7, #4]
 800cece:	23bc      	movs	r3, #188	; 0xbc
 800ced0:	009b      	lsls	r3, r3, #2
 800ced2:	58d3      	ldr	r3, [r2, r3]
 800ced4:	0018      	movs	r0, r3
 800ced6:	f7fe fd80 	bl	800b9da <USBD_LL_Reset>
}
 800ceda:	46c0      	nop			; (mov r8, r8)
 800cedc:	46bd      	mov	sp, r7
 800cede:	b004      	add	sp, #16
 800cee0:	bd80      	pop	{r7, pc}
	...

0800cee4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	23bc      	movs	r3, #188	; 0xbc
 800cef0:	009b      	lsls	r3, r3, #2
 800cef2:	58d3      	ldr	r3, [r2, r3]
 800cef4:	0018      	movs	r0, r3
 800cef6:	f7fe fdc9 	bl	800ba8c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	699b      	ldr	r3, [r3, #24]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d005      	beq.n	800cf0e <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cf02:	4b05      	ldr	r3, [pc, #20]	; (800cf18 <HAL_PCD_SuspendCallback+0x34>)
 800cf04:	691a      	ldr	r2, [r3, #16]
 800cf06:	4b04      	ldr	r3, [pc, #16]	; (800cf18 <HAL_PCD_SuspendCallback+0x34>)
 800cf08:	2106      	movs	r1, #6
 800cf0a:	430a      	orrs	r2, r1
 800cf0c:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800cf0e:	46c0      	nop			; (mov r8, r8)
 800cf10:	46bd      	mov	sp, r7
 800cf12:	b002      	add	sp, #8
 800cf14:	bd80      	pop	{r7, pc}
 800cf16:	46c0      	nop			; (mov r8, r8)
 800cf18:	e000ed00 	.word	0xe000ed00

0800cf1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	699b      	ldr	r3, [r3, #24]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d007      	beq.n	800cf3c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cf2c:	4b09      	ldr	r3, [pc, #36]	; (800cf54 <HAL_PCD_ResumeCallback+0x38>)
 800cf2e:	691a      	ldr	r2, [r3, #16]
 800cf30:	4b08      	ldr	r3, [pc, #32]	; (800cf54 <HAL_PCD_ResumeCallback+0x38>)
 800cf32:	2106      	movs	r1, #6
 800cf34:	438a      	bics	r2, r1
 800cf36:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800cf38:	f000 fa44 	bl	800d3c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	23bc      	movs	r3, #188	; 0xbc
 800cf40:	009b      	lsls	r3, r3, #2
 800cf42:	58d3      	ldr	r3, [r2, r3]
 800cf44:	0018      	movs	r0, r3
 800cf46:	f7fe fdb9 	bl	800babc <USBD_LL_Resume>
}
 800cf4a:	46c0      	nop			; (mov r8, r8)
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	b002      	add	sp, #8
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	46c0      	nop			; (mov r8, r8)
 800cf54:	e000ed00 	.word	0xe000ed00

0800cf58 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b082      	sub	sp, #8
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800cf60:	4a2d      	ldr	r2, [pc, #180]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf62:	23bc      	movs	r3, #188	; 0xbc
 800cf64:	009b      	lsls	r3, r3, #2
 800cf66:	6879      	ldr	r1, [r7, #4]
 800cf68:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800cf6a:	687a      	ldr	r2, [r7, #4]
 800cf6c:	23b0      	movs	r3, #176	; 0xb0
 800cf6e:	009b      	lsls	r3, r3, #2
 800cf70:	4929      	ldr	r1, [pc, #164]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf72:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800cf74:	4b28      	ldr	r3, [pc, #160]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf76:	4a29      	ldr	r2, [pc, #164]	; (800d01c <USBD_LL_Init+0xc4>)
 800cf78:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800cf7a:	4b27      	ldr	r3, [pc, #156]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf7c:	2208      	movs	r2, #8
 800cf7e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800cf80:	4b25      	ldr	r3, [pc, #148]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf82:	2202      	movs	r2, #2
 800cf84:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cf86:	4b24      	ldr	r3, [pc, #144]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf88:	2202      	movs	r2, #2
 800cf8a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800cf8c:	4b22      	ldr	r3, [pc, #136]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf8e:	2200      	movs	r2, #0
 800cf90:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800cf92:	4b21      	ldr	r3, [pc, #132]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf94:	2200      	movs	r2, #0
 800cf96:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cf98:	4b1f      	ldr	r3, [pc, #124]	; (800d018 <USBD_LL_Init+0xc0>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cf9e:	4b1e      	ldr	r3, [pc, #120]	; (800d018 <USBD_LL_Init+0xc0>)
 800cfa0:	0018      	movs	r0, r3
 800cfa2:	f7f7 f967 	bl	8004274 <HAL_PCD_Init>
 800cfa6:	1e03      	subs	r3, r0, #0
 800cfa8:	d001      	beq.n	800cfae <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800cfaa:	f7f5 f9db 	bl	8002364 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800cfae:	687a      	ldr	r2, [r7, #4]
 800cfb0:	23b0      	movs	r3, #176	; 0xb0
 800cfb2:	009b      	lsls	r3, r3, #2
 800cfb4:	58d0      	ldr	r0, [r2, r3]
 800cfb6:	2318      	movs	r3, #24
 800cfb8:	2200      	movs	r2, #0
 800cfba:	2100      	movs	r1, #0
 800cfbc:	f7f8 ff48 	bl	8005e50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cfc0:	687a      	ldr	r2, [r7, #4]
 800cfc2:	23b0      	movs	r3, #176	; 0xb0
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	58d0      	ldr	r0, [r2, r3]
 800cfc8:	2358      	movs	r3, #88	; 0x58
 800cfca:	2200      	movs	r2, #0
 800cfcc:	2180      	movs	r1, #128	; 0x80
 800cfce:	f7f8 ff3f 	bl	8005e50 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	23b0      	movs	r3, #176	; 0xb0
 800cfd6:	009b      	lsls	r3, r3, #2
 800cfd8:	58d0      	ldr	r0, [r2, r3]
 800cfda:	23c0      	movs	r3, #192	; 0xc0
 800cfdc:	2200      	movs	r2, #0
 800cfde:	2181      	movs	r1, #129	; 0x81
 800cfe0:	f7f8 ff36 	bl	8005e50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800cfe4:	687a      	ldr	r2, [r7, #4]
 800cfe6:	23b0      	movs	r3, #176	; 0xb0
 800cfe8:	009b      	lsls	r3, r3, #2
 800cfea:	58d0      	ldr	r0, [r2, r3]
 800cfec:	2388      	movs	r3, #136	; 0x88
 800cfee:	005b      	lsls	r3, r3, #1
 800cff0:	2200      	movs	r2, #0
 800cff2:	2101      	movs	r1, #1
 800cff4:	f7f8 ff2c 	bl	8005e50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800cff8:	687a      	ldr	r2, [r7, #4]
 800cffa:	23b0      	movs	r3, #176	; 0xb0
 800cffc:	009b      	lsls	r3, r3, #2
 800cffe:	58d0      	ldr	r0, [r2, r3]
 800d000:	2380      	movs	r3, #128	; 0x80
 800d002:	005b      	lsls	r3, r3, #1
 800d004:	2200      	movs	r2, #0
 800d006:	2182      	movs	r1, #130	; 0x82
 800d008:	f7f8 ff22 	bl	8005e50 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	0018      	movs	r0, r3
 800d010:	46bd      	mov	sp, r7
 800d012:	b002      	add	sp, #8
 800d014:	bd80      	pop	{r7, pc}
 800d016:	46c0      	nop			; (mov r8, r8)
 800d018:	20001344 	.word	0x20001344
 800d01c:	40005c00 	.word	0x40005c00

0800d020 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d020:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d022:	b085      	sub	sp, #20
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d028:	210f      	movs	r1, #15
 800d02a:	187b      	adds	r3, r7, r1
 800d02c:	2200      	movs	r2, #0
 800d02e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d030:	260e      	movs	r6, #14
 800d032:	19bb      	adds	r3, r7, r6
 800d034:	2200      	movs	r2, #0
 800d036:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d038:	687a      	ldr	r2, [r7, #4]
 800d03a:	23b0      	movs	r3, #176	; 0xb0
 800d03c:	009b      	lsls	r3, r3, #2
 800d03e:	58d3      	ldr	r3, [r2, r3]
 800d040:	000d      	movs	r5, r1
 800d042:	187c      	adds	r4, r7, r1
 800d044:	0018      	movs	r0, r3
 800d046:	f7f7 fa25 	bl	8004494 <HAL_PCD_Start>
 800d04a:	0003      	movs	r3, r0
 800d04c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d04e:	19bc      	adds	r4, r7, r6
 800d050:	197b      	adds	r3, r7, r5
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	0018      	movs	r0, r3
 800d056:	f000 f9bc 	bl	800d3d2 <USBD_Get_USB_Status>
 800d05a:	0003      	movs	r3, r0
 800d05c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d05e:	19bb      	adds	r3, r7, r6
 800d060:	781b      	ldrb	r3, [r3, #0]
}
 800d062:	0018      	movs	r0, r3
 800d064:	46bd      	mov	sp, r7
 800d066:	b005      	add	sp, #20
 800d068:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d06a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d06a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d06c:	b085      	sub	sp, #20
 800d06e:	af00      	add	r7, sp, #0
 800d070:	6078      	str	r0, [r7, #4]
 800d072:	000c      	movs	r4, r1
 800d074:	0010      	movs	r0, r2
 800d076:	0019      	movs	r1, r3
 800d078:	1cfb      	adds	r3, r7, #3
 800d07a:	1c22      	adds	r2, r4, #0
 800d07c:	701a      	strb	r2, [r3, #0]
 800d07e:	1cbb      	adds	r3, r7, #2
 800d080:	1c02      	adds	r2, r0, #0
 800d082:	701a      	strb	r2, [r3, #0]
 800d084:	003b      	movs	r3, r7
 800d086:	1c0a      	adds	r2, r1, #0
 800d088:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d08a:	260f      	movs	r6, #15
 800d08c:	19bb      	adds	r3, r7, r6
 800d08e:	2200      	movs	r2, #0
 800d090:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d092:	250e      	movs	r5, #14
 800d094:	197b      	adds	r3, r7, r5
 800d096:	2200      	movs	r2, #0
 800d098:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d09a:	687a      	ldr	r2, [r7, #4]
 800d09c:	23b0      	movs	r3, #176	; 0xb0
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	58d0      	ldr	r0, [r2, r3]
 800d0a2:	19bc      	adds	r4, r7, r6
 800d0a4:	1cbb      	adds	r3, r7, #2
 800d0a6:	781d      	ldrb	r5, [r3, #0]
 800d0a8:	003b      	movs	r3, r7
 800d0aa:	881a      	ldrh	r2, [r3, #0]
 800d0ac:	1cfb      	adds	r3, r7, #3
 800d0ae:	7819      	ldrb	r1, [r3, #0]
 800d0b0:	002b      	movs	r3, r5
 800d0b2:	f7f7 fbbc 	bl	800482e <HAL_PCD_EP_Open>
 800d0b6:	0003      	movs	r3, r0
 800d0b8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d0ba:	250e      	movs	r5, #14
 800d0bc:	197c      	adds	r4, r7, r5
 800d0be:	19bb      	adds	r3, r7, r6
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	0018      	movs	r0, r3
 800d0c4:	f000 f985 	bl	800d3d2 <USBD_Get_USB_Status>
 800d0c8:	0003      	movs	r3, r0
 800d0ca:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d0cc:	197b      	adds	r3, r7, r5
 800d0ce:	781b      	ldrb	r3, [r3, #0]
}
 800d0d0:	0018      	movs	r0, r3
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	b005      	add	sp, #20
 800d0d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d0d8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d0d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0da:	b085      	sub	sp, #20
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	000a      	movs	r2, r1
 800d0e2:	1cfb      	adds	r3, r7, #3
 800d0e4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0e6:	210f      	movs	r1, #15
 800d0e8:	187b      	adds	r3, r7, r1
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0ee:	260e      	movs	r6, #14
 800d0f0:	19bb      	adds	r3, r7, r6
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	23b0      	movs	r3, #176	; 0xb0
 800d0fa:	009b      	lsls	r3, r3, #2
 800d0fc:	58d2      	ldr	r2, [r2, r3]
 800d0fe:	000d      	movs	r5, r1
 800d100:	187c      	adds	r4, r7, r1
 800d102:	1cfb      	adds	r3, r7, #3
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	0019      	movs	r1, r3
 800d108:	0010      	movs	r0, r2
 800d10a:	f7f7 fc08 	bl	800491e <HAL_PCD_EP_Close>
 800d10e:	0003      	movs	r3, r0
 800d110:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d112:	19bc      	adds	r4, r7, r6
 800d114:	197b      	adds	r3, r7, r5
 800d116:	781b      	ldrb	r3, [r3, #0]
 800d118:	0018      	movs	r0, r3
 800d11a:	f000 f95a 	bl	800d3d2 <USBD_Get_USB_Status>
 800d11e:	0003      	movs	r3, r0
 800d120:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d122:	19bb      	adds	r3, r7, r6
 800d124:	781b      	ldrb	r3, [r3, #0]
}
 800d126:	0018      	movs	r0, r3
 800d128:	46bd      	mov	sp, r7
 800d12a:	b005      	add	sp, #20
 800d12c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d12e <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d12e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d130:	b085      	sub	sp, #20
 800d132:	af00      	add	r7, sp, #0
 800d134:	6078      	str	r0, [r7, #4]
 800d136:	000a      	movs	r2, r1
 800d138:	1cfb      	adds	r3, r7, #3
 800d13a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d13c:	210f      	movs	r1, #15
 800d13e:	187b      	adds	r3, r7, r1
 800d140:	2200      	movs	r2, #0
 800d142:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d144:	260e      	movs	r6, #14
 800d146:	19bb      	adds	r3, r7, r6
 800d148:	2200      	movs	r2, #0
 800d14a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d14c:	687a      	ldr	r2, [r7, #4]
 800d14e:	23b0      	movs	r3, #176	; 0xb0
 800d150:	009b      	lsls	r3, r3, #2
 800d152:	58d2      	ldr	r2, [r2, r3]
 800d154:	000d      	movs	r5, r1
 800d156:	187c      	adds	r4, r7, r1
 800d158:	1cfb      	adds	r3, r7, #3
 800d15a:	781b      	ldrb	r3, [r3, #0]
 800d15c:	0019      	movs	r1, r3
 800d15e:	0010      	movs	r0, r2
 800d160:	f7f7 fcd4 	bl	8004b0c <HAL_PCD_EP_SetStall>
 800d164:	0003      	movs	r3, r0
 800d166:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d168:	19bc      	adds	r4, r7, r6
 800d16a:	197b      	adds	r3, r7, r5
 800d16c:	781b      	ldrb	r3, [r3, #0]
 800d16e:	0018      	movs	r0, r3
 800d170:	f000 f92f 	bl	800d3d2 <USBD_Get_USB_Status>
 800d174:	0003      	movs	r3, r0
 800d176:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d178:	19bb      	adds	r3, r7, r6
 800d17a:	781b      	ldrb	r3, [r3, #0]
}
 800d17c:	0018      	movs	r0, r3
 800d17e:	46bd      	mov	sp, r7
 800d180:	b005      	add	sp, #20
 800d182:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d184 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d184:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d186:	b085      	sub	sp, #20
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
 800d18c:	000a      	movs	r2, r1
 800d18e:	1cfb      	adds	r3, r7, #3
 800d190:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d192:	210f      	movs	r1, #15
 800d194:	187b      	adds	r3, r7, r1
 800d196:	2200      	movs	r2, #0
 800d198:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d19a:	260e      	movs	r6, #14
 800d19c:	19bb      	adds	r3, r7, r6
 800d19e:	2200      	movs	r2, #0
 800d1a0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	23b0      	movs	r3, #176	; 0xb0
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	58d2      	ldr	r2, [r2, r3]
 800d1aa:	000d      	movs	r5, r1
 800d1ac:	187c      	adds	r4, r7, r1
 800d1ae:	1cfb      	adds	r3, r7, #3
 800d1b0:	781b      	ldrb	r3, [r3, #0]
 800d1b2:	0019      	movs	r1, r3
 800d1b4:	0010      	movs	r0, r2
 800d1b6:	f7f7 fd05 	bl	8004bc4 <HAL_PCD_EP_ClrStall>
 800d1ba:	0003      	movs	r3, r0
 800d1bc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1be:	19bc      	adds	r4, r7, r6
 800d1c0:	197b      	adds	r3, r7, r5
 800d1c2:	781b      	ldrb	r3, [r3, #0]
 800d1c4:	0018      	movs	r0, r3
 800d1c6:	f000 f904 	bl	800d3d2 <USBD_Get_USB_Status>
 800d1ca:	0003      	movs	r3, r0
 800d1cc:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d1ce:	19bb      	adds	r3, r7, r6
 800d1d0:	781b      	ldrb	r3, [r3, #0]
}
 800d1d2:	0018      	movs	r0, r3
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	b005      	add	sp, #20
 800d1d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d1da <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d1da:	b580      	push	{r7, lr}
 800d1dc:	b084      	sub	sp, #16
 800d1de:	af00      	add	r7, sp, #0
 800d1e0:	6078      	str	r0, [r7, #4]
 800d1e2:	000a      	movs	r2, r1
 800d1e4:	1cfb      	adds	r3, r7, #3
 800d1e6:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	23b0      	movs	r3, #176	; 0xb0
 800d1ec:	009b      	lsls	r3, r3, #2
 800d1ee:	58d3      	ldr	r3, [r2, r3]
 800d1f0:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d1f2:	1cfb      	adds	r3, r7, #3
 800d1f4:	781b      	ldrb	r3, [r3, #0]
 800d1f6:	b25b      	sxtb	r3, r3
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	da0d      	bge.n	800d218 <USBD_LL_IsStallEP+0x3e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d1fc:	1cfb      	adds	r3, r7, #3
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	227f      	movs	r2, #127	; 0x7f
 800d202:	4013      	ands	r3, r2
 800d204:	68f9      	ldr	r1, [r7, #12]
 800d206:	1c5a      	adds	r2, r3, #1
 800d208:	0013      	movs	r3, r2
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	189b      	adds	r3, r3, r2
 800d20e:	00db      	lsls	r3, r3, #3
 800d210:	18cb      	adds	r3, r1, r3
 800d212:	3302      	adds	r3, #2
 800d214:	781b      	ldrb	r3, [r3, #0]
 800d216:	e00d      	b.n	800d234 <USBD_LL_IsStallEP+0x5a>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d218:	1cfb      	adds	r3, r7, #3
 800d21a:	781b      	ldrb	r3, [r3, #0]
 800d21c:	227f      	movs	r2, #127	; 0x7f
 800d21e:	401a      	ands	r2, r3
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	23b5      	movs	r3, #181	; 0xb5
 800d224:	0059      	lsls	r1, r3, #1
 800d226:	0013      	movs	r3, r2
 800d228:	009b      	lsls	r3, r3, #2
 800d22a:	189b      	adds	r3, r3, r2
 800d22c:	00db      	lsls	r3, r3, #3
 800d22e:	18c3      	adds	r3, r0, r3
 800d230:	185b      	adds	r3, r3, r1
 800d232:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d234:	0018      	movs	r0, r3
 800d236:	46bd      	mov	sp, r7
 800d238:	b004      	add	sp, #16
 800d23a:	bd80      	pop	{r7, pc}

0800d23c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d23c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d23e:	b085      	sub	sp, #20
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	000a      	movs	r2, r1
 800d246:	1cfb      	adds	r3, r7, #3
 800d248:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d24a:	210f      	movs	r1, #15
 800d24c:	187b      	adds	r3, r7, r1
 800d24e:	2200      	movs	r2, #0
 800d250:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d252:	260e      	movs	r6, #14
 800d254:	19bb      	adds	r3, r7, r6
 800d256:	2200      	movs	r2, #0
 800d258:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d25a:	687a      	ldr	r2, [r7, #4]
 800d25c:	23b0      	movs	r3, #176	; 0xb0
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	58d2      	ldr	r2, [r2, r3]
 800d262:	000d      	movs	r5, r1
 800d264:	187c      	adds	r4, r7, r1
 800d266:	1cfb      	adds	r3, r7, #3
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	0019      	movs	r1, r3
 800d26c:	0010      	movs	r0, r2
 800d26e:	f7f7 fab3 	bl	80047d8 <HAL_PCD_SetAddress>
 800d272:	0003      	movs	r3, r0
 800d274:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d276:	19bc      	adds	r4, r7, r6
 800d278:	197b      	adds	r3, r7, r5
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	0018      	movs	r0, r3
 800d27e:	f000 f8a8 	bl	800d3d2 <USBD_Get_USB_Status>
 800d282:	0003      	movs	r3, r0
 800d284:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d286:	19bb      	adds	r3, r7, r6
 800d288:	781b      	ldrb	r3, [r3, #0]
}
 800d28a:	0018      	movs	r0, r3
 800d28c:	46bd      	mov	sp, r7
 800d28e:	b005      	add	sp, #20
 800d290:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d292 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d292:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d294:	b087      	sub	sp, #28
 800d296:	af00      	add	r7, sp, #0
 800d298:	60f8      	str	r0, [r7, #12]
 800d29a:	0008      	movs	r0, r1
 800d29c:	607a      	str	r2, [r7, #4]
 800d29e:	0019      	movs	r1, r3
 800d2a0:	230b      	movs	r3, #11
 800d2a2:	18fb      	adds	r3, r7, r3
 800d2a4:	1c02      	adds	r2, r0, #0
 800d2a6:	701a      	strb	r2, [r3, #0]
 800d2a8:	2408      	movs	r4, #8
 800d2aa:	193b      	adds	r3, r7, r4
 800d2ac:	1c0a      	adds	r2, r1, #0
 800d2ae:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2b0:	2117      	movs	r1, #23
 800d2b2:	187b      	adds	r3, r7, r1
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2b8:	2516      	movs	r5, #22
 800d2ba:	197b      	adds	r3, r7, r5
 800d2bc:	2200      	movs	r2, #0
 800d2be:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d2c0:	68fa      	ldr	r2, [r7, #12]
 800d2c2:	23b0      	movs	r3, #176	; 0xb0
 800d2c4:	009b      	lsls	r3, r3, #2
 800d2c6:	58d0      	ldr	r0, [r2, r3]
 800d2c8:	193b      	adds	r3, r7, r4
 800d2ca:	881d      	ldrh	r5, [r3, #0]
 800d2cc:	000e      	movs	r6, r1
 800d2ce:	187c      	adds	r4, r7, r1
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	230b      	movs	r3, #11
 800d2d4:	18fb      	adds	r3, r7, r3
 800d2d6:	7819      	ldrb	r1, [r3, #0]
 800d2d8:	002b      	movs	r3, r5
 800d2da:	f7f7 fbce 	bl	8004a7a <HAL_PCD_EP_Transmit>
 800d2de:	0003      	movs	r3, r0
 800d2e0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2e2:	2516      	movs	r5, #22
 800d2e4:	197c      	adds	r4, r7, r5
 800d2e6:	19bb      	adds	r3, r7, r6
 800d2e8:	781b      	ldrb	r3, [r3, #0]
 800d2ea:	0018      	movs	r0, r3
 800d2ec:	f000 f871 	bl	800d3d2 <USBD_Get_USB_Status>
 800d2f0:	0003      	movs	r3, r0
 800d2f2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d2f4:	197b      	adds	r3, r7, r5
 800d2f6:	781b      	ldrb	r3, [r3, #0]
}
 800d2f8:	0018      	movs	r0, r3
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	b007      	add	sp, #28
 800d2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d300 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d300:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d302:	b087      	sub	sp, #28
 800d304:	af00      	add	r7, sp, #0
 800d306:	60f8      	str	r0, [r7, #12]
 800d308:	0008      	movs	r0, r1
 800d30a:	607a      	str	r2, [r7, #4]
 800d30c:	0019      	movs	r1, r3
 800d30e:	230b      	movs	r3, #11
 800d310:	18fb      	adds	r3, r7, r3
 800d312:	1c02      	adds	r2, r0, #0
 800d314:	701a      	strb	r2, [r3, #0]
 800d316:	2408      	movs	r4, #8
 800d318:	193b      	adds	r3, r7, r4
 800d31a:	1c0a      	adds	r2, r1, #0
 800d31c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d31e:	2117      	movs	r1, #23
 800d320:	187b      	adds	r3, r7, r1
 800d322:	2200      	movs	r2, #0
 800d324:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d326:	2516      	movs	r5, #22
 800d328:	197b      	adds	r3, r7, r5
 800d32a:	2200      	movs	r2, #0
 800d32c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d32e:	68fa      	ldr	r2, [r7, #12]
 800d330:	23b0      	movs	r3, #176	; 0xb0
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	58d0      	ldr	r0, [r2, r3]
 800d336:	193b      	adds	r3, r7, r4
 800d338:	881d      	ldrh	r5, [r3, #0]
 800d33a:	000e      	movs	r6, r1
 800d33c:	187c      	adds	r4, r7, r1
 800d33e:	687a      	ldr	r2, [r7, #4]
 800d340:	230b      	movs	r3, #11
 800d342:	18fb      	adds	r3, r7, r3
 800d344:	7819      	ldrb	r1, [r3, #0]
 800d346:	002b      	movs	r3, r5
 800d348:	f7f7 fb3a 	bl	80049c0 <HAL_PCD_EP_Receive>
 800d34c:	0003      	movs	r3, r0
 800d34e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d350:	2516      	movs	r5, #22
 800d352:	197c      	adds	r4, r7, r5
 800d354:	19bb      	adds	r3, r7, r6
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	0018      	movs	r0, r3
 800d35a:	f000 f83a 	bl	800d3d2 <USBD_Get_USB_Status>
 800d35e:	0003      	movs	r3, r0
 800d360:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d362:	197b      	adds	r3, r7, r5
 800d364:	781b      	ldrb	r3, [r3, #0]
}
 800d366:	0018      	movs	r0, r3
 800d368:	46bd      	mov	sp, r7
 800d36a:	b007      	add	sp, #28
 800d36c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d36e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	b082      	sub	sp, #8
 800d372:	af00      	add	r7, sp, #0
 800d374:	6078      	str	r0, [r7, #4]
 800d376:	000a      	movs	r2, r1
 800d378:	1cfb      	adds	r3, r7, #3
 800d37a:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d37c:	687a      	ldr	r2, [r7, #4]
 800d37e:	23b0      	movs	r3, #176	; 0xb0
 800d380:	009b      	lsls	r3, r3, #2
 800d382:	58d2      	ldr	r2, [r2, r3]
 800d384:	1cfb      	adds	r3, r7, #3
 800d386:	781b      	ldrb	r3, [r3, #0]
 800d388:	0019      	movs	r1, r3
 800d38a:	0010      	movs	r0, r2
 800d38c:	f7f7 fb5c 	bl	8004a48 <HAL_PCD_EP_GetRxCount>
 800d390:	0003      	movs	r3, r0
}
 800d392:	0018      	movs	r0, r3
 800d394:	46bd      	mov	sp, r7
 800d396:	b002      	add	sp, #8
 800d398:	bd80      	pop	{r7, pc}
	...

0800d39c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b082      	sub	sp, #8
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d3a4:	4b02      	ldr	r3, [pc, #8]	; (800d3b0 <USBD_static_malloc+0x14>)
}
 800d3a6:	0018      	movs	r0, r3
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	b002      	add	sp, #8
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	46c0      	nop			; (mov r8, r8)
 800d3b0:	20000274 	.word	0x20000274

0800d3b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b082      	sub	sp, #8
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]

}
 800d3bc:	46c0      	nop			; (mov r8, r8)
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	b002      	add	sp, #8
 800d3c2:	bd80      	pop	{r7, pc}

0800d3c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d3c8:	f7f3 ff9a 	bl	8001300 <SystemClock_Config>
}
 800d3cc:	46c0      	nop			; (mov r8, r8)
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bd80      	pop	{r7, pc}

0800d3d2 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d3d2:	b580      	push	{r7, lr}
 800d3d4:	b084      	sub	sp, #16
 800d3d6:	af00      	add	r7, sp, #0
 800d3d8:	0002      	movs	r2, r0
 800d3da:	1dfb      	adds	r3, r7, #7
 800d3dc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3de:	230f      	movs	r3, #15
 800d3e0:	18fb      	adds	r3, r7, r3
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800d3e6:	1dfb      	adds	r3, r7, #7
 800d3e8:	781b      	ldrb	r3, [r3, #0]
 800d3ea:	2b03      	cmp	r3, #3
 800d3ec:	d017      	beq.n	800d41e <USBD_Get_USB_Status+0x4c>
 800d3ee:	dc1b      	bgt.n	800d428 <USBD_Get_USB_Status+0x56>
 800d3f0:	2b02      	cmp	r3, #2
 800d3f2:	d00f      	beq.n	800d414 <USBD_Get_USB_Status+0x42>
 800d3f4:	dc18      	bgt.n	800d428 <USBD_Get_USB_Status+0x56>
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d002      	beq.n	800d400 <USBD_Get_USB_Status+0x2e>
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d005      	beq.n	800d40a <USBD_Get_USB_Status+0x38>
 800d3fe:	e013      	b.n	800d428 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d400:	230f      	movs	r3, #15
 800d402:	18fb      	adds	r3, r7, r3
 800d404:	2200      	movs	r2, #0
 800d406:	701a      	strb	r2, [r3, #0]
    break;
 800d408:	e013      	b.n	800d432 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d40a:	230f      	movs	r3, #15
 800d40c:	18fb      	adds	r3, r7, r3
 800d40e:	2202      	movs	r2, #2
 800d410:	701a      	strb	r2, [r3, #0]
    break;
 800d412:	e00e      	b.n	800d432 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d414:	230f      	movs	r3, #15
 800d416:	18fb      	adds	r3, r7, r3
 800d418:	2201      	movs	r2, #1
 800d41a:	701a      	strb	r2, [r3, #0]
    break;
 800d41c:	e009      	b.n	800d432 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d41e:	230f      	movs	r3, #15
 800d420:	18fb      	adds	r3, r7, r3
 800d422:	2202      	movs	r2, #2
 800d424:	701a      	strb	r2, [r3, #0]
    break;
 800d426:	e004      	b.n	800d432 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800d428:	230f      	movs	r3, #15
 800d42a:	18fb      	adds	r3, r7, r3
 800d42c:	2202      	movs	r2, #2
 800d42e:	701a      	strb	r2, [r3, #0]
    break;
 800d430:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 800d432:	230f      	movs	r3, #15
 800d434:	18fb      	adds	r3, r7, r3
 800d436:	781b      	ldrb	r3, [r3, #0]
}
 800d438:	0018      	movs	r0, r3
 800d43a:	46bd      	mov	sp, r7
 800d43c:	b004      	add	sp, #16
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <__errno>:
 800d440:	4b01      	ldr	r3, [pc, #4]	; (800d448 <__errno+0x8>)
 800d442:	6818      	ldr	r0, [r3, #0]
 800d444:	4770      	bx	lr
 800d446:	46c0      	nop			; (mov r8, r8)
 800d448:	2000017c 	.word	0x2000017c

0800d44c <__libc_init_array>:
 800d44c:	b570      	push	{r4, r5, r6, lr}
 800d44e:	2600      	movs	r6, #0
 800d450:	4d0c      	ldr	r5, [pc, #48]	; (800d484 <__libc_init_array+0x38>)
 800d452:	4c0d      	ldr	r4, [pc, #52]	; (800d488 <__libc_init_array+0x3c>)
 800d454:	1b64      	subs	r4, r4, r5
 800d456:	10a4      	asrs	r4, r4, #2
 800d458:	42a6      	cmp	r6, r4
 800d45a:	d109      	bne.n	800d470 <__libc_init_array+0x24>
 800d45c:	2600      	movs	r6, #0
 800d45e:	f000 fc5b 	bl	800dd18 <_init>
 800d462:	4d0a      	ldr	r5, [pc, #40]	; (800d48c <__libc_init_array+0x40>)
 800d464:	4c0a      	ldr	r4, [pc, #40]	; (800d490 <__libc_init_array+0x44>)
 800d466:	1b64      	subs	r4, r4, r5
 800d468:	10a4      	asrs	r4, r4, #2
 800d46a:	42a6      	cmp	r6, r4
 800d46c:	d105      	bne.n	800d47a <__libc_init_array+0x2e>
 800d46e:	bd70      	pop	{r4, r5, r6, pc}
 800d470:	00b3      	lsls	r3, r6, #2
 800d472:	58eb      	ldr	r3, [r5, r3]
 800d474:	4798      	blx	r3
 800d476:	3601      	adds	r6, #1
 800d478:	e7ee      	b.n	800d458 <__libc_init_array+0xc>
 800d47a:	00b3      	lsls	r3, r6, #2
 800d47c:	58eb      	ldr	r3, [r5, r3]
 800d47e:	4798      	blx	r3
 800d480:	3601      	adds	r6, #1
 800d482:	e7f2      	b.n	800d46a <__libc_init_array+0x1e>
 800d484:	0800e08c 	.word	0x0800e08c
 800d488:	0800e08c 	.word	0x0800e08c
 800d48c:	0800e08c 	.word	0x0800e08c
 800d490:	0800e090 	.word	0x0800e090

0800d494 <malloc>:
 800d494:	b510      	push	{r4, lr}
 800d496:	4b03      	ldr	r3, [pc, #12]	; (800d4a4 <malloc+0x10>)
 800d498:	0001      	movs	r1, r0
 800d49a:	6818      	ldr	r0, [r3, #0]
 800d49c:	f000 f86a 	bl	800d574 <_malloc_r>
 800d4a0:	bd10      	pop	{r4, pc}
 800d4a2:	46c0      	nop			; (mov r8, r8)
 800d4a4:	2000017c 	.word	0x2000017c

0800d4a8 <free>:
 800d4a8:	b510      	push	{r4, lr}
 800d4aa:	4b03      	ldr	r3, [pc, #12]	; (800d4b8 <free+0x10>)
 800d4ac:	0001      	movs	r1, r0
 800d4ae:	6818      	ldr	r0, [r3, #0]
 800d4b0:	f000 f816 	bl	800d4e0 <_free_r>
 800d4b4:	bd10      	pop	{r4, pc}
 800d4b6:	46c0      	nop			; (mov r8, r8)
 800d4b8:	2000017c 	.word	0x2000017c

0800d4bc <memcpy>:
 800d4bc:	2300      	movs	r3, #0
 800d4be:	b510      	push	{r4, lr}
 800d4c0:	429a      	cmp	r2, r3
 800d4c2:	d100      	bne.n	800d4c6 <memcpy+0xa>
 800d4c4:	bd10      	pop	{r4, pc}
 800d4c6:	5ccc      	ldrb	r4, [r1, r3]
 800d4c8:	54c4      	strb	r4, [r0, r3]
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	e7f8      	b.n	800d4c0 <memcpy+0x4>

0800d4ce <memset>:
 800d4ce:	0003      	movs	r3, r0
 800d4d0:	1882      	adds	r2, r0, r2
 800d4d2:	4293      	cmp	r3, r2
 800d4d4:	d100      	bne.n	800d4d8 <memset+0xa>
 800d4d6:	4770      	bx	lr
 800d4d8:	7019      	strb	r1, [r3, #0]
 800d4da:	3301      	adds	r3, #1
 800d4dc:	e7f9      	b.n	800d4d2 <memset+0x4>
	...

0800d4e0 <_free_r>:
 800d4e0:	b570      	push	{r4, r5, r6, lr}
 800d4e2:	0005      	movs	r5, r0
 800d4e4:	2900      	cmp	r1, #0
 800d4e6:	d010      	beq.n	800d50a <_free_r+0x2a>
 800d4e8:	1f0c      	subs	r4, r1, #4
 800d4ea:	6823      	ldr	r3, [r4, #0]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	da00      	bge.n	800d4f2 <_free_r+0x12>
 800d4f0:	18e4      	adds	r4, r4, r3
 800d4f2:	0028      	movs	r0, r5
 800d4f4:	f000 f8ce 	bl	800d694 <__malloc_lock>
 800d4f8:	4a1d      	ldr	r2, [pc, #116]	; (800d570 <_free_r+0x90>)
 800d4fa:	6813      	ldr	r3, [r2, #0]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d105      	bne.n	800d50c <_free_r+0x2c>
 800d500:	6063      	str	r3, [r4, #4]
 800d502:	6014      	str	r4, [r2, #0]
 800d504:	0028      	movs	r0, r5
 800d506:	f000 f8cd 	bl	800d6a4 <__malloc_unlock>
 800d50a:	bd70      	pop	{r4, r5, r6, pc}
 800d50c:	42a3      	cmp	r3, r4
 800d50e:	d908      	bls.n	800d522 <_free_r+0x42>
 800d510:	6821      	ldr	r1, [r4, #0]
 800d512:	1860      	adds	r0, r4, r1
 800d514:	4283      	cmp	r3, r0
 800d516:	d1f3      	bne.n	800d500 <_free_r+0x20>
 800d518:	6818      	ldr	r0, [r3, #0]
 800d51a:	685b      	ldr	r3, [r3, #4]
 800d51c:	1841      	adds	r1, r0, r1
 800d51e:	6021      	str	r1, [r4, #0]
 800d520:	e7ee      	b.n	800d500 <_free_r+0x20>
 800d522:	001a      	movs	r2, r3
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d001      	beq.n	800d52e <_free_r+0x4e>
 800d52a:	42a3      	cmp	r3, r4
 800d52c:	d9f9      	bls.n	800d522 <_free_r+0x42>
 800d52e:	6811      	ldr	r1, [r2, #0]
 800d530:	1850      	adds	r0, r2, r1
 800d532:	42a0      	cmp	r0, r4
 800d534:	d10b      	bne.n	800d54e <_free_r+0x6e>
 800d536:	6820      	ldr	r0, [r4, #0]
 800d538:	1809      	adds	r1, r1, r0
 800d53a:	1850      	adds	r0, r2, r1
 800d53c:	6011      	str	r1, [r2, #0]
 800d53e:	4283      	cmp	r3, r0
 800d540:	d1e0      	bne.n	800d504 <_free_r+0x24>
 800d542:	6818      	ldr	r0, [r3, #0]
 800d544:	685b      	ldr	r3, [r3, #4]
 800d546:	1841      	adds	r1, r0, r1
 800d548:	6011      	str	r1, [r2, #0]
 800d54a:	6053      	str	r3, [r2, #4]
 800d54c:	e7da      	b.n	800d504 <_free_r+0x24>
 800d54e:	42a0      	cmp	r0, r4
 800d550:	d902      	bls.n	800d558 <_free_r+0x78>
 800d552:	230c      	movs	r3, #12
 800d554:	602b      	str	r3, [r5, #0]
 800d556:	e7d5      	b.n	800d504 <_free_r+0x24>
 800d558:	6821      	ldr	r1, [r4, #0]
 800d55a:	1860      	adds	r0, r4, r1
 800d55c:	4283      	cmp	r3, r0
 800d55e:	d103      	bne.n	800d568 <_free_r+0x88>
 800d560:	6818      	ldr	r0, [r3, #0]
 800d562:	685b      	ldr	r3, [r3, #4]
 800d564:	1841      	adds	r1, r0, r1
 800d566:	6021      	str	r1, [r4, #0]
 800d568:	6063      	str	r3, [r4, #4]
 800d56a:	6054      	str	r4, [r2, #4]
 800d56c:	e7ca      	b.n	800d504 <_free_r+0x24>
 800d56e:	46c0      	nop			; (mov r8, r8)
 800d570:	20000494 	.word	0x20000494

0800d574 <_malloc_r>:
 800d574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d576:	2303      	movs	r3, #3
 800d578:	1ccd      	adds	r5, r1, #3
 800d57a:	439d      	bics	r5, r3
 800d57c:	3508      	adds	r5, #8
 800d57e:	0006      	movs	r6, r0
 800d580:	2d0c      	cmp	r5, #12
 800d582:	d21f      	bcs.n	800d5c4 <_malloc_r+0x50>
 800d584:	250c      	movs	r5, #12
 800d586:	42a9      	cmp	r1, r5
 800d588:	d81e      	bhi.n	800d5c8 <_malloc_r+0x54>
 800d58a:	0030      	movs	r0, r6
 800d58c:	f000 f882 	bl	800d694 <__malloc_lock>
 800d590:	4925      	ldr	r1, [pc, #148]	; (800d628 <_malloc_r+0xb4>)
 800d592:	680a      	ldr	r2, [r1, #0]
 800d594:	0014      	movs	r4, r2
 800d596:	2c00      	cmp	r4, #0
 800d598:	d11a      	bne.n	800d5d0 <_malloc_r+0x5c>
 800d59a:	4f24      	ldr	r7, [pc, #144]	; (800d62c <_malloc_r+0xb8>)
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d104      	bne.n	800d5ac <_malloc_r+0x38>
 800d5a2:	0021      	movs	r1, r4
 800d5a4:	0030      	movs	r0, r6
 800d5a6:	f000 f843 	bl	800d630 <_sbrk_r>
 800d5aa:	6038      	str	r0, [r7, #0]
 800d5ac:	0029      	movs	r1, r5
 800d5ae:	0030      	movs	r0, r6
 800d5b0:	f000 f83e 	bl	800d630 <_sbrk_r>
 800d5b4:	1c43      	adds	r3, r0, #1
 800d5b6:	d12b      	bne.n	800d610 <_malloc_r+0x9c>
 800d5b8:	230c      	movs	r3, #12
 800d5ba:	0030      	movs	r0, r6
 800d5bc:	6033      	str	r3, [r6, #0]
 800d5be:	f000 f871 	bl	800d6a4 <__malloc_unlock>
 800d5c2:	e003      	b.n	800d5cc <_malloc_r+0x58>
 800d5c4:	2d00      	cmp	r5, #0
 800d5c6:	dade      	bge.n	800d586 <_malloc_r+0x12>
 800d5c8:	230c      	movs	r3, #12
 800d5ca:	6033      	str	r3, [r6, #0]
 800d5cc:	2000      	movs	r0, #0
 800d5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5d0:	6823      	ldr	r3, [r4, #0]
 800d5d2:	1b5b      	subs	r3, r3, r5
 800d5d4:	d419      	bmi.n	800d60a <_malloc_r+0x96>
 800d5d6:	2b0b      	cmp	r3, #11
 800d5d8:	d903      	bls.n	800d5e2 <_malloc_r+0x6e>
 800d5da:	6023      	str	r3, [r4, #0]
 800d5dc:	18e4      	adds	r4, r4, r3
 800d5de:	6025      	str	r5, [r4, #0]
 800d5e0:	e003      	b.n	800d5ea <_malloc_r+0x76>
 800d5e2:	6863      	ldr	r3, [r4, #4]
 800d5e4:	42a2      	cmp	r2, r4
 800d5e6:	d10e      	bne.n	800d606 <_malloc_r+0x92>
 800d5e8:	600b      	str	r3, [r1, #0]
 800d5ea:	0030      	movs	r0, r6
 800d5ec:	f000 f85a 	bl	800d6a4 <__malloc_unlock>
 800d5f0:	0020      	movs	r0, r4
 800d5f2:	2207      	movs	r2, #7
 800d5f4:	300b      	adds	r0, #11
 800d5f6:	1d23      	adds	r3, r4, #4
 800d5f8:	4390      	bics	r0, r2
 800d5fa:	1ac2      	subs	r2, r0, r3
 800d5fc:	4298      	cmp	r0, r3
 800d5fe:	d0e6      	beq.n	800d5ce <_malloc_r+0x5a>
 800d600:	1a1b      	subs	r3, r3, r0
 800d602:	50a3      	str	r3, [r4, r2]
 800d604:	e7e3      	b.n	800d5ce <_malloc_r+0x5a>
 800d606:	6053      	str	r3, [r2, #4]
 800d608:	e7ef      	b.n	800d5ea <_malloc_r+0x76>
 800d60a:	0022      	movs	r2, r4
 800d60c:	6864      	ldr	r4, [r4, #4]
 800d60e:	e7c2      	b.n	800d596 <_malloc_r+0x22>
 800d610:	2303      	movs	r3, #3
 800d612:	1cc4      	adds	r4, r0, #3
 800d614:	439c      	bics	r4, r3
 800d616:	42a0      	cmp	r0, r4
 800d618:	d0e1      	beq.n	800d5de <_malloc_r+0x6a>
 800d61a:	1a21      	subs	r1, r4, r0
 800d61c:	0030      	movs	r0, r6
 800d61e:	f000 f807 	bl	800d630 <_sbrk_r>
 800d622:	1c43      	adds	r3, r0, #1
 800d624:	d1db      	bne.n	800d5de <_malloc_r+0x6a>
 800d626:	e7c7      	b.n	800d5b8 <_malloc_r+0x44>
 800d628:	20000494 	.word	0x20000494
 800d62c:	20000498 	.word	0x20000498

0800d630 <_sbrk_r>:
 800d630:	2300      	movs	r3, #0
 800d632:	b570      	push	{r4, r5, r6, lr}
 800d634:	4d06      	ldr	r5, [pc, #24]	; (800d650 <_sbrk_r+0x20>)
 800d636:	0004      	movs	r4, r0
 800d638:	0008      	movs	r0, r1
 800d63a:	602b      	str	r3, [r5, #0]
 800d63c:	f7f5 fa4e 	bl	8002adc <_sbrk>
 800d640:	1c43      	adds	r3, r0, #1
 800d642:	d103      	bne.n	800d64c <_sbrk_r+0x1c>
 800d644:	682b      	ldr	r3, [r5, #0]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d000      	beq.n	800d64c <_sbrk_r+0x1c>
 800d64a:	6023      	str	r3, [r4, #0]
 800d64c:	bd70      	pop	{r4, r5, r6, pc}
 800d64e:	46c0      	nop			; (mov r8, r8)
 800d650:	20001638 	.word	0x20001638

0800d654 <siprintf>:
 800d654:	b40e      	push	{r1, r2, r3}
 800d656:	b500      	push	{lr}
 800d658:	490b      	ldr	r1, [pc, #44]	; (800d688 <siprintf+0x34>)
 800d65a:	b09c      	sub	sp, #112	; 0x70
 800d65c:	ab1d      	add	r3, sp, #116	; 0x74
 800d65e:	9002      	str	r0, [sp, #8]
 800d660:	9006      	str	r0, [sp, #24]
 800d662:	9107      	str	r1, [sp, #28]
 800d664:	9104      	str	r1, [sp, #16]
 800d666:	4809      	ldr	r0, [pc, #36]	; (800d68c <siprintf+0x38>)
 800d668:	4909      	ldr	r1, [pc, #36]	; (800d690 <siprintf+0x3c>)
 800d66a:	cb04      	ldmia	r3!, {r2}
 800d66c:	9105      	str	r1, [sp, #20]
 800d66e:	6800      	ldr	r0, [r0, #0]
 800d670:	a902      	add	r1, sp, #8
 800d672:	9301      	str	r3, [sp, #4]
 800d674:	f000 f880 	bl	800d778 <_svfiprintf_r>
 800d678:	2300      	movs	r3, #0
 800d67a:	9a02      	ldr	r2, [sp, #8]
 800d67c:	7013      	strb	r3, [r2, #0]
 800d67e:	b01c      	add	sp, #112	; 0x70
 800d680:	bc08      	pop	{r3}
 800d682:	b003      	add	sp, #12
 800d684:	4718      	bx	r3
 800d686:	46c0      	nop			; (mov r8, r8)
 800d688:	7fffffff 	.word	0x7fffffff
 800d68c:	2000017c 	.word	0x2000017c
 800d690:	ffff0208 	.word	0xffff0208

0800d694 <__malloc_lock>:
 800d694:	b510      	push	{r4, lr}
 800d696:	4802      	ldr	r0, [pc, #8]	; (800d6a0 <__malloc_lock+0xc>)
 800d698:	f000 faf0 	bl	800dc7c <__retarget_lock_acquire_recursive>
 800d69c:	bd10      	pop	{r4, pc}
 800d69e:	46c0      	nop			; (mov r8, r8)
 800d6a0:	20001640 	.word	0x20001640

0800d6a4 <__malloc_unlock>:
 800d6a4:	b510      	push	{r4, lr}
 800d6a6:	4802      	ldr	r0, [pc, #8]	; (800d6b0 <__malloc_unlock+0xc>)
 800d6a8:	f000 fae9 	bl	800dc7e <__retarget_lock_release_recursive>
 800d6ac:	bd10      	pop	{r4, pc}
 800d6ae:	46c0      	nop			; (mov r8, r8)
 800d6b0:	20001640 	.word	0x20001640

0800d6b4 <__ssputs_r>:
 800d6b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6b6:	688e      	ldr	r6, [r1, #8]
 800d6b8:	b085      	sub	sp, #20
 800d6ba:	0007      	movs	r7, r0
 800d6bc:	000c      	movs	r4, r1
 800d6be:	9203      	str	r2, [sp, #12]
 800d6c0:	9301      	str	r3, [sp, #4]
 800d6c2:	429e      	cmp	r6, r3
 800d6c4:	d83c      	bhi.n	800d740 <__ssputs_r+0x8c>
 800d6c6:	2390      	movs	r3, #144	; 0x90
 800d6c8:	898a      	ldrh	r2, [r1, #12]
 800d6ca:	00db      	lsls	r3, r3, #3
 800d6cc:	421a      	tst	r2, r3
 800d6ce:	d034      	beq.n	800d73a <__ssputs_r+0x86>
 800d6d0:	2503      	movs	r5, #3
 800d6d2:	6909      	ldr	r1, [r1, #16]
 800d6d4:	6823      	ldr	r3, [r4, #0]
 800d6d6:	1a5b      	subs	r3, r3, r1
 800d6d8:	9302      	str	r3, [sp, #8]
 800d6da:	6963      	ldr	r3, [r4, #20]
 800d6dc:	9802      	ldr	r0, [sp, #8]
 800d6de:	435d      	muls	r5, r3
 800d6e0:	0feb      	lsrs	r3, r5, #31
 800d6e2:	195d      	adds	r5, r3, r5
 800d6e4:	9b01      	ldr	r3, [sp, #4]
 800d6e6:	106d      	asrs	r5, r5, #1
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	181b      	adds	r3, r3, r0
 800d6ec:	42ab      	cmp	r3, r5
 800d6ee:	d900      	bls.n	800d6f2 <__ssputs_r+0x3e>
 800d6f0:	001d      	movs	r5, r3
 800d6f2:	0553      	lsls	r3, r2, #21
 800d6f4:	d532      	bpl.n	800d75c <__ssputs_r+0xa8>
 800d6f6:	0029      	movs	r1, r5
 800d6f8:	0038      	movs	r0, r7
 800d6fa:	f7ff ff3b 	bl	800d574 <_malloc_r>
 800d6fe:	1e06      	subs	r6, r0, #0
 800d700:	d109      	bne.n	800d716 <__ssputs_r+0x62>
 800d702:	230c      	movs	r3, #12
 800d704:	603b      	str	r3, [r7, #0]
 800d706:	2340      	movs	r3, #64	; 0x40
 800d708:	2001      	movs	r0, #1
 800d70a:	89a2      	ldrh	r2, [r4, #12]
 800d70c:	4240      	negs	r0, r0
 800d70e:	4313      	orrs	r3, r2
 800d710:	81a3      	strh	r3, [r4, #12]
 800d712:	b005      	add	sp, #20
 800d714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d716:	9a02      	ldr	r2, [sp, #8]
 800d718:	6921      	ldr	r1, [r4, #16]
 800d71a:	f7ff fecf 	bl	800d4bc <memcpy>
 800d71e:	89a3      	ldrh	r3, [r4, #12]
 800d720:	4a14      	ldr	r2, [pc, #80]	; (800d774 <__ssputs_r+0xc0>)
 800d722:	401a      	ands	r2, r3
 800d724:	2380      	movs	r3, #128	; 0x80
 800d726:	4313      	orrs	r3, r2
 800d728:	81a3      	strh	r3, [r4, #12]
 800d72a:	9b02      	ldr	r3, [sp, #8]
 800d72c:	6126      	str	r6, [r4, #16]
 800d72e:	18f6      	adds	r6, r6, r3
 800d730:	6026      	str	r6, [r4, #0]
 800d732:	6165      	str	r5, [r4, #20]
 800d734:	9e01      	ldr	r6, [sp, #4]
 800d736:	1aed      	subs	r5, r5, r3
 800d738:	60a5      	str	r5, [r4, #8]
 800d73a:	9b01      	ldr	r3, [sp, #4]
 800d73c:	429e      	cmp	r6, r3
 800d73e:	d900      	bls.n	800d742 <__ssputs_r+0x8e>
 800d740:	9e01      	ldr	r6, [sp, #4]
 800d742:	0032      	movs	r2, r6
 800d744:	9903      	ldr	r1, [sp, #12]
 800d746:	6820      	ldr	r0, [r4, #0]
 800d748:	f000 faa5 	bl	800dc96 <memmove>
 800d74c:	68a3      	ldr	r3, [r4, #8]
 800d74e:	2000      	movs	r0, #0
 800d750:	1b9b      	subs	r3, r3, r6
 800d752:	60a3      	str	r3, [r4, #8]
 800d754:	6823      	ldr	r3, [r4, #0]
 800d756:	199e      	adds	r6, r3, r6
 800d758:	6026      	str	r6, [r4, #0]
 800d75a:	e7da      	b.n	800d712 <__ssputs_r+0x5e>
 800d75c:	002a      	movs	r2, r5
 800d75e:	0038      	movs	r0, r7
 800d760:	f000 faac 	bl	800dcbc <_realloc_r>
 800d764:	1e06      	subs	r6, r0, #0
 800d766:	d1e0      	bne.n	800d72a <__ssputs_r+0x76>
 800d768:	0038      	movs	r0, r7
 800d76a:	6921      	ldr	r1, [r4, #16]
 800d76c:	f7ff feb8 	bl	800d4e0 <_free_r>
 800d770:	e7c7      	b.n	800d702 <__ssputs_r+0x4e>
 800d772:	46c0      	nop			; (mov r8, r8)
 800d774:	fffffb7f 	.word	0xfffffb7f

0800d778 <_svfiprintf_r>:
 800d778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d77a:	b0a1      	sub	sp, #132	; 0x84
 800d77c:	9003      	str	r0, [sp, #12]
 800d77e:	001d      	movs	r5, r3
 800d780:	898b      	ldrh	r3, [r1, #12]
 800d782:	000f      	movs	r7, r1
 800d784:	0016      	movs	r6, r2
 800d786:	061b      	lsls	r3, r3, #24
 800d788:	d511      	bpl.n	800d7ae <_svfiprintf_r+0x36>
 800d78a:	690b      	ldr	r3, [r1, #16]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d10e      	bne.n	800d7ae <_svfiprintf_r+0x36>
 800d790:	2140      	movs	r1, #64	; 0x40
 800d792:	f7ff feef 	bl	800d574 <_malloc_r>
 800d796:	6038      	str	r0, [r7, #0]
 800d798:	6138      	str	r0, [r7, #16]
 800d79a:	2800      	cmp	r0, #0
 800d79c:	d105      	bne.n	800d7aa <_svfiprintf_r+0x32>
 800d79e:	230c      	movs	r3, #12
 800d7a0:	9a03      	ldr	r2, [sp, #12]
 800d7a2:	3801      	subs	r0, #1
 800d7a4:	6013      	str	r3, [r2, #0]
 800d7a6:	b021      	add	sp, #132	; 0x84
 800d7a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7aa:	2340      	movs	r3, #64	; 0x40
 800d7ac:	617b      	str	r3, [r7, #20]
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	ac08      	add	r4, sp, #32
 800d7b2:	6163      	str	r3, [r4, #20]
 800d7b4:	3320      	adds	r3, #32
 800d7b6:	7663      	strb	r3, [r4, #25]
 800d7b8:	3310      	adds	r3, #16
 800d7ba:	76a3      	strb	r3, [r4, #26]
 800d7bc:	9507      	str	r5, [sp, #28]
 800d7be:	0035      	movs	r5, r6
 800d7c0:	782b      	ldrb	r3, [r5, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d001      	beq.n	800d7ca <_svfiprintf_r+0x52>
 800d7c6:	2b25      	cmp	r3, #37	; 0x25
 800d7c8:	d147      	bne.n	800d85a <_svfiprintf_r+0xe2>
 800d7ca:	1bab      	subs	r3, r5, r6
 800d7cc:	9305      	str	r3, [sp, #20]
 800d7ce:	42b5      	cmp	r5, r6
 800d7d0:	d00c      	beq.n	800d7ec <_svfiprintf_r+0x74>
 800d7d2:	0032      	movs	r2, r6
 800d7d4:	0039      	movs	r1, r7
 800d7d6:	9803      	ldr	r0, [sp, #12]
 800d7d8:	f7ff ff6c 	bl	800d6b4 <__ssputs_r>
 800d7dc:	1c43      	adds	r3, r0, #1
 800d7de:	d100      	bne.n	800d7e2 <_svfiprintf_r+0x6a>
 800d7e0:	e0ae      	b.n	800d940 <_svfiprintf_r+0x1c8>
 800d7e2:	6962      	ldr	r2, [r4, #20]
 800d7e4:	9b05      	ldr	r3, [sp, #20]
 800d7e6:	4694      	mov	ip, r2
 800d7e8:	4463      	add	r3, ip
 800d7ea:	6163      	str	r3, [r4, #20]
 800d7ec:	782b      	ldrb	r3, [r5, #0]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d100      	bne.n	800d7f4 <_svfiprintf_r+0x7c>
 800d7f2:	e0a5      	b.n	800d940 <_svfiprintf_r+0x1c8>
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	4252      	negs	r2, r2
 800d7fa:	6062      	str	r2, [r4, #4]
 800d7fc:	a904      	add	r1, sp, #16
 800d7fe:	3254      	adds	r2, #84	; 0x54
 800d800:	1852      	adds	r2, r2, r1
 800d802:	1c6e      	adds	r6, r5, #1
 800d804:	6023      	str	r3, [r4, #0]
 800d806:	60e3      	str	r3, [r4, #12]
 800d808:	60a3      	str	r3, [r4, #8]
 800d80a:	7013      	strb	r3, [r2, #0]
 800d80c:	65a3      	str	r3, [r4, #88]	; 0x58
 800d80e:	2205      	movs	r2, #5
 800d810:	7831      	ldrb	r1, [r6, #0]
 800d812:	4854      	ldr	r0, [pc, #336]	; (800d964 <_svfiprintf_r+0x1ec>)
 800d814:	f000 fa34 	bl	800dc80 <memchr>
 800d818:	1c75      	adds	r5, r6, #1
 800d81a:	2800      	cmp	r0, #0
 800d81c:	d11f      	bne.n	800d85e <_svfiprintf_r+0xe6>
 800d81e:	6822      	ldr	r2, [r4, #0]
 800d820:	06d3      	lsls	r3, r2, #27
 800d822:	d504      	bpl.n	800d82e <_svfiprintf_r+0xb6>
 800d824:	2353      	movs	r3, #83	; 0x53
 800d826:	a904      	add	r1, sp, #16
 800d828:	185b      	adds	r3, r3, r1
 800d82a:	2120      	movs	r1, #32
 800d82c:	7019      	strb	r1, [r3, #0]
 800d82e:	0713      	lsls	r3, r2, #28
 800d830:	d504      	bpl.n	800d83c <_svfiprintf_r+0xc4>
 800d832:	2353      	movs	r3, #83	; 0x53
 800d834:	a904      	add	r1, sp, #16
 800d836:	185b      	adds	r3, r3, r1
 800d838:	212b      	movs	r1, #43	; 0x2b
 800d83a:	7019      	strb	r1, [r3, #0]
 800d83c:	7833      	ldrb	r3, [r6, #0]
 800d83e:	2b2a      	cmp	r3, #42	; 0x2a
 800d840:	d016      	beq.n	800d870 <_svfiprintf_r+0xf8>
 800d842:	0035      	movs	r5, r6
 800d844:	2100      	movs	r1, #0
 800d846:	200a      	movs	r0, #10
 800d848:	68e3      	ldr	r3, [r4, #12]
 800d84a:	782a      	ldrb	r2, [r5, #0]
 800d84c:	1c6e      	adds	r6, r5, #1
 800d84e:	3a30      	subs	r2, #48	; 0x30
 800d850:	2a09      	cmp	r2, #9
 800d852:	d94e      	bls.n	800d8f2 <_svfiprintf_r+0x17a>
 800d854:	2900      	cmp	r1, #0
 800d856:	d111      	bne.n	800d87c <_svfiprintf_r+0x104>
 800d858:	e017      	b.n	800d88a <_svfiprintf_r+0x112>
 800d85a:	3501      	adds	r5, #1
 800d85c:	e7b0      	b.n	800d7c0 <_svfiprintf_r+0x48>
 800d85e:	4b41      	ldr	r3, [pc, #260]	; (800d964 <_svfiprintf_r+0x1ec>)
 800d860:	6822      	ldr	r2, [r4, #0]
 800d862:	1ac0      	subs	r0, r0, r3
 800d864:	2301      	movs	r3, #1
 800d866:	4083      	lsls	r3, r0
 800d868:	4313      	orrs	r3, r2
 800d86a:	002e      	movs	r6, r5
 800d86c:	6023      	str	r3, [r4, #0]
 800d86e:	e7ce      	b.n	800d80e <_svfiprintf_r+0x96>
 800d870:	9b07      	ldr	r3, [sp, #28]
 800d872:	1d19      	adds	r1, r3, #4
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	9107      	str	r1, [sp, #28]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	db01      	blt.n	800d880 <_svfiprintf_r+0x108>
 800d87c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d87e:	e004      	b.n	800d88a <_svfiprintf_r+0x112>
 800d880:	425b      	negs	r3, r3
 800d882:	60e3      	str	r3, [r4, #12]
 800d884:	2302      	movs	r3, #2
 800d886:	4313      	orrs	r3, r2
 800d888:	6023      	str	r3, [r4, #0]
 800d88a:	782b      	ldrb	r3, [r5, #0]
 800d88c:	2b2e      	cmp	r3, #46	; 0x2e
 800d88e:	d10a      	bne.n	800d8a6 <_svfiprintf_r+0x12e>
 800d890:	786b      	ldrb	r3, [r5, #1]
 800d892:	2b2a      	cmp	r3, #42	; 0x2a
 800d894:	d135      	bne.n	800d902 <_svfiprintf_r+0x18a>
 800d896:	9b07      	ldr	r3, [sp, #28]
 800d898:	3502      	adds	r5, #2
 800d89a:	1d1a      	adds	r2, r3, #4
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	9207      	str	r2, [sp, #28]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	db2b      	blt.n	800d8fc <_svfiprintf_r+0x184>
 800d8a4:	9309      	str	r3, [sp, #36]	; 0x24
 800d8a6:	4e30      	ldr	r6, [pc, #192]	; (800d968 <_svfiprintf_r+0x1f0>)
 800d8a8:	2203      	movs	r2, #3
 800d8aa:	0030      	movs	r0, r6
 800d8ac:	7829      	ldrb	r1, [r5, #0]
 800d8ae:	f000 f9e7 	bl	800dc80 <memchr>
 800d8b2:	2800      	cmp	r0, #0
 800d8b4:	d006      	beq.n	800d8c4 <_svfiprintf_r+0x14c>
 800d8b6:	2340      	movs	r3, #64	; 0x40
 800d8b8:	1b80      	subs	r0, r0, r6
 800d8ba:	4083      	lsls	r3, r0
 800d8bc:	6822      	ldr	r2, [r4, #0]
 800d8be:	3501      	adds	r5, #1
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	6023      	str	r3, [r4, #0]
 800d8c4:	7829      	ldrb	r1, [r5, #0]
 800d8c6:	2206      	movs	r2, #6
 800d8c8:	4828      	ldr	r0, [pc, #160]	; (800d96c <_svfiprintf_r+0x1f4>)
 800d8ca:	1c6e      	adds	r6, r5, #1
 800d8cc:	7621      	strb	r1, [r4, #24]
 800d8ce:	f000 f9d7 	bl	800dc80 <memchr>
 800d8d2:	2800      	cmp	r0, #0
 800d8d4:	d03c      	beq.n	800d950 <_svfiprintf_r+0x1d8>
 800d8d6:	4b26      	ldr	r3, [pc, #152]	; (800d970 <_svfiprintf_r+0x1f8>)
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d125      	bne.n	800d928 <_svfiprintf_r+0x1b0>
 800d8dc:	2207      	movs	r2, #7
 800d8de:	9b07      	ldr	r3, [sp, #28]
 800d8e0:	3307      	adds	r3, #7
 800d8e2:	4393      	bics	r3, r2
 800d8e4:	3308      	adds	r3, #8
 800d8e6:	9307      	str	r3, [sp, #28]
 800d8e8:	6963      	ldr	r3, [r4, #20]
 800d8ea:	9a04      	ldr	r2, [sp, #16]
 800d8ec:	189b      	adds	r3, r3, r2
 800d8ee:	6163      	str	r3, [r4, #20]
 800d8f0:	e765      	b.n	800d7be <_svfiprintf_r+0x46>
 800d8f2:	4343      	muls	r3, r0
 800d8f4:	0035      	movs	r5, r6
 800d8f6:	2101      	movs	r1, #1
 800d8f8:	189b      	adds	r3, r3, r2
 800d8fa:	e7a6      	b.n	800d84a <_svfiprintf_r+0xd2>
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	425b      	negs	r3, r3
 800d900:	e7d0      	b.n	800d8a4 <_svfiprintf_r+0x12c>
 800d902:	2300      	movs	r3, #0
 800d904:	200a      	movs	r0, #10
 800d906:	001a      	movs	r2, r3
 800d908:	3501      	adds	r5, #1
 800d90a:	6063      	str	r3, [r4, #4]
 800d90c:	7829      	ldrb	r1, [r5, #0]
 800d90e:	1c6e      	adds	r6, r5, #1
 800d910:	3930      	subs	r1, #48	; 0x30
 800d912:	2909      	cmp	r1, #9
 800d914:	d903      	bls.n	800d91e <_svfiprintf_r+0x1a6>
 800d916:	2b00      	cmp	r3, #0
 800d918:	d0c5      	beq.n	800d8a6 <_svfiprintf_r+0x12e>
 800d91a:	9209      	str	r2, [sp, #36]	; 0x24
 800d91c:	e7c3      	b.n	800d8a6 <_svfiprintf_r+0x12e>
 800d91e:	4342      	muls	r2, r0
 800d920:	0035      	movs	r5, r6
 800d922:	2301      	movs	r3, #1
 800d924:	1852      	adds	r2, r2, r1
 800d926:	e7f1      	b.n	800d90c <_svfiprintf_r+0x194>
 800d928:	ab07      	add	r3, sp, #28
 800d92a:	9300      	str	r3, [sp, #0]
 800d92c:	003a      	movs	r2, r7
 800d92e:	0021      	movs	r1, r4
 800d930:	4b10      	ldr	r3, [pc, #64]	; (800d974 <_svfiprintf_r+0x1fc>)
 800d932:	9803      	ldr	r0, [sp, #12]
 800d934:	e000      	b.n	800d938 <_svfiprintf_r+0x1c0>
 800d936:	bf00      	nop
 800d938:	9004      	str	r0, [sp, #16]
 800d93a:	9b04      	ldr	r3, [sp, #16]
 800d93c:	3301      	adds	r3, #1
 800d93e:	d1d3      	bne.n	800d8e8 <_svfiprintf_r+0x170>
 800d940:	89bb      	ldrh	r3, [r7, #12]
 800d942:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d944:	065b      	lsls	r3, r3, #25
 800d946:	d400      	bmi.n	800d94a <_svfiprintf_r+0x1d2>
 800d948:	e72d      	b.n	800d7a6 <_svfiprintf_r+0x2e>
 800d94a:	2001      	movs	r0, #1
 800d94c:	4240      	negs	r0, r0
 800d94e:	e72a      	b.n	800d7a6 <_svfiprintf_r+0x2e>
 800d950:	ab07      	add	r3, sp, #28
 800d952:	9300      	str	r3, [sp, #0]
 800d954:	003a      	movs	r2, r7
 800d956:	0021      	movs	r1, r4
 800d958:	4b06      	ldr	r3, [pc, #24]	; (800d974 <_svfiprintf_r+0x1fc>)
 800d95a:	9803      	ldr	r0, [sp, #12]
 800d95c:	f000 f87c 	bl	800da58 <_printf_i>
 800d960:	e7ea      	b.n	800d938 <_svfiprintf_r+0x1c0>
 800d962:	46c0      	nop			; (mov r8, r8)
 800d964:	0800e058 	.word	0x0800e058
 800d968:	0800e05e 	.word	0x0800e05e
 800d96c:	0800e062 	.word	0x0800e062
 800d970:	00000000 	.word	0x00000000
 800d974:	0800d6b5 	.word	0x0800d6b5

0800d978 <_printf_common>:
 800d978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d97a:	0015      	movs	r5, r2
 800d97c:	9301      	str	r3, [sp, #4]
 800d97e:	688a      	ldr	r2, [r1, #8]
 800d980:	690b      	ldr	r3, [r1, #16]
 800d982:	000c      	movs	r4, r1
 800d984:	9000      	str	r0, [sp, #0]
 800d986:	4293      	cmp	r3, r2
 800d988:	da00      	bge.n	800d98c <_printf_common+0x14>
 800d98a:	0013      	movs	r3, r2
 800d98c:	0022      	movs	r2, r4
 800d98e:	602b      	str	r3, [r5, #0]
 800d990:	3243      	adds	r2, #67	; 0x43
 800d992:	7812      	ldrb	r2, [r2, #0]
 800d994:	2a00      	cmp	r2, #0
 800d996:	d001      	beq.n	800d99c <_printf_common+0x24>
 800d998:	3301      	adds	r3, #1
 800d99a:	602b      	str	r3, [r5, #0]
 800d99c:	6823      	ldr	r3, [r4, #0]
 800d99e:	069b      	lsls	r3, r3, #26
 800d9a0:	d502      	bpl.n	800d9a8 <_printf_common+0x30>
 800d9a2:	682b      	ldr	r3, [r5, #0]
 800d9a4:	3302      	adds	r3, #2
 800d9a6:	602b      	str	r3, [r5, #0]
 800d9a8:	6822      	ldr	r2, [r4, #0]
 800d9aa:	2306      	movs	r3, #6
 800d9ac:	0017      	movs	r7, r2
 800d9ae:	401f      	ands	r7, r3
 800d9b0:	421a      	tst	r2, r3
 800d9b2:	d027      	beq.n	800da04 <_printf_common+0x8c>
 800d9b4:	0023      	movs	r3, r4
 800d9b6:	3343      	adds	r3, #67	; 0x43
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	1e5a      	subs	r2, r3, #1
 800d9bc:	4193      	sbcs	r3, r2
 800d9be:	6822      	ldr	r2, [r4, #0]
 800d9c0:	0692      	lsls	r2, r2, #26
 800d9c2:	d430      	bmi.n	800da26 <_printf_common+0xae>
 800d9c4:	0022      	movs	r2, r4
 800d9c6:	9901      	ldr	r1, [sp, #4]
 800d9c8:	9800      	ldr	r0, [sp, #0]
 800d9ca:	9e08      	ldr	r6, [sp, #32]
 800d9cc:	3243      	adds	r2, #67	; 0x43
 800d9ce:	47b0      	blx	r6
 800d9d0:	1c43      	adds	r3, r0, #1
 800d9d2:	d025      	beq.n	800da20 <_printf_common+0xa8>
 800d9d4:	2306      	movs	r3, #6
 800d9d6:	6820      	ldr	r0, [r4, #0]
 800d9d8:	682a      	ldr	r2, [r5, #0]
 800d9da:	68e1      	ldr	r1, [r4, #12]
 800d9dc:	2500      	movs	r5, #0
 800d9de:	4003      	ands	r3, r0
 800d9e0:	2b04      	cmp	r3, #4
 800d9e2:	d103      	bne.n	800d9ec <_printf_common+0x74>
 800d9e4:	1a8d      	subs	r5, r1, r2
 800d9e6:	43eb      	mvns	r3, r5
 800d9e8:	17db      	asrs	r3, r3, #31
 800d9ea:	401d      	ands	r5, r3
 800d9ec:	68a3      	ldr	r3, [r4, #8]
 800d9ee:	6922      	ldr	r2, [r4, #16]
 800d9f0:	4293      	cmp	r3, r2
 800d9f2:	dd01      	ble.n	800d9f8 <_printf_common+0x80>
 800d9f4:	1a9b      	subs	r3, r3, r2
 800d9f6:	18ed      	adds	r5, r5, r3
 800d9f8:	2700      	movs	r7, #0
 800d9fa:	42bd      	cmp	r5, r7
 800d9fc:	d120      	bne.n	800da40 <_printf_common+0xc8>
 800d9fe:	2000      	movs	r0, #0
 800da00:	e010      	b.n	800da24 <_printf_common+0xac>
 800da02:	3701      	adds	r7, #1
 800da04:	68e3      	ldr	r3, [r4, #12]
 800da06:	682a      	ldr	r2, [r5, #0]
 800da08:	1a9b      	subs	r3, r3, r2
 800da0a:	42bb      	cmp	r3, r7
 800da0c:	ddd2      	ble.n	800d9b4 <_printf_common+0x3c>
 800da0e:	0022      	movs	r2, r4
 800da10:	2301      	movs	r3, #1
 800da12:	9901      	ldr	r1, [sp, #4]
 800da14:	9800      	ldr	r0, [sp, #0]
 800da16:	9e08      	ldr	r6, [sp, #32]
 800da18:	3219      	adds	r2, #25
 800da1a:	47b0      	blx	r6
 800da1c:	1c43      	adds	r3, r0, #1
 800da1e:	d1f0      	bne.n	800da02 <_printf_common+0x8a>
 800da20:	2001      	movs	r0, #1
 800da22:	4240      	negs	r0, r0
 800da24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800da26:	2030      	movs	r0, #48	; 0x30
 800da28:	18e1      	adds	r1, r4, r3
 800da2a:	3143      	adds	r1, #67	; 0x43
 800da2c:	7008      	strb	r0, [r1, #0]
 800da2e:	0021      	movs	r1, r4
 800da30:	1c5a      	adds	r2, r3, #1
 800da32:	3145      	adds	r1, #69	; 0x45
 800da34:	7809      	ldrb	r1, [r1, #0]
 800da36:	18a2      	adds	r2, r4, r2
 800da38:	3243      	adds	r2, #67	; 0x43
 800da3a:	3302      	adds	r3, #2
 800da3c:	7011      	strb	r1, [r2, #0]
 800da3e:	e7c1      	b.n	800d9c4 <_printf_common+0x4c>
 800da40:	0022      	movs	r2, r4
 800da42:	2301      	movs	r3, #1
 800da44:	9901      	ldr	r1, [sp, #4]
 800da46:	9800      	ldr	r0, [sp, #0]
 800da48:	9e08      	ldr	r6, [sp, #32]
 800da4a:	321a      	adds	r2, #26
 800da4c:	47b0      	blx	r6
 800da4e:	1c43      	adds	r3, r0, #1
 800da50:	d0e6      	beq.n	800da20 <_printf_common+0xa8>
 800da52:	3701      	adds	r7, #1
 800da54:	e7d1      	b.n	800d9fa <_printf_common+0x82>
	...

0800da58 <_printf_i>:
 800da58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da5a:	b08b      	sub	sp, #44	; 0x2c
 800da5c:	9206      	str	r2, [sp, #24]
 800da5e:	000a      	movs	r2, r1
 800da60:	3243      	adds	r2, #67	; 0x43
 800da62:	9307      	str	r3, [sp, #28]
 800da64:	9005      	str	r0, [sp, #20]
 800da66:	9204      	str	r2, [sp, #16]
 800da68:	7e0a      	ldrb	r2, [r1, #24]
 800da6a:	000c      	movs	r4, r1
 800da6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da6e:	2a78      	cmp	r2, #120	; 0x78
 800da70:	d806      	bhi.n	800da80 <_printf_i+0x28>
 800da72:	2a62      	cmp	r2, #98	; 0x62
 800da74:	d808      	bhi.n	800da88 <_printf_i+0x30>
 800da76:	2a00      	cmp	r2, #0
 800da78:	d100      	bne.n	800da7c <_printf_i+0x24>
 800da7a:	e0c0      	b.n	800dbfe <_printf_i+0x1a6>
 800da7c:	2a58      	cmp	r2, #88	; 0x58
 800da7e:	d052      	beq.n	800db26 <_printf_i+0xce>
 800da80:	0026      	movs	r6, r4
 800da82:	3642      	adds	r6, #66	; 0x42
 800da84:	7032      	strb	r2, [r6, #0]
 800da86:	e022      	b.n	800dace <_printf_i+0x76>
 800da88:	0010      	movs	r0, r2
 800da8a:	3863      	subs	r0, #99	; 0x63
 800da8c:	2815      	cmp	r0, #21
 800da8e:	d8f7      	bhi.n	800da80 <_printf_i+0x28>
 800da90:	f7f2 fb42 	bl	8000118 <__gnu_thumb1_case_shi>
 800da94:	001f0016 	.word	0x001f0016
 800da98:	fff6fff6 	.word	0xfff6fff6
 800da9c:	fff6fff6 	.word	0xfff6fff6
 800daa0:	fff6001f 	.word	0xfff6001f
 800daa4:	fff6fff6 	.word	0xfff6fff6
 800daa8:	00a8fff6 	.word	0x00a8fff6
 800daac:	009a0036 	.word	0x009a0036
 800dab0:	fff6fff6 	.word	0xfff6fff6
 800dab4:	fff600b9 	.word	0xfff600b9
 800dab8:	fff60036 	.word	0xfff60036
 800dabc:	009efff6 	.word	0x009efff6
 800dac0:	0026      	movs	r6, r4
 800dac2:	681a      	ldr	r2, [r3, #0]
 800dac4:	3642      	adds	r6, #66	; 0x42
 800dac6:	1d11      	adds	r1, r2, #4
 800dac8:	6019      	str	r1, [r3, #0]
 800daca:	6813      	ldr	r3, [r2, #0]
 800dacc:	7033      	strb	r3, [r6, #0]
 800dace:	2301      	movs	r3, #1
 800dad0:	e0a7      	b.n	800dc22 <_printf_i+0x1ca>
 800dad2:	6808      	ldr	r0, [r1, #0]
 800dad4:	6819      	ldr	r1, [r3, #0]
 800dad6:	1d0a      	adds	r2, r1, #4
 800dad8:	0605      	lsls	r5, r0, #24
 800dada:	d50b      	bpl.n	800daf4 <_printf_i+0x9c>
 800dadc:	680d      	ldr	r5, [r1, #0]
 800dade:	601a      	str	r2, [r3, #0]
 800dae0:	2d00      	cmp	r5, #0
 800dae2:	da03      	bge.n	800daec <_printf_i+0x94>
 800dae4:	232d      	movs	r3, #45	; 0x2d
 800dae6:	9a04      	ldr	r2, [sp, #16]
 800dae8:	426d      	negs	r5, r5
 800daea:	7013      	strb	r3, [r2, #0]
 800daec:	4b61      	ldr	r3, [pc, #388]	; (800dc74 <_printf_i+0x21c>)
 800daee:	270a      	movs	r7, #10
 800daf0:	9303      	str	r3, [sp, #12]
 800daf2:	e032      	b.n	800db5a <_printf_i+0x102>
 800daf4:	680d      	ldr	r5, [r1, #0]
 800daf6:	601a      	str	r2, [r3, #0]
 800daf8:	0641      	lsls	r1, r0, #25
 800dafa:	d5f1      	bpl.n	800dae0 <_printf_i+0x88>
 800dafc:	b22d      	sxth	r5, r5
 800dafe:	e7ef      	b.n	800dae0 <_printf_i+0x88>
 800db00:	680d      	ldr	r5, [r1, #0]
 800db02:	6819      	ldr	r1, [r3, #0]
 800db04:	1d08      	adds	r0, r1, #4
 800db06:	6018      	str	r0, [r3, #0]
 800db08:	062e      	lsls	r6, r5, #24
 800db0a:	d501      	bpl.n	800db10 <_printf_i+0xb8>
 800db0c:	680d      	ldr	r5, [r1, #0]
 800db0e:	e003      	b.n	800db18 <_printf_i+0xc0>
 800db10:	066d      	lsls	r5, r5, #25
 800db12:	d5fb      	bpl.n	800db0c <_printf_i+0xb4>
 800db14:	680d      	ldr	r5, [r1, #0]
 800db16:	b2ad      	uxth	r5, r5
 800db18:	4b56      	ldr	r3, [pc, #344]	; (800dc74 <_printf_i+0x21c>)
 800db1a:	270a      	movs	r7, #10
 800db1c:	9303      	str	r3, [sp, #12]
 800db1e:	2a6f      	cmp	r2, #111	; 0x6f
 800db20:	d117      	bne.n	800db52 <_printf_i+0xfa>
 800db22:	2708      	movs	r7, #8
 800db24:	e015      	b.n	800db52 <_printf_i+0xfa>
 800db26:	3145      	adds	r1, #69	; 0x45
 800db28:	700a      	strb	r2, [r1, #0]
 800db2a:	4a52      	ldr	r2, [pc, #328]	; (800dc74 <_printf_i+0x21c>)
 800db2c:	9203      	str	r2, [sp, #12]
 800db2e:	681a      	ldr	r2, [r3, #0]
 800db30:	6821      	ldr	r1, [r4, #0]
 800db32:	ca20      	ldmia	r2!, {r5}
 800db34:	601a      	str	r2, [r3, #0]
 800db36:	0608      	lsls	r0, r1, #24
 800db38:	d550      	bpl.n	800dbdc <_printf_i+0x184>
 800db3a:	07cb      	lsls	r3, r1, #31
 800db3c:	d502      	bpl.n	800db44 <_printf_i+0xec>
 800db3e:	2320      	movs	r3, #32
 800db40:	4319      	orrs	r1, r3
 800db42:	6021      	str	r1, [r4, #0]
 800db44:	2710      	movs	r7, #16
 800db46:	2d00      	cmp	r5, #0
 800db48:	d103      	bne.n	800db52 <_printf_i+0xfa>
 800db4a:	2320      	movs	r3, #32
 800db4c:	6822      	ldr	r2, [r4, #0]
 800db4e:	439a      	bics	r2, r3
 800db50:	6022      	str	r2, [r4, #0]
 800db52:	0023      	movs	r3, r4
 800db54:	2200      	movs	r2, #0
 800db56:	3343      	adds	r3, #67	; 0x43
 800db58:	701a      	strb	r2, [r3, #0]
 800db5a:	6863      	ldr	r3, [r4, #4]
 800db5c:	60a3      	str	r3, [r4, #8]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	db03      	blt.n	800db6a <_printf_i+0x112>
 800db62:	2204      	movs	r2, #4
 800db64:	6821      	ldr	r1, [r4, #0]
 800db66:	4391      	bics	r1, r2
 800db68:	6021      	str	r1, [r4, #0]
 800db6a:	2d00      	cmp	r5, #0
 800db6c:	d102      	bne.n	800db74 <_printf_i+0x11c>
 800db6e:	9e04      	ldr	r6, [sp, #16]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d00c      	beq.n	800db8e <_printf_i+0x136>
 800db74:	9e04      	ldr	r6, [sp, #16]
 800db76:	0028      	movs	r0, r5
 800db78:	0039      	movs	r1, r7
 800db7a:	f7f2 fb5d 	bl	8000238 <__aeabi_uidivmod>
 800db7e:	9b03      	ldr	r3, [sp, #12]
 800db80:	3e01      	subs	r6, #1
 800db82:	5c5b      	ldrb	r3, [r3, r1]
 800db84:	7033      	strb	r3, [r6, #0]
 800db86:	002b      	movs	r3, r5
 800db88:	0005      	movs	r5, r0
 800db8a:	429f      	cmp	r7, r3
 800db8c:	d9f3      	bls.n	800db76 <_printf_i+0x11e>
 800db8e:	2f08      	cmp	r7, #8
 800db90:	d109      	bne.n	800dba6 <_printf_i+0x14e>
 800db92:	6823      	ldr	r3, [r4, #0]
 800db94:	07db      	lsls	r3, r3, #31
 800db96:	d506      	bpl.n	800dba6 <_printf_i+0x14e>
 800db98:	6863      	ldr	r3, [r4, #4]
 800db9a:	6922      	ldr	r2, [r4, #16]
 800db9c:	4293      	cmp	r3, r2
 800db9e:	dc02      	bgt.n	800dba6 <_printf_i+0x14e>
 800dba0:	2330      	movs	r3, #48	; 0x30
 800dba2:	3e01      	subs	r6, #1
 800dba4:	7033      	strb	r3, [r6, #0]
 800dba6:	9b04      	ldr	r3, [sp, #16]
 800dba8:	1b9b      	subs	r3, r3, r6
 800dbaa:	6123      	str	r3, [r4, #16]
 800dbac:	9b07      	ldr	r3, [sp, #28]
 800dbae:	0021      	movs	r1, r4
 800dbb0:	9300      	str	r3, [sp, #0]
 800dbb2:	9805      	ldr	r0, [sp, #20]
 800dbb4:	9b06      	ldr	r3, [sp, #24]
 800dbb6:	aa09      	add	r2, sp, #36	; 0x24
 800dbb8:	f7ff fede 	bl	800d978 <_printf_common>
 800dbbc:	1c43      	adds	r3, r0, #1
 800dbbe:	d135      	bne.n	800dc2c <_printf_i+0x1d4>
 800dbc0:	2001      	movs	r0, #1
 800dbc2:	4240      	negs	r0, r0
 800dbc4:	b00b      	add	sp, #44	; 0x2c
 800dbc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbc8:	2220      	movs	r2, #32
 800dbca:	6809      	ldr	r1, [r1, #0]
 800dbcc:	430a      	orrs	r2, r1
 800dbce:	6022      	str	r2, [r4, #0]
 800dbd0:	0022      	movs	r2, r4
 800dbd2:	2178      	movs	r1, #120	; 0x78
 800dbd4:	3245      	adds	r2, #69	; 0x45
 800dbd6:	7011      	strb	r1, [r2, #0]
 800dbd8:	4a27      	ldr	r2, [pc, #156]	; (800dc78 <_printf_i+0x220>)
 800dbda:	e7a7      	b.n	800db2c <_printf_i+0xd4>
 800dbdc:	0648      	lsls	r0, r1, #25
 800dbde:	d5ac      	bpl.n	800db3a <_printf_i+0xe2>
 800dbe0:	b2ad      	uxth	r5, r5
 800dbe2:	e7aa      	b.n	800db3a <_printf_i+0xe2>
 800dbe4:	681a      	ldr	r2, [r3, #0]
 800dbe6:	680d      	ldr	r5, [r1, #0]
 800dbe8:	1d10      	adds	r0, r2, #4
 800dbea:	6949      	ldr	r1, [r1, #20]
 800dbec:	6018      	str	r0, [r3, #0]
 800dbee:	6813      	ldr	r3, [r2, #0]
 800dbf0:	062e      	lsls	r6, r5, #24
 800dbf2:	d501      	bpl.n	800dbf8 <_printf_i+0x1a0>
 800dbf4:	6019      	str	r1, [r3, #0]
 800dbf6:	e002      	b.n	800dbfe <_printf_i+0x1a6>
 800dbf8:	066d      	lsls	r5, r5, #25
 800dbfa:	d5fb      	bpl.n	800dbf4 <_printf_i+0x19c>
 800dbfc:	8019      	strh	r1, [r3, #0]
 800dbfe:	2300      	movs	r3, #0
 800dc00:	9e04      	ldr	r6, [sp, #16]
 800dc02:	6123      	str	r3, [r4, #16]
 800dc04:	e7d2      	b.n	800dbac <_printf_i+0x154>
 800dc06:	681a      	ldr	r2, [r3, #0]
 800dc08:	1d11      	adds	r1, r2, #4
 800dc0a:	6019      	str	r1, [r3, #0]
 800dc0c:	6816      	ldr	r6, [r2, #0]
 800dc0e:	2100      	movs	r1, #0
 800dc10:	0030      	movs	r0, r6
 800dc12:	6862      	ldr	r2, [r4, #4]
 800dc14:	f000 f834 	bl	800dc80 <memchr>
 800dc18:	2800      	cmp	r0, #0
 800dc1a:	d001      	beq.n	800dc20 <_printf_i+0x1c8>
 800dc1c:	1b80      	subs	r0, r0, r6
 800dc1e:	6060      	str	r0, [r4, #4]
 800dc20:	6863      	ldr	r3, [r4, #4]
 800dc22:	6123      	str	r3, [r4, #16]
 800dc24:	2300      	movs	r3, #0
 800dc26:	9a04      	ldr	r2, [sp, #16]
 800dc28:	7013      	strb	r3, [r2, #0]
 800dc2a:	e7bf      	b.n	800dbac <_printf_i+0x154>
 800dc2c:	6923      	ldr	r3, [r4, #16]
 800dc2e:	0032      	movs	r2, r6
 800dc30:	9906      	ldr	r1, [sp, #24]
 800dc32:	9805      	ldr	r0, [sp, #20]
 800dc34:	9d07      	ldr	r5, [sp, #28]
 800dc36:	47a8      	blx	r5
 800dc38:	1c43      	adds	r3, r0, #1
 800dc3a:	d0c1      	beq.n	800dbc0 <_printf_i+0x168>
 800dc3c:	6823      	ldr	r3, [r4, #0]
 800dc3e:	079b      	lsls	r3, r3, #30
 800dc40:	d415      	bmi.n	800dc6e <_printf_i+0x216>
 800dc42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc44:	68e0      	ldr	r0, [r4, #12]
 800dc46:	4298      	cmp	r0, r3
 800dc48:	dabc      	bge.n	800dbc4 <_printf_i+0x16c>
 800dc4a:	0018      	movs	r0, r3
 800dc4c:	e7ba      	b.n	800dbc4 <_printf_i+0x16c>
 800dc4e:	0022      	movs	r2, r4
 800dc50:	2301      	movs	r3, #1
 800dc52:	9906      	ldr	r1, [sp, #24]
 800dc54:	9805      	ldr	r0, [sp, #20]
 800dc56:	9e07      	ldr	r6, [sp, #28]
 800dc58:	3219      	adds	r2, #25
 800dc5a:	47b0      	blx	r6
 800dc5c:	1c43      	adds	r3, r0, #1
 800dc5e:	d0af      	beq.n	800dbc0 <_printf_i+0x168>
 800dc60:	3501      	adds	r5, #1
 800dc62:	68e3      	ldr	r3, [r4, #12]
 800dc64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc66:	1a9b      	subs	r3, r3, r2
 800dc68:	42ab      	cmp	r3, r5
 800dc6a:	dcf0      	bgt.n	800dc4e <_printf_i+0x1f6>
 800dc6c:	e7e9      	b.n	800dc42 <_printf_i+0x1ea>
 800dc6e:	2500      	movs	r5, #0
 800dc70:	e7f7      	b.n	800dc62 <_printf_i+0x20a>
 800dc72:	46c0      	nop			; (mov r8, r8)
 800dc74:	0800e069 	.word	0x0800e069
 800dc78:	0800e07a 	.word	0x0800e07a

0800dc7c <__retarget_lock_acquire_recursive>:
 800dc7c:	4770      	bx	lr

0800dc7e <__retarget_lock_release_recursive>:
 800dc7e:	4770      	bx	lr

0800dc80 <memchr>:
 800dc80:	b2c9      	uxtb	r1, r1
 800dc82:	1882      	adds	r2, r0, r2
 800dc84:	4290      	cmp	r0, r2
 800dc86:	d101      	bne.n	800dc8c <memchr+0xc>
 800dc88:	2000      	movs	r0, #0
 800dc8a:	4770      	bx	lr
 800dc8c:	7803      	ldrb	r3, [r0, #0]
 800dc8e:	428b      	cmp	r3, r1
 800dc90:	d0fb      	beq.n	800dc8a <memchr+0xa>
 800dc92:	3001      	adds	r0, #1
 800dc94:	e7f6      	b.n	800dc84 <memchr+0x4>

0800dc96 <memmove>:
 800dc96:	b510      	push	{r4, lr}
 800dc98:	4288      	cmp	r0, r1
 800dc9a:	d902      	bls.n	800dca2 <memmove+0xc>
 800dc9c:	188b      	adds	r3, r1, r2
 800dc9e:	4298      	cmp	r0, r3
 800dca0:	d303      	bcc.n	800dcaa <memmove+0x14>
 800dca2:	2300      	movs	r3, #0
 800dca4:	e007      	b.n	800dcb6 <memmove+0x20>
 800dca6:	5c8b      	ldrb	r3, [r1, r2]
 800dca8:	5483      	strb	r3, [r0, r2]
 800dcaa:	3a01      	subs	r2, #1
 800dcac:	d2fb      	bcs.n	800dca6 <memmove+0x10>
 800dcae:	bd10      	pop	{r4, pc}
 800dcb0:	5ccc      	ldrb	r4, [r1, r3]
 800dcb2:	54c4      	strb	r4, [r0, r3]
 800dcb4:	3301      	adds	r3, #1
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d1fa      	bne.n	800dcb0 <memmove+0x1a>
 800dcba:	e7f8      	b.n	800dcae <memmove+0x18>

0800dcbc <_realloc_r>:
 800dcbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcbe:	0007      	movs	r7, r0
 800dcc0:	000d      	movs	r5, r1
 800dcc2:	0016      	movs	r6, r2
 800dcc4:	2900      	cmp	r1, #0
 800dcc6:	d105      	bne.n	800dcd4 <_realloc_r+0x18>
 800dcc8:	0011      	movs	r1, r2
 800dcca:	f7ff fc53 	bl	800d574 <_malloc_r>
 800dcce:	0004      	movs	r4, r0
 800dcd0:	0020      	movs	r0, r4
 800dcd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcd4:	2a00      	cmp	r2, #0
 800dcd6:	d103      	bne.n	800dce0 <_realloc_r+0x24>
 800dcd8:	f7ff fc02 	bl	800d4e0 <_free_r>
 800dcdc:	0034      	movs	r4, r6
 800dcde:	e7f7      	b.n	800dcd0 <_realloc_r+0x14>
 800dce0:	f000 f812 	bl	800dd08 <_malloc_usable_size_r>
 800dce4:	002c      	movs	r4, r5
 800dce6:	42b0      	cmp	r0, r6
 800dce8:	d2f2      	bcs.n	800dcd0 <_realloc_r+0x14>
 800dcea:	0031      	movs	r1, r6
 800dcec:	0038      	movs	r0, r7
 800dcee:	f7ff fc41 	bl	800d574 <_malloc_r>
 800dcf2:	1e04      	subs	r4, r0, #0
 800dcf4:	d0ec      	beq.n	800dcd0 <_realloc_r+0x14>
 800dcf6:	0029      	movs	r1, r5
 800dcf8:	0032      	movs	r2, r6
 800dcfa:	f7ff fbdf 	bl	800d4bc <memcpy>
 800dcfe:	0029      	movs	r1, r5
 800dd00:	0038      	movs	r0, r7
 800dd02:	f7ff fbed 	bl	800d4e0 <_free_r>
 800dd06:	e7e3      	b.n	800dcd0 <_realloc_r+0x14>

0800dd08 <_malloc_usable_size_r>:
 800dd08:	1f0b      	subs	r3, r1, #4
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	1f18      	subs	r0, r3, #4
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	da01      	bge.n	800dd16 <_malloc_usable_size_r+0xe>
 800dd12:	580b      	ldr	r3, [r1, r0]
 800dd14:	18c0      	adds	r0, r0, r3
 800dd16:	4770      	bx	lr

0800dd18 <_init>:
 800dd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd1a:	46c0      	nop			; (mov r8, r8)
 800dd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd1e:	bc08      	pop	{r3}
 800dd20:	469e      	mov	lr, r3
 800dd22:	4770      	bx	lr

0800dd24 <_fini>:
 800dd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd26:	46c0      	nop			; (mov r8, r8)
 800dd28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd2a:	bc08      	pop	{r3}
 800dd2c:	469e      	mov	lr, r3
 800dd2e:	4770      	bx	lr
