module mux21_tb(a, b, sel, out);
	reg [31:0] out;
	wire [31:0] a, b;
	wire []

endmodule
