// Seed: 3774069842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6(
      .id_0(1), .id_1(id_5), .id_2(id_5), .id_3(1 + 1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_12,
    input uwire id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10
);
  wire id_13;
  assign id_9 = 1'b0 == 1;
  module_0(
      id_12, id_12, id_13, id_13, id_12
  );
endmodule
