13:43:52 INFO  : Registering command handlers for SDK TCF services
13:43:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\temp_xsdb_launch_script.tcl
13:43:54 INFO  : XSCT server has started successfully.
13:43:55 INFO  : Successfully done setting XSCT server connection channel  
13:43:55 INFO  : Successfully done setting SDK workspace  
13:43:55 INFO  : Processing command line option -hwspec C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
13:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:44:44 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:48:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\temp_xsdb_launch_script.tcl
13:48:15 INFO  : XSCT server has started successfully.
13:48:15 INFO  : Successfully done setting XSCT server connection channel  
13:48:17 INFO  : Successfully done setting SDK workspace  
13:48:18 INFO  : Registering command handlers for SDK TCF services
13:48:19 INFO  : Processing command line option -hwspec C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
13:48:19 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:48:32 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:50:45 INFO  : BSP Project P/fsbl_bsp has been successfully migrated.
13:50:46 INFO  : BSP Project P/pcam_vdma_hdmi_bsp has been successfully migrated.
13:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:53:40 INFO  : 'fpga -state' command is executed.
13:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
13:53:40 INFO  : 'jtag frequency' command is executed.
13:53:40 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:40 INFO  : Context for 'APU' is selected.
13:53:40 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:53:40 INFO  : Context for 'APU' is selected.
13:53:40 INFO  : 'stop' command is executed.
13:53:40 INFO  : 'ps7_init' command is executed.
13:53:40 INFO  : 'ps7_post_config' command is executed.
13:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:42 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

13:53:42 INFO  : Memory regions updated for context APU
13:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:42 INFO  : 'con' command is executed.
13:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

13:53:42 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
13:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:55:31 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:55:41 INFO  : Disconnected from the channel tcfchan#1.
13:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:55:42 INFO  : 'fpga -state' command is executed.
13:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
13:55:42 INFO  : 'jtag frequency' command is executed.
13:55:42 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:42 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:55:44 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : 'stop' command is executed.
13:55:44 INFO  : 'ps7_init' command is executed.
13:55:44 INFO  : 'ps7_post_config' command is executed.
13:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:46 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

13:55:46 INFO  : Memory regions updated for context APU
13:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:46 INFO  : 'con' command is executed.
13:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

13:55:46 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
13:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:57:18 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:57:27 INFO  : Disconnected from the channel tcfchan#2.
13:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:57:28 INFO  : 'fpga -state' command is executed.
13:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
13:57:29 INFO  : 'jtag frequency' command is executed.
13:57:29 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:29 INFO  : Context for 'APU' is selected.
13:57:30 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:57:30 INFO  : Context for 'APU' is selected.
13:57:31 INFO  : 'stop' command is executed.
13:57:31 INFO  : 'ps7_init' command is executed.
13:57:31 INFO  : 'ps7_post_config' command is executed.
13:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:33 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

13:57:33 INFO  : Memory regions updated for context APU
13:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:33 INFO  : 'con' command is executed.
13:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

13:57:33 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
13:58:03 INFO  : Disconnected from the channel tcfchan#3.
13:58:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\temp_xsdb_launch_script.tcl
13:58:16 INFO  : XSCT server has started successfully.
13:58:16 INFO  : Successfully done setting XSCT server connection channel  
13:58:17 INFO  : Successfully done setting SDK workspace  
13:58:18 INFO  : Registering command handlers for SDK TCF services
13:58:19 INFO  : Processing command line option -hwspec C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
13:58:19 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:58:56 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
13:59:03 INFO  : 'fpga -state' command is executed.
13:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
13:59:04 INFO  : 'jtag frequency' command is executed.
13:59:04 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:04 INFO  : Context for 'APU' is selected.
13:59:04 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:59:04 INFO  : Context for 'APU' is selected.
13:59:04 INFO  : 'stop' command is executed.
13:59:04 INFO  : 'ps7_init' command is executed.
13:59:04 INFO  : 'ps7_post_config' command is executed.
13:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:06 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

13:59:06 INFO  : Memory regions updated for context APU
13:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:06 INFO  : 'con' command is executed.
13:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

13:59:06 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
13:59:51 INFO  : Disconnected from the channel tcfchan#1.
14:00:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\temp_xsdb_launch_script.tcl
14:00:23 INFO  : XSCT server has started successfully.
14:00:23 INFO  : Successfully done setting XSCT server connection channel  
14:00:25 INFO  : Successfully done setting SDK workspace  
14:00:26 INFO  : Registering command handlers for SDK TCF services
14:00:27 INFO  : Processing command line option -hwspec C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
14:00:27 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:00:49 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Elf file associated with target


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:00:58 INFO  : 'fpga -state' command is executed.
14:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:00:58 INFO  : 'jtag frequency' command is executed.
14:00:58 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:58 INFO  : Context for 'APU' is selected.
14:00:58 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:00:58 INFO  : Context for 'APU' is selected.
14:00:58 INFO  : 'stop' command is executed.
14:00:58 INFO  : 'ps7_init' command is executed.
14:00:58 INFO  : 'ps7_post_config' command is executed.
14:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:00 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:01:00 INFO  : Memory regions updated for context APU
14:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:00 INFO  : 'con' command is executed.
14:01:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:01:00 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:02:23 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:02:43 INFO  : Disconnected from the channel tcfchan#1.
14:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:02:45 INFO  : 'fpga -state' command is executed.
14:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:02:45 INFO  : 'jtag frequency' command is executed.
14:02:45 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:45 INFO  : Context for 'APU' is selected.
14:02:46 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:02:47 INFO  : Context for 'APU' is selected.
14:02:47 INFO  : 'stop' command is executed.
14:02:47 INFO  : 'ps7_init' command is executed.
14:02:47 INFO  : 'ps7_post_config' command is executed.
14:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:49 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:02:49 INFO  : Memory regions updated for context APU
14:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:49 INFO  : 'con' command is executed.
14:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:02:49 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:03:35 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:04:03 INFO  : Disconnected from the channel tcfchan#2.
14:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:04:04 INFO  : 'fpga -state' command is executed.
14:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:04:04 INFO  : 'jtag frequency' command is executed.
14:04:04 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:04 INFO  : Context for 'APU' is selected.
14:04:06 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:04:06 INFO  : Context for 'APU' is selected.
14:04:06 INFO  : 'stop' command is executed.
14:04:06 INFO  : 'ps7_init' command is executed.
14:04:06 INFO  : 'ps7_post_config' command is executed.
14:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:08 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:04:08 INFO  : Memory regions updated for context APU
14:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:08 INFO  : 'con' command is executed.
14:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:04:08 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:31:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640269837482,  Project:1640263188019
15:31:03 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:31:51 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:32:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:32:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

15:32:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

15:32:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

15:32:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

15:32:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

15:32:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

15:32:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

15:32:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

15:32:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

15:32:03 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:32:03 ERROR : Error updating BSP project MSS files.
15:32:04 INFO  : Updating hardware inferred compiler options for fsbl.
15:32:05 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
15:32:05 INFO  : Clearing existing target manager status.
15:32:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:32:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:33:41 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:33:50 INFO  : Disconnected from the channel tcfchan#3.
15:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:33:51 INFO  : 'fpga -state' command is executed.
15:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:33:51 INFO  : 'jtag frequency' command is executed.
15:33:51 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:51 INFO  : Context for 'APU' is selected.
15:33:51 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:51 INFO  : Context for 'APU' is selected.
15:33:51 INFO  : 'stop' command is executed.
15:33:52 INFO  : 'ps7_init' command is executed.
15:33:52 INFO  : 'ps7_post_config' command is executed.
15:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:54 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:33:54 INFO  : Memory regions updated for context APU
15:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:54 INFO  : 'con' command is executed.
15:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:33:54 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:51:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640271026569,  Project:1640269837482
15:51:28 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:51:35 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:51:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

15:51:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

15:51:40 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:51:40 ERROR : Error updating BSP project MSS files.
15:51:41 INFO  : Updating hardware inferred compiler options for fsbl.
15:51:42 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
15:51:42 INFO  : Clearing existing target manager status.
15:51:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:51:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:53:28 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:53:35 INFO  : Disconnected from the channel tcfchan#4.
15:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:53:36 INFO  : 'fpga -state' command is executed.
15:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:53:36 INFO  : 'jtag frequency' command is executed.
15:53:36 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:36 INFO  : Context for 'APU' is selected.
15:53:36 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:53:36 INFO  : Context for 'APU' is selected.
15:53:36 INFO  : 'stop' command is executed.
15:53:37 INFO  : 'ps7_init' command is executed.
15:53:37 INFO  : 'ps7_post_config' command is executed.
15:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:53:39 INFO  : Memory regions updated for context APU
15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : 'con' command is executed.
15:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:53:39 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:03:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640271611916,  Project:1640271026569
16:03:30 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:31 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:03:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

16:03:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

16:03:36 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:03:36 ERROR : Error updating BSP project MSS files.
16:03:37 INFO  : Updating hardware inferred compiler options for fsbl.
16:03:38 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:03:38 INFO  : Clearing existing target manager status.
16:03:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:03:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:07:02 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:07:11 INFO  : Disconnected from the channel tcfchan#5.
16:07:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:07:13 INFO  : 'fpga -state' command is executed.
16:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:07:13 INFO  : 'jtag frequency' command is executed.
16:07:13 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:13 INFO  : Context for 'APU' is selected.
16:07:13 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:07:13 INFO  : Context for 'APU' is selected.
16:07:13 INFO  : 'stop' command is executed.
16:07:14 INFO  : 'ps7_init' command is executed.
16:07:14 INFO  : 'ps7_post_config' command is executed.
16:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:16 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:07:16 INFO  : Memory regions updated for context APU
16:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:16 INFO  : 'con' command is executed.
16:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:07:16 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:14:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640272335715,  Project:1640271611916
16:14:25 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:14:26 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:14:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

16:14:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

16:14:31 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:14:31 ERROR : Error updating BSP project MSS files.
16:14:32 INFO  : Updating hardware inferred compiler options for fsbl.
16:14:33 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:14:33 INFO  : Clearing existing target manager status.
16:14:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:14:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:15:51 INFO  : Disconnected from the channel tcfchan#6.
16:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:15:52 INFO  : 'fpga -state' command is executed.
16:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:15:53 INFO  : 'jtag frequency' command is executed.
16:15:53 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:53 INFO  : Context for 'APU' is selected.
16:15:53 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:15:53 INFO  : Context for 'APU' is selected.
16:15:53 INFO  : 'stop' command is executed.
16:15:53 INFO  : 'ps7_init' command is executed.
16:15:53 INFO  : 'ps7_post_config' command is executed.
16:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:55 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:15:55 INFO  : Memory regions updated for context APU
16:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:55 INFO  : 'con' command is executed.
16:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:15:55 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:15:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:16:01 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:16:10 INFO  : Disconnected from the channel tcfchan#7.
16:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:16:11 INFO  : 'fpga -state' command is executed.
16:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:16:11 INFO  : 'jtag frequency' command is executed.
16:16:11 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:11 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:16:11 INFO  : Context for 'APU' is selected.
16:16:12 INFO  : 'stop' command is executed.
16:16:12 INFO  : 'ps7_init' command is executed.
16:16:12 INFO  : 'ps7_post_config' command is executed.
16:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:14 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:16:14 INFO  : Memory regions updated for context APU
16:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:14 INFO  : 'con' command is executed.
16:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:16:14 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:25:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640273103147,  Project:1640272335715
16:25:15 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:25:16 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:25:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

16:25:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

16:25:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

16:25:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

16:25:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

16:25:21 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:25:21 ERROR : Error updating BSP project MSS files.
16:25:21 INFO  : Updating hardware inferred compiler options for fsbl.
16:25:22 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:25:22 INFO  : Clearing existing target manager status.
16:25:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:25:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:26:36 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:26:42 INFO  : Disconnected from the channel tcfchan#8.
16:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:26:44 INFO  : 'fpga -state' command is executed.
16:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:26:44 INFO  : 'jtag frequency' command is executed.
16:26:44 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:44 INFO  : Context for 'APU' is selected.
16:26:44 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:26:44 INFO  : Context for 'APU' is selected.
16:26:44 INFO  : 'stop' command is executed.
16:26:45 INFO  : 'ps7_init' command is executed.
16:26:45 INFO  : 'ps7_post_config' command is executed.
16:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:47 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:26:47 INFO  : Memory regions updated for context APU
16:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:47 INFO  : 'con' command is executed.
16:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:26:47 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:32:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640273532386,  Project:1640273103147
16:32:36 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:32:37 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:32:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:32:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

16:32:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

16:32:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

16:32:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

16:32:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

16:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

16:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

16:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

16:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

16:32:42 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:32:42 ERROR : Error updating BSP project MSS files.
16:32:43 INFO  : Updating hardware inferred compiler options for fsbl.
16:32:43 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:32:43 INFO  : Clearing existing target manager status.
16:32:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:32:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:34:17 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:35:43 INFO  : Disconnected from the channel tcfchan#9.
16:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:35:44 INFO  : 'fpga -state' command is executed.
16:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:35:44 INFO  : 'jtag frequency' command is executed.
16:35:44 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:44 INFO  : Context for 'APU' is selected.
16:35:44 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:35:44 INFO  : Context for 'APU' is selected.
16:35:44 INFO  : 'stop' command is executed.
16:35:45 INFO  : 'ps7_init' command is executed.
16:35:45 INFO  : 'ps7_post_config' command is executed.
16:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:48 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:35:48 INFO  : Memory regions updated for context APU
16:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:48 INFO  : 'con' command is executed.
16:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:35:48 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
17:07:32 INFO  : Disconnected from the channel tcfchan#10.
17:07:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:08:28 INFO  : Registering command handlers for SDK TCF services
17:08:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\temp_xsdb_launch_script.tcl
17:08:30 INFO  : XSCT server has started successfully.
17:08:30 INFO  : Successfully done setting XSCT server connection channel  
17:08:31 INFO  : Successfully done setting SDK workspace  
17:08:31 INFO  : Processing command line option -hwspec C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
17:08:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
17:08:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640794000790,  Project:1640273532386
17:08:33 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
17:08:33 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
17:08:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:08:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

17:08:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

17:08:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

17:08:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

17:08:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

17:08:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

17:08:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

17:08:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

17:08:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

17:08:38 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

17:08:38 ERROR : Error updating BSP project MSS files.
17:08:39 INFO  : Updating hardware inferred compiler options for fsbl.
17:08:40 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
17:08:40 INFO  : Clearing existing target manager status.
17:08:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:08:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
17:20:40 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
17:20:47 INFO  : 'fpga -state' command is executed.
17:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
17:20:47 INFO  : 'jtag frequency' command is executed.
17:20:47 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:47 INFO  : Context for 'APU' is selected.
17:20:47 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:20:47 INFO  : Context for 'APU' is selected.
17:20:47 INFO  : 'stop' command is executed.
17:20:47 INFO  : 'ps7_init' command is executed.
17:20:47 INFO  : 'ps7_post_config' command is executed.
17:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

17:20:49 INFO  : Memory regions updated for context APU
17:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : 'con' command is executed.
17:20:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

17:20:49 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
17:43:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640796102485,  Project:1640794000790
17:43:26 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:43:59 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
17:44:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:44:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

17:44:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

17:44:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

17:44:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

17:44:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

17:44:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

17:44:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

17:44:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

17:44:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

17:44:04 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

17:44:04 ERROR : Error updating BSP project MSS files.
17:44:04 INFO  : Updating hardware inferred compiler options for fsbl.
17:44:05 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
17:44:05 INFO  : Clearing existing target manager status.
17:44:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:44:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:57:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640800559823,  Project:1640796102485
18:57:56 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:58:00 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
18:58:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

18:58:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

18:58:05 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

18:58:05 ERROR : Error updating BSP project MSS files.
18:58:05 INFO  : Updating hardware inferred compiler options for fsbl.
18:58:06 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
18:58:06 INFO  : Clearing existing target manager status.
18:58:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:58:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
18:59:33 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:59:41 INFO  : Disconnected from the channel tcfchan#1.
18:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
18:59:43 INFO  : 'fpga -state' command is executed.
18:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
18:59:43 INFO  : 'jtag frequency' command is executed.
18:59:43 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:43 INFO  : Context for 'APU' is selected.
18:59:43 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:59:43 INFO  : Context for 'APU' is selected.
18:59:43 INFO  : 'stop' command is executed.
18:59:43 INFO  : 'ps7_init' command is executed.
18:59:43 INFO  : 'ps7_post_config' command is executed.
18:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:45 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

18:59:45 INFO  : Memory regions updated for context APU
18:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:45 INFO  : 'con' command is executed.
18:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

18:59:45 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
19:16:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640801795427,  Project:1640800559823
19:16:40 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:16:41 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
19:16:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

19:16:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

19:16:46 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

19:16:46 ERROR : Error updating BSP project MSS files.
19:16:47 INFO  : Updating hardware inferred compiler options for fsbl.
19:16:48 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
19:16:48 INFO  : Clearing existing target manager status.
19:16:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:16:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:18:32 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:18:38 INFO  : Disconnected from the channel tcfchan#2.
19:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:18:39 INFO  : 'fpga -state' command is executed.
19:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
19:18:40 INFO  : 'jtag frequency' command is executed.
19:18:40 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:40 INFO  : Context for 'APU' is selected.
19:18:40 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:18:40 INFO  : Context for 'APU' is selected.
19:18:40 INFO  : 'stop' command is executed.
19:18:40 INFO  : 'ps7_init' command is executed.
19:18:40 INFO  : 'ps7_post_config' command is executed.
19:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:42 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

19:18:42 INFO  : Memory regions updated for context APU
19:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:42 INFO  : 'con' command is executed.
19:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

19:18:42 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
19:32:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640802730793,  Project:1640801795427
19:32:13 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:32:14 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
19:32:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

19:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

19:32:19 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

19:32:19 ERROR : Error updating BSP project MSS files.
19:32:20 INFO  : Updating hardware inferred compiler options for fsbl.
19:32:21 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
19:32:21 INFO  : Clearing existing target manager status.
19:32:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:32:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:33:44 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:33:52 INFO  : Disconnected from the channel tcfchan#3.
19:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:33:54 INFO  : 'fpga -state' command is executed.
19:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
19:33:54 INFO  : 'jtag frequency' command is executed.
19:33:54 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:54 INFO  : Context for 'APU' is selected.
19:33:54 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:33:54 INFO  : Context for 'APU' is selected.
19:33:54 INFO  : 'stop' command is executed.
19:33:54 INFO  : 'ps7_init' command is executed.
19:33:54 INFO  : 'ps7_post_config' command is executed.
19:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:56 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

19:33:56 INFO  : Memory regions updated for context APU
19:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:56 INFO  : 'con' command is executed.
19:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

19:33:56 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
19:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:34:34 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:34:41 INFO  : Disconnected from the channel tcfchan#4.
19:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:34:42 INFO  : 'fpga -state' command is executed.
19:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
19:34:42 INFO  : 'jtag frequency' command is executed.
19:34:42 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:42 INFO  : Context for 'APU' is selected.
19:34:42 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:34:42 INFO  : Context for 'APU' is selected.
19:34:42 INFO  : 'stop' command is executed.
19:34:43 INFO  : 'ps7_init' command is executed.
19:34:43 INFO  : 'ps7_post_config' command is executed.
19:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:44 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

19:34:44 INFO  : Memory regions updated for context APU
19:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:45 INFO  : 'con' command is executed.
19:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

19:34:45 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
19:51:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640803904215,  Project:1640802730793
19:51:44 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:52:46 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
19:52:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

19:52:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

19:52:51 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

19:52:51 ERROR : Error updating BSP project MSS files.
19:52:52 INFO  : Updating hardware inferred compiler options for fsbl.
19:52:53 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
19:52:53 INFO  : Clearing existing target manager status.
19:52:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:52:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:53:46 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:53:54 INFO  : Disconnected from the channel tcfchan#5.
19:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
19:53:55 INFO  : 'fpga -state' command is executed.
19:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
19:53:55 INFO  : 'jtag frequency' command is executed.
19:53:55 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:55 INFO  : Context for 'APU' is selected.
19:53:55 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:53:55 INFO  : Context for 'APU' is selected.
19:53:55 INFO  : 'stop' command is executed.
19:53:55 INFO  : 'ps7_init' command is executed.
19:53:55 INFO  : 'ps7_post_config' command is executed.
19:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:57 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

19:53:57 INFO  : Memory regions updated for context APU
19:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:57 INFO  : 'con' command is executed.
19:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

19:53:57 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
20:03:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640804589932,  Project:1640803904215
20:03:10 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:03:13 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
20:03:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

20:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

20:03:18 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

20:03:18 ERROR : Error updating BSP project MSS files.
20:03:19 INFO  : Updating hardware inferred compiler options for fsbl.
20:03:20 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
20:03:20 INFO  : Clearing existing target manager status.
20:03:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:03:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
20:06:15 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:06:22 INFO  : Disconnected from the channel tcfchan#6.
20:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
20:06:23 INFO  : 'fpga -state' command is executed.
20:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
20:06:24 INFO  : 'jtag frequency' command is executed.
20:06:24 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:24 INFO  : Context for 'APU' is selected.
20:06:24 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:06:24 INFO  : Context for 'APU' is selected.
20:06:24 INFO  : 'stop' command is executed.
20:06:24 INFO  : 'ps7_init' command is executed.
20:06:24 INFO  : 'ps7_post_config' command is executed.
20:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:26 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

20:06:26 INFO  : Memory regions updated for context APU
20:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:26 INFO  : 'con' command is executed.
20:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

20:06:26 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
20:16:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1640805400359,  Project:1640804589932
20:16:43 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:16:43 INFO  : Copied contents of C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
20:16:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\FGNDC76.tmp.dir"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\IFT7064.tmp.dir"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JTQ15A.tmp.dir"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\JZR3045.tmp.dir"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\msdtadmin"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\SLL4559.tmp.dir"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WinSAT"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\WOXAFC0.tmp.dir"

20:16:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Toegang geweigerd: "C:/Users/robel/AppData/Local/Temp\XRW8A44.tmp.dir"

20:16:49 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

20:16:49 ERROR : Error updating BSP project MSS files.
20:16:50 INFO  : Updating hardware inferred compiler options for fsbl.
20:16:50 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
20:16:50 INFO  : Clearing existing target manager status.
20:16:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:16:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
20:18:05 INFO  : FPGA configured successfully with bitstream "C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:18:11 INFO  : Disconnected from the channel tcfchan#7.
20:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
20:18:12 INFO  : 'fpga -state' command is executed.
20:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
20:18:13 INFO  : 'jtag frequency' command is executed.
20:18:13 INFO  : Sourcing of 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:13 INFO  : Context for 'APU' is selected.
20:18:13 INFO  : Hardware design information is loaded from 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:18:13 INFO  : Context for 'APU' is selected.
20:18:13 INFO  : 'stop' command is executed.
20:18:13 INFO  : 'ps7_init' command is executed.
20:18:13 INFO  : 'ps7_post_config' command is executed.
20:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:15 INFO  : The application 'C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow C:/Users/robel/GitHub/FPGA_Project/code/demoProject/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

20:18:15 INFO  : Memory regions updated for context APU
20:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:15 INFO  : 'con' command is executed.
20:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

20:18:15 INFO  : Launch script is exported to file 'C:\Users\robel\GitHub\FPGA_Project\code\demoProject\Zybo-Z7-20-pcam-5c-2016.4-1_original\Zybo-Z7-20-pcam-5c\proj\pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
20:53:43 INFO  : Disconnected from the channel tcfchan#8.
20:53:44 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:54:33 INFO  : Registering command handlers for SDK TCF services
13:54:33 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
13:54:34 INFO  : XSCT server has started successfully.
13:54:34 INFO  : Successfully done setting XSCT server connection channel  
13:54:34 INFO  : Successfully done setting SDK workspace  
13:54:34 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
14:07:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641128834000,  Project:1640805400000
14:07:38 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:07:39 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
14:07:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:42 INFO  : Clearing existing target manager status.
14:07:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:07:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:10:41 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:10:47 INFO  : 'fpga -state' command is executed.
14:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:10:47 INFO  : 'jtag frequency' command is executed.
14:10:47 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:47 INFO  : Context for 'APU' is selected.
14:10:47 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:10:47 INFO  : Context for 'APU' is selected.
14:10:47 INFO  : 'stop' command is executed.
14:10:47 INFO  : 'ps7_init' command is executed.
14:10:47 INFO  : 'ps7_post_config' command is executed.
14:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:49 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:10:49 INFO  : Memory regions updated for context APU
14:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:49 INFO  : 'con' command is executed.
14:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:10:49 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:12:08 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:12:26 INFO  : Disconnected from the channel tcfchan#1.
14:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:12:27 INFO  : 'fpga -state' command is executed.
14:12:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:12:27 INFO  : 'jtag frequency' command is executed.
14:12:27 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:27 INFO  : Context for 'APU' is selected.
14:12:28 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:12:28 INFO  : Context for 'APU' is selected.
14:12:28 INFO  : 'stop' command is executed.
14:12:29 INFO  : 'ps7_init' command is executed.
14:12:29 INFO  : 'ps7_post_config' command is executed.
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:30 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:12:30 INFO  : Memory regions updated for context APU
14:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:30 INFO  : 'con' command is executed.
14:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:12:30 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:13:18 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:13:29 INFO  : Disconnected from the channel tcfchan#2.
14:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:13:31 INFO  : 'fpga -state' command is executed.
14:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:13:31 INFO  : 'jtag frequency' command is executed.
14:13:31 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:31 INFO  : Context for 'APU' is selected.
14:13:31 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:13:31 INFO  : Context for 'APU' is selected.
14:13:31 INFO  : 'stop' command is executed.
14:13:31 INFO  : 'ps7_init' command is executed.
14:13:31 INFO  : 'ps7_post_config' command is executed.
14:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:32 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:13:32 INFO  : Memory regions updated for context APU
14:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:33 INFO  : 'con' command is executed.
14:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:13:33 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:30:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641130235000,  Project:1641128834000
14:30:51 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:30:54 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
14:30:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:30:57 INFO  : Clearing existing target manager status.
14:30:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:30:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:31:10 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:31:14 INFO  : Disconnected from the channel tcfchan#3.
14:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:31:16 INFO  : 'fpga -state' command is executed.
14:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:31:16 INFO  : 'jtag frequency' command is executed.
14:31:16 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:16 INFO  : Context for 'APU' is selected.
14:31:16 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:31:16 INFO  : Context for 'APU' is selected.
14:31:16 INFO  : 'stop' command is executed.
14:31:16 INFO  : 'ps7_init' command is executed.
14:31:16 INFO  : 'ps7_post_config' command is executed.
14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:17 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:31:17 INFO  : Memory regions updated for context APU
14:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:17 INFO  : 'con' command is executed.
14:31:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:31:17 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:36:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641130591000,  Project:1641130235000
14:36:41 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:36:41 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
14:36:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:36:44 INFO  : Clearing existing target manager status.
14:36:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:36:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:36:58 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:37:03 INFO  : Disconnected from the channel tcfchan#4.
14:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:37:04 INFO  : 'fpga -state' command is executed.
14:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:37:04 INFO  : 'jtag frequency' command is executed.
14:37:04 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:04 INFO  : Context for 'APU' is selected.
14:37:04 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:37:04 INFO  : Context for 'APU' is selected.
14:37:04 INFO  : 'stop' command is executed.
14:37:04 INFO  : 'ps7_init' command is executed.
14:37:04 INFO  : 'ps7_post_config' command is executed.
14:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:06 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:37:06 INFO  : Memory regions updated for context APU
14:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:06 INFO  : 'con' command is executed.
14:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:37:06 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:41:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641130866000,  Project:1641130591000
14:41:17 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:41:17 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
14:41:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:41:20 INFO  : Clearing existing target manager status.
14:41:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:41:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:41:32 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:41:38 INFO  : Disconnected from the channel tcfchan#5.
14:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:41:40 INFO  : 'fpga -state' command is executed.
14:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:41:40 INFO  : 'jtag frequency' command is executed.
14:41:40 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:40 INFO  : Context for 'APU' is selected.
14:41:40 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:41:40 INFO  : Context for 'APU' is selected.
14:41:40 INFO  : 'stop' command is executed.
14:41:40 INFO  : 'ps7_init' command is executed.
14:41:40 INFO  : 'ps7_post_config' command is executed.
14:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:41 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:41:41 INFO  : Memory regions updated for context APU
14:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:42 INFO  : 'con' command is executed.
14:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:41:42 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:42:21 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:42:25 INFO  : Disconnected from the channel tcfchan#6.
14:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:42:26 INFO  : 'fpga -state' command is executed.
14:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:42:26 INFO  : 'jtag frequency' command is executed.
14:42:26 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:26 INFO  : Context for 'APU' is selected.
14:42:26 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:42:26 INFO  : Context for 'APU' is selected.
14:42:26 INFO  : 'stop' command is executed.
14:42:26 INFO  : 'ps7_init' command is executed.
14:42:26 INFO  : 'ps7_post_config' command is executed.
14:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:28 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:42:28 INFO  : Memory regions updated for context APU
14:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:28 INFO  : 'con' command is executed.
14:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:42:28 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:46:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641131166000,  Project:1641130866000
14:46:28 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:46:28 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
14:46:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:46:31 INFO  : Clearing existing target manager status.
14:46:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:46:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:46:45 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:46:52 INFO  : Disconnected from the channel tcfchan#7.
14:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:46:53 INFO  : 'fpga -state' command is executed.
14:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:46:53 INFO  : 'jtag frequency' command is executed.
14:46:53 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:53 INFO  : Context for 'APU' is selected.
14:46:53 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:46:53 INFO  : Context for 'APU' is selected.
14:46:53 INFO  : 'stop' command is executed.
14:46:53 INFO  : 'ps7_init' command is executed.
14:46:53 INFO  : 'ps7_post_config' command is executed.
14:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:55 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:46:55 INFO  : Memory regions updated for context APU
14:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:55 INFO  : 'con' command is executed.
14:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:46:55 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:56:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641131647000,  Project:1641131166000
14:56:24 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:56:24 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
14:56:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:56:27 INFO  : Clearing existing target manager status.
14:56:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:56:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:56:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:56:40 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:56:48 INFO  : Disconnected from the channel tcfchan#8.
14:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:56:49 INFO  : 'fpga -state' command is executed.
14:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:56:50 INFO  : 'jtag frequency' command is executed.
14:56:50 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:50 INFO  : Context for 'APU' is selected.
14:56:50 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:56:50 INFO  : Context for 'APU' is selected.
14:56:50 INFO  : 'stop' command is executed.
14:56:50 INFO  : 'ps7_init' command is executed.
14:56:50 INFO  : 'ps7_post_config' command is executed.
14:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:51 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:56:51 INFO  : Memory regions updated for context APU
14:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:51 INFO  : 'con' command is executed.
14:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:56:51 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:57:12 INFO  : Disconnected from the channel tcfchan#9.
14:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:57:13 INFO  : 'fpga -state' command is executed.
14:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:57:13 INFO  : 'jtag frequency' command is executed.
14:57:13 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:13 INFO  : Context for 'APU' is selected.
14:57:13 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:13 INFO  : Context for 'APU' is selected.
14:57:13 INFO  : 'stop' command is executed.
14:57:14 INFO  : 'ps7_init' command is executed.
14:57:14 INFO  : 'ps7_post_config' command is executed.
14:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:15 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:57:15 INFO  : Memory regions updated for context APU
14:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:15 INFO  : 'con' command is executed.
14:57:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:57:15 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:57:47 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:57:53 INFO  : Disconnected from the channel tcfchan#10.
14:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:57:54 INFO  : 'fpga -state' command is executed.
14:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:57:54 INFO  : 'jtag frequency' command is executed.
14:57:54 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:54 INFO  : Context for 'APU' is selected.
14:57:54 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:54 INFO  : Context for 'APU' is selected.
14:57:54 INFO  : 'stop' command is executed.
14:57:54 INFO  : 'ps7_init' command is executed.
14:57:54 INFO  : 'ps7_post_config' command is executed.
14:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:56 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:57:56 INFO  : Memory regions updated for context APU
14:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:56 INFO  : 'con' command is executed.
14:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:57:56 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:58:36 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:58:41 INFO  : Disconnected from the channel tcfchan#11.
14:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:58:42 INFO  : 'fpga -state' command is executed.
14:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:58:42 INFO  : 'jtag frequency' command is executed.
14:58:42 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:42 INFO  : Context for 'APU' is selected.
14:58:42 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:58:42 INFO  : Context for 'APU' is selected.
14:58:42 INFO  : 'stop' command is executed.
14:58:42 INFO  : 'ps7_init' command is executed.
14:58:42 INFO  : 'ps7_post_config' command is executed.
14:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:43 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:58:43 INFO  : Memory regions updated for context APU
14:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:44 INFO  : 'con' command is executed.
14:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:58:44 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:59:19 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:59:28 INFO  : Disconnected from the channel tcfchan#12.
14:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:59:29 INFO  : 'fpga -state' command is executed.
14:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:59:29 INFO  : 'jtag frequency' command is executed.
14:59:29 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:29 INFO  : Context for 'APU' is selected.
14:59:29 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:59:29 INFO  : Context for 'APU' is selected.
14:59:29 INFO  : 'stop' command is executed.
14:59:29 INFO  : 'ps7_init' command is executed.
14:59:29 INFO  : 'ps7_post_config' command is executed.
14:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:31 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:59:31 INFO  : Memory regions updated for context APU
14:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:31 INFO  : 'con' command is executed.
14:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:59:31 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:06:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641132338000,  Project:1641131647000
15:06:03 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:06:03 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:06:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:06:07 INFO  : Clearing existing target manager status.
15:06:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:06:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:06:23 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:06:28 INFO  : Disconnected from the channel tcfchan#13.
15:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:06:29 INFO  : 'fpga -state' command is executed.
15:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:06:30 INFO  : 'jtag frequency' command is executed.
15:06:30 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:30 INFO  : Context for 'APU' is selected.
15:06:30 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:06:30 INFO  : Context for 'APU' is selected.
15:06:30 INFO  : 'stop' command is executed.
15:06:30 INFO  : 'ps7_init' command is executed.
15:06:30 INFO  : 'ps7_post_config' command is executed.
15:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:31 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:06:31 INFO  : Memory regions updated for context APU
15:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:31 INFO  : 'con' command is executed.
15:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:06:31 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:21:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641133255000,  Project:1641132338000
15:21:14 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:21:14 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:21:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:21:17 INFO  : Clearing existing target manager status.
15:21:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:21:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:21:31 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:21:37 INFO  : Disconnected from the channel tcfchan#14.
15:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:21:38 INFO  : 'fpga -state' command is executed.
15:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:21:38 INFO  : 'jtag frequency' command is executed.
15:21:38 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:38 INFO  : Context for 'APU' is selected.
15:21:38 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:38 INFO  : Context for 'APU' is selected.
15:21:38 INFO  : 'stop' command is executed.
15:21:39 INFO  : 'ps7_init' command is executed.
15:21:39 INFO  : 'ps7_post_config' command is executed.
15:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:40 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:21:40 INFO  : Memory regions updated for context APU
15:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:40 INFO  : 'con' command is executed.
15:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:21:40 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:26:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641133595000,  Project:1641133255000
15:26:45 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:26:45 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:26:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:26:49 INFO  : Clearing existing target manager status.
15:26:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:26:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:27:09 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:27:13 INFO  : Disconnected from the channel tcfchan#15.
15:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:27:14 INFO  : 'fpga -state' command is executed.
15:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:27:15 INFO  : 'jtag frequency' command is executed.
15:27:15 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:15 INFO  : Context for 'APU' is selected.
15:27:15 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:15 INFO  : Context for 'APU' is selected.
15:27:15 INFO  : 'stop' command is executed.
15:27:15 INFO  : 'ps7_init' command is executed.
15:27:15 INFO  : 'ps7_post_config' command is executed.
15:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:16 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:27:16 INFO  : Memory regions updated for context APU
15:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:16 INFO  : 'con' command is executed.
15:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:27:16 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:33:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641133914000,  Project:1641133595000
15:33:24 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:24 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:33:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:27 INFO  : Clearing existing target manager status.
15:33:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:33:39 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:34:16 INFO  : Disconnected from the channel tcfchan#16.
15:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:34:17 INFO  : 'fpga -state' command is executed.
15:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:34:17 INFO  : 'jtag frequency' command is executed.
15:34:17 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:17 INFO  : Context for 'APU' is selected.
15:34:17 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:34:17 INFO  : Context for 'APU' is selected.
15:34:17 INFO  : 'stop' command is executed.
15:34:17 INFO  : 'ps7_init' command is executed.
15:34:17 INFO  : 'ps7_post_config' command is executed.
15:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:19 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:34:19 INFO  : Memory regions updated for context APU
15:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:19 INFO  : 'con' command is executed.
15:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:34:19 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:40:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641134396000,  Project:1641133914000
15:40:07 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:40:07 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:40:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:40:10 INFO  : Clearing existing target manager status.
15:40:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:40:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:40:27 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:40:34 INFO  : Disconnected from the channel tcfchan#17.
15:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:40:35 INFO  : 'fpga -state' command is executed.
15:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:40:36 INFO  : 'jtag frequency' command is executed.
15:40:36 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:36 INFO  : Context for 'APU' is selected.
15:40:36 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:40:36 INFO  : Context for 'APU' is selected.
15:40:36 INFO  : 'stop' command is executed.
15:40:36 INFO  : 'ps7_init' command is executed.
15:40:36 INFO  : 'ps7_post_config' command is executed.
15:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:37 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:40:37 INFO  : Memory regions updated for context APU
15:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:37 INFO  : 'con' command is executed.
15:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:40:37 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:40:52 INFO  : Disconnected from the channel tcfchan#18.
15:40:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:40:53 INFO  : 'fpga -state' command is executed.
15:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:40:53 INFO  : 'jtag frequency' command is executed.
15:40:54 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:54 INFO  : Context for 'APU' is selected.
15:40:54 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:40:54 INFO  : Context for 'APU' is selected.
15:40:54 INFO  : 'stop' command is executed.
15:40:54 INFO  : 'ps7_init' command is executed.
15:40:54 INFO  : 'ps7_post_config' command is executed.
15:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:55 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:40:55 INFO  : Memory regions updated for context APU
15:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:55 INFO  : 'con' command is executed.
15:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:40:55 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:53:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641135181000,  Project:1641134396000
15:53:14 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:53:14 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:53:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:53:18 INFO  : Clearing existing target manager status.
15:53:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:53:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:53:33 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:53:51 INFO  : Disconnected from the channel tcfchan#19.
15:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:53:52 INFO  : 'fpga -state' command is executed.
15:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:53:52 INFO  : 'jtag frequency' command is executed.
15:53:52 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:52 INFO  : Context for 'APU' is selected.
15:53:52 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:53:52 INFO  : Context for 'APU' is selected.
15:53:52 INFO  : 'stop' command is executed.
15:53:52 INFO  : 'ps7_init' command is executed.
15:53:52 INFO  : 'ps7_post_config' command is executed.
15:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:54 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:53:54 INFO  : Memory regions updated for context APU
15:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:54 INFO  : 'con' command is executed.
15:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:53:54 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:58:33 INFO  : Disconnected from the channel tcfchan#20.
15:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:58:34 INFO  : 'fpga -state' command is executed.
15:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:58:34 INFO  : 'jtag frequency' command is executed.
15:58:34 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:34 INFO  : Context for 'APU' is selected.
15:58:34 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:58:34 INFO  : Context for 'APU' is selected.
15:58:34 INFO  : 'stop' command is executed.
15:58:34 INFO  : 'ps7_init' command is executed.
15:58:34 INFO  : 'ps7_post_config' command is executed.
15:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:36 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:58:36 INFO  : Memory regions updated for context APU
15:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:36 INFO  : 'con' command is executed.
15:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:58:36 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:59:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641135485000,  Project:1641135181000
15:59:13 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:59:13 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
15:59:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:59:17 INFO  : Clearing existing target manager status.
15:59:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:59:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:59:30 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:59:36 INFO  : Disconnected from the channel tcfchan#21.
15:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:59:38 INFO  : 'fpga -state' command is executed.
15:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:59:38 INFO  : 'jtag frequency' command is executed.
15:59:38 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:38 INFO  : Context for 'APU' is selected.
15:59:38 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:59:38 INFO  : Context for 'APU' is selected.
15:59:38 INFO  : 'stop' command is executed.
15:59:38 INFO  : 'ps7_init' command is executed.
15:59:38 INFO  : 'ps7_post_config' command is executed.
15:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:40 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:59:40 INFO  : Memory regions updated for context APU
15:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:40 INFO  : 'con' command is executed.
15:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:59:40 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:00:20 INFO  : Disconnected from the channel tcfchan#22.
16:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:00:21 INFO  : 'fpga -state' command is executed.
16:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:00:21 INFO  : 'jtag frequency' command is executed.
16:00:21 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:21 INFO  : Context for 'APU' is selected.
16:00:21 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:00:21 INFO  : Context for 'APU' is selected.
16:00:21 INFO  : 'stop' command is executed.
16:00:21 INFO  : 'ps7_init' command is executed.
16:00:21 INFO  : 'ps7_post_config' command is executed.
16:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:23 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:00:23 INFO  : Memory regions updated for context APU
16:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:23 INFO  : 'con' command is executed.
16:00:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:00:23 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:06:13 INFO  : Disconnected from the channel tcfchan#23.
16:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:06:14 INFO  : 'fpga -state' command is executed.
16:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:06:14 INFO  : 'jtag frequency' command is executed.
16:06:14 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:14 INFO  : Context for 'APU' is selected.
16:06:14 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:06:14 INFO  : Context for 'APU' is selected.
16:06:14 INFO  : 'stop' command is executed.
16:06:15 INFO  : 'ps7_init' command is executed.
16:06:15 INFO  : 'ps7_post_config' command is executed.
16:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:16 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:06:16 INFO  : Memory regions updated for context APU
16:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:16 INFO  : 'con' command is executed.
16:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:06:16 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:14:58 INFO  : Saving hardware specification preferences.
16:14:58 INFO  : Starting the monitor for source hardware specification changes.
16:15:00 INFO  : Saving hardware specification preferences.
16:15:00 INFO  : Starting the monitor for source hardware specification changes.
16:15:42 INFO  : Disconnected from the channel tcfchan#24.
16:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:15:44 INFO  : 'fpga -state' command is executed.
16:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:15:44 INFO  : 'jtag frequency' command is executed.
16:15:44 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:44 INFO  : Context for 'APU' is selected.
16:15:44 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:15:44 INFO  : Context for 'APU' is selected.
16:15:44 INFO  : 'stop' command is executed.
16:15:44 INFO  : 'ps7_init' command is executed.
16:15:44 INFO  : 'ps7_post_config' command is executed.
16:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:46 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:15:46 INFO  : Memory regions updated for context APU
16:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:46 INFO  : 'con' command is executed.
16:15:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:15:46 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:16:05 INFO  : Disconnected from the channel tcfchan#25.
16:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:16:06 INFO  : 'fpga -state' command is executed.
16:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:16:06 INFO  : 'jtag frequency' command is executed.
16:16:06 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:06 INFO  : Context for 'APU' is selected.
16:16:06 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:16:06 INFO  : Context for 'APU' is selected.
16:16:06 INFO  : 'stop' command is executed.
16:16:07 INFO  : 'ps7_init' command is executed.
16:16:07 INFO  : 'ps7_post_config' command is executed.
16:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:08 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:16:08 INFO  : Memory regions updated for context APU
16:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:08 INFO  : 'con' command is executed.
16:16:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:16:08 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:16:31 INFO  : Disconnected from the channel tcfchan#26.
16:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:16:32 INFO  : 'fpga -state' command is executed.
16:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:16:32 INFO  : 'jtag frequency' command is executed.
16:16:32 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:32 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:16:32 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : 'stop' command is executed.
16:16:32 INFO  : 'ps7_init' command is executed.
16:16:32 INFO  : 'ps7_post_config' command is executed.
16:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:34 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:16:34 INFO  : Memory regions updated for context APU
16:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:34 INFO  : 'con' command is executed.
16:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:16:34 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:16:57 INFO  : Disconnected from the channel tcfchan#27.
16:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:16:58 INFO  : 'fpga -state' command is executed.
16:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:16:58 INFO  : 'jtag frequency' command is executed.
16:16:58 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:58 INFO  : Context for 'APU' is selected.
16:16:58 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:16:58 INFO  : Context for 'APU' is selected.
16:16:58 INFO  : 'stop' command is executed.
16:16:59 INFO  : 'ps7_init' command is executed.
16:16:59 INFO  : 'ps7_post_config' command is executed.
16:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:00 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:17:00 INFO  : Memory regions updated for context APU
16:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:00 INFO  : 'con' command is executed.
16:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:17:00 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:17:18 INFO  : Disconnected from the channel tcfchan#28.
16:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:17:20 INFO  : 'fpga -state' command is executed.
16:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:17:20 INFO  : 'jtag frequency' command is executed.
16:17:20 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : 'stop' command is executed.
16:17:20 INFO  : 'ps7_init' command is executed.
16:17:20 INFO  : 'ps7_post_config' command is executed.
16:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:22 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:17:22 INFO  : Memory regions updated for context APU
16:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:22 INFO  : 'con' command is executed.
16:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:17:22 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:17:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641136668000,  Project:1641135485000
16:17:50 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:17:52 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
16:17:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:17:55 INFO  : Clearing existing target manager status.
16:17:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:17:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:18:10 INFO  : Disconnected from the channel tcfchan#29.
16:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:18:11 INFO  : 'fpga -state' command is executed.
16:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:18:11 INFO  : 'jtag frequency' command is executed.
16:18:11 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:11 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:18:11 INFO  : Context for 'APU' is selected.
16:18:11 INFO  : 'stop' command is executed.
16:18:11 INFO  : 'ps7_init' command is executed.
16:18:11 INFO  : 'ps7_post_config' command is executed.
16:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:18:13 INFO  : Memory regions updated for context APU
16:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:13 INFO  : 'con' command is executed.
16:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:18:13 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:24:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641137042000,  Project:1641136668000
16:24:07 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:24:11 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
16:24:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:24:15 INFO  : Clearing existing target manager status.
16:24:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:24:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:24:27 INFO  : Disconnected from the channel tcfchan#30.
16:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:24:28 INFO  : 'fpga -state' command is executed.
16:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:24:28 INFO  : 'jtag frequency' command is executed.
16:24:28 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:28 INFO  : Context for 'APU' is selected.
16:24:28 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:24:28 INFO  : Context for 'APU' is selected.
16:24:28 INFO  : 'stop' command is executed.
16:24:29 INFO  : 'ps7_init' command is executed.
16:24:29 INFO  : 'ps7_post_config' command is executed.
16:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:30 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:24:30 INFO  : Memory regions updated for context APU
16:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:30 INFO  : 'con' command is executed.
16:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:24:30 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:24:52 INFO  : Disconnected from the channel tcfchan#31.
16:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:24:53 INFO  : 'fpga -state' command is executed.
16:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:24:54 INFO  : 'jtag frequency' command is executed.
16:24:54 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:54 INFO  : Context for 'APU' is selected.
16:24:54 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:24:54 INFO  : Context for 'APU' is selected.
16:24:54 INFO  : 'stop' command is executed.
16:24:54 INFO  : 'ps7_init' command is executed.
16:24:54 INFO  : 'ps7_post_config' command is executed.
16:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:56 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:24:56 INFO  : Memory regions updated for context APU
16:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:56 INFO  : 'con' command is executed.
16:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:24:56 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:32:13 INFO  : Disconnected from the channel tcfchan#32.
16:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:32:15 INFO  : 'fpga -state' command is executed.
16:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:32:15 INFO  : 'jtag frequency' command is executed.
16:32:15 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:15 INFO  : Context for 'APU' is selected.
16:32:15 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:32:15 INFO  : Context for 'APU' is selected.
16:32:15 INFO  : 'stop' command is executed.
16:32:15 INFO  : 'ps7_init' command is executed.
16:32:15 INFO  : 'ps7_post_config' command is executed.
16:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:16 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:32:17 INFO  : Memory regions updated for context APU
16:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:17 INFO  : 'con' command is executed.
16:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:32:17 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:32:55 INFO  : Disconnected from the channel tcfchan#33.
16:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:32:56 INFO  : 'fpga -state' command is executed.
16:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:32:56 INFO  : 'jtag frequency' command is executed.
16:32:56 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:56 INFO  : Context for 'APU' is selected.
16:32:56 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:32:56 INFO  : Context for 'APU' is selected.
16:32:56 INFO  : 'stop' command is executed.
16:32:56 INFO  : 'ps7_init' command is executed.
16:32:56 INFO  : 'ps7_post_config' command is executed.
16:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:58 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:32:58 INFO  : Memory regions updated for context APU
16:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:58 INFO  : 'con' command is executed.
16:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:32:58 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:33:49 INFO  : Disconnected from the channel tcfchan#34.
16:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:33:50 INFO  : 'fpga -state' command is executed.
16:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:33:50 INFO  : 'jtag frequency' command is executed.
16:33:50 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:50 INFO  : Context for 'APU' is selected.
16:33:50 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:33:51 INFO  : Context for 'APU' is selected.
16:33:51 INFO  : 'stop' command is executed.
16:33:51 INFO  : 'ps7_init' command is executed.
16:33:51 INFO  : 'ps7_post_config' command is executed.
16:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:52 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:33:52 INFO  : Memory regions updated for context APU
16:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:52 INFO  : 'con' command is executed.
16:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:33:52 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:34:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641137514000,  Project:1641137042000
16:34:11 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:34:12 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
16:34:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:34:16 INFO  : Clearing existing target manager status.
16:34:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:34:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:34:23 INFO  : Disconnected from the channel tcfchan#35.
16:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:34:24 INFO  : 'fpga -state' command is executed.
16:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:34:25 INFO  : 'jtag frequency' command is executed.
16:34:25 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:25 INFO  : Context for 'APU' is selected.
16:34:25 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:34:25 INFO  : Context for 'APU' is selected.
16:34:25 INFO  : 'stop' command is executed.
16:34:25 INFO  : 'ps7_init' command is executed.
16:34:25 INFO  : 'ps7_post_config' command is executed.
16:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:27 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:34:27 INFO  : Memory regions updated for context APU
16:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:27 INFO  : 'con' command is executed.
16:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:34:27 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:34:43 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:34:48 INFO  : Disconnected from the channel tcfchan#36.
16:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:34:49 INFO  : 'fpga -state' command is executed.
16:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:34:49 INFO  : 'jtag frequency' command is executed.
16:34:49 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:49 INFO  : Context for 'APU' is selected.
16:34:49 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:34:49 INFO  : Context for 'APU' is selected.
16:34:50 INFO  : 'stop' command is executed.
16:34:51 INFO  : 'ps7_init' command is executed.
16:34:51 INFO  : 'ps7_post_config' command is executed.
16:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:53 ERROR : Memory write error at 0x100000. AP transaction timeout
16:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:35:18 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:35:45 INFO  : 'fpga -state' command is executed.
16:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:35:45 INFO  : 'jtag frequency' command is executed.
16:35:45 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:45 INFO  : Context for 'APU' is selected.
16:35:45 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:35:45 INFO  : Context for 'APU' is selected.
16:35:45 INFO  : 'stop' command is executed.
16:35:45 ERROR : AP transaction error, DAP status f0000021
16:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
----------------End of Script----------------

16:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:36:13 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:36:21 INFO  : 'fpga -state' command is executed.
16:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:36:21 INFO  : 'jtag frequency' command is executed.
16:36:21 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:21 INFO  : Context for 'APU' is selected.
16:36:21 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:36:21 INFO  : Context for 'APU' is selected.
16:36:21 INFO  : 'stop' command is executed.
16:36:21 ERROR : AP transaction error, DAP status f0000021
16:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
----------------End of Script----------------

16:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:36:56 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:37:00 INFO  : 'fpga -state' command is executed.
16:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:37:01 INFO  : 'jtag frequency' command is executed.
16:37:01 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:01 INFO  : Context for 'APU' is selected.
16:37:01 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:37:01 INFO  : Context for 'APU' is selected.
16:37:01 INFO  : 'stop' command is executed.
16:37:01 INFO  : 'ps7_init' command is executed.
16:37:01 INFO  : 'ps7_post_config' command is executed.
16:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:02 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:37:02 INFO  : Memory regions updated for context APU
16:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:03 INFO  : 'con' command is executed.
16:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:37:03 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:37:25 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:37:29 INFO  : Disconnected from the channel tcfchan#37.
16:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:37:30 INFO  : 'fpga -state' command is executed.
16:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:37:31 INFO  : 'jtag frequency' command is executed.
16:37:31 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:31 INFO  : Context for 'APU' is selected.
16:37:31 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:37:31 INFO  : Context for 'APU' is selected.
16:37:31 INFO  : 'stop' command is executed.
16:37:32 INFO  : 'ps7_init' command is executed.
16:37:32 INFO  : 'ps7_post_config' command is executed.
16:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:35 ERROR : Memory write error at 0x100000. AP transaction timeout
16:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:37:54 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:38:38 INFO  : 'fpga -state' command is executed.
16:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:38:38 INFO  : 'jtag frequency' command is executed.
16:38:38 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:38 INFO  : Context for 'APU' is selected.
16:38:38 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:38:38 INFO  : Context for 'APU' is selected.
16:38:39 INFO  : 'stop' command is executed.
16:38:39 INFO  : 'ps7_init' command is executed.
16:38:39 INFO  : 'ps7_post_config' command is executed.
16:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:40 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:38:40 INFO  : Memory regions updated for context APU
16:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:40 INFO  : 'con' command is executed.
16:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:38:40 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:39:26 INFO  : Disconnected from the channel tcfchan#38.
16:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:39:27 INFO  : 'fpga -state' command is executed.
16:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:39:27 INFO  : 'jtag frequency' command is executed.
16:39:27 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:27 INFO  : Context for 'APU' is selected.
16:39:27 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:39:27 INFO  : Context for 'APU' is selected.
16:39:27 INFO  : 'stop' command is executed.
16:39:27 INFO  : 'ps7_init' command is executed.
16:39:27 INFO  : 'ps7_post_config' command is executed.
16:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:29 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:39:29 INFO  : Memory regions updated for context APU
16:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:29 INFO  : 'con' command is executed.
16:39:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:39:29 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:40:02 INFO  : Disconnected from the channel tcfchan#39.
16:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:40:03 INFO  : 'fpga -state' command is executed.
16:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:40:04 INFO  : 'jtag frequency' command is executed.
16:40:04 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:04 INFO  : Context for 'APU' is selected.
16:40:04 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:40:04 INFO  : Context for 'APU' is selected.
16:40:04 INFO  : 'stop' command is executed.
16:40:04 INFO  : 'ps7_init' command is executed.
16:40:04 INFO  : 'ps7_post_config' command is executed.
16:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:05 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:40:05 INFO  : Memory regions updated for context APU
16:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:06 INFO  : 'con' command is executed.
16:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:40:06 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:40:23 INFO  : Disconnected from the channel tcfchan#40.
16:40:24 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:41:14 INFO  : Registering command handlers for SDK TCF services
11:41:14 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
11:41:15 INFO  : XSCT server has started successfully.
11:41:15 INFO  : Successfully done setting XSCT server connection channel  
11:41:15 INFO  : Successfully done setting SDK workspace  
11:41:15 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
11:41:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
11:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:41:24 INFO  : 'fpga -state' command is executed.
11:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:41:25 INFO  : 'jtag frequency' command is executed.
11:41:25 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:25 INFO  : Context for 'APU' is selected.
11:41:25 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:41:25 INFO  : Context for 'APU' is selected.
11:41:25 INFO  : 'stop' command is executed.
11:41:25 INFO  : 'ps7_init' command is executed.
11:41:25 INFO  : 'ps7_post_config' command is executed.
11:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:26 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:41:27 INFO  : Memory regions updated for context APU
11:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:27 INFO  : 'con' command is executed.
11:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

11:41:27 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
11:42:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641465721000,  Project:1641137514000
11:42:05 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:42:08 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
11:42:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:42:16 INFO  : Clearing existing target manager status.
11:42:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:42:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:43:31 INFO  : Disconnected from the channel tcfchan#1.
11:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:43:32 INFO  : 'fpga -state' command is executed.
11:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:43:33 INFO  : 'jtag frequency' command is executed.
11:43:33 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:33 INFO  : Context for 'APU' is selected.
11:43:34 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:43:34 INFO  : Context for 'APU' is selected.
11:43:34 INFO  : 'stop' command is executed.
11:43:34 INFO  : 'ps7_init' command is executed.
11:43:34 INFO  : 'ps7_post_config' command is executed.
11:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:36 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:43:36 INFO  : Memory regions updated for context APU
11:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:36 INFO  : 'con' command is executed.
11:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

11:43:36 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
11:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:43:55 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:44:03 INFO  : Disconnected from the channel tcfchan#2.
11:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:44:04 INFO  : 'fpga -state' command is executed.
11:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:44:04 INFO  : 'jtag frequency' command is executed.
11:44:04 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:04 INFO  : Context for 'APU' is selected.
11:44:04 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:44:04 INFO  : Context for 'APU' is selected.
11:44:04 INFO  : 'stop' command is executed.
11:44:06 INFO  : 'ps7_init' command is executed.
11:44:06 INFO  : 'ps7_post_config' command is executed.
11:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:08 ERROR : Memory write error at 0x100000. AP transaction timeout
11:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:44:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641137514000,  Project:1641465721000
11:44:24 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:44:26 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
11:44:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:44:29 INFO  : Clearing existing target manager status.
11:44:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:44:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:45:00 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:45:04 INFO  : 'fpga -state' command is executed.
11:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:45:04 INFO  : 'jtag frequency' command is executed.
11:45:04 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:04 INFO  : Context for 'APU' is selected.
11:45:04 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:45:04 INFO  : Context for 'APU' is selected.
11:45:04 INFO  : 'stop' command is executed.
11:45:04 ERROR : AP transaction error, DAP status f0000021
11:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:45:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:45:37 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:45:41 INFO  : 'fpga -state' command is executed.
11:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:45:41 INFO  : 'jtag frequency' command is executed.
11:45:41 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:41 INFO  : Context for 'APU' is selected.
11:45:41 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:45:41 INFO  : Context for 'APU' is selected.
11:45:41 INFO  : 'stop' command is executed.
11:45:41 INFO  : 'ps7_init' command is executed.
11:45:41 INFO  : 'ps7_post_config' command is executed.
11:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:43 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:45:43 INFO  : Memory regions updated for context APU
11:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:43 INFO  : 'con' command is executed.
11:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

11:45:43 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
11:46:27 INFO  : Disconnected from the channel tcfchan#3.
11:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:46:28 INFO  : 'fpga -state' command is executed.
11:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:46:28 INFO  : 'jtag frequency' command is executed.
11:46:28 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:28 INFO  : Context for 'APU' is selected.
11:46:28 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:46:28 INFO  : Context for 'APU' is selected.
11:46:28 INFO  : 'stop' command is executed.
11:46:29 INFO  : 'ps7_init' command is executed.
11:46:29 INFO  : 'ps7_post_config' command is executed.
11:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:46:30 INFO  : Memory regions updated for context APU
11:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:30 INFO  : 'con' command is executed.
11:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

11:46:30 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
11:46:52 INFO  : Disconnected from the channel tcfchan#4.
11:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:46:53 INFO  : 'fpga -state' command is executed.
11:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:46:53 INFO  : 'jtag frequency' command is executed.
11:46:53 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:53 INFO  : Context for 'APU' is selected.
11:46:53 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:46:53 INFO  : Context for 'APU' is selected.
11:46:53 INFO  : 'stop' command is executed.
11:46:54 INFO  : 'ps7_init' command is executed.
11:46:54 INFO  : 'ps7_post_config' command is executed.
11:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:55 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:46:55 INFO  : Memory regions updated for context APU
11:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:55 INFO  : 'con' command is executed.
11:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

11:46:55 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
11:47:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641466048000,  Project:1641137514000
11:47:31 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:47:32 ERROR : Unable to save current hardware specification file in a temporary location.
11:47:32 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_1/system.hdf.
11:48:48 INFO  : Unable to read in MSS file /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi_bsp/system.mss : null
11:48:48 ERROR : Failed to closesw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi_bsp/system.mss"
Reason: Cannot close sw design '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi_bsp/system.mss'.
Design is not opened in the current session.


11:48:51 INFO  : Disconnected from the channel tcfchan#5.
11:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:48:52 INFO  : 'fpga -state' command is executed.
11:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:48:52 INFO  : 'jtag frequency' command is executed.
11:48:52 ERROR : couldn't read file "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl": no such file or directory
11:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:48:56 ERROR : Failed to get_addr_tag_info
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:03 ERROR : Failed to get_addr_tag_info
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:14 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:49:23 INFO  : Registering command handlers for SDK TCF services
11:49:23 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
11:49:24 INFO  : XSCT server has started successfully.
11:49:24 INFO  : Successfully done setting XSCT server connection channel  
11:49:24 INFO  : Successfully done setting SDK workspace  
11:49:24 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
11:49:24 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:24 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:24 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:24 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:24 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
11:49:27 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:27 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:50 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:49:50 ERROR : Failed to openhw "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf"
Reason: unable to find hardware specification file/project /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
11:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:51:12 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.runs/impl_1/system_wrapper.bit"
11:52:14 INFO  : Registering command handlers for SDK TCF services
11:52:15 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
11:52:16 INFO  : XSCT server has started successfully.
11:52:16 INFO  : Successfully done setting XSCT server connection channel  
11:52:16 INFO  : Successfully done setting SDK workspace  
11:52:16 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
11:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:52:34 INFO  : 'fpga -state' command is executed.
11:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:52:34 INFO  : 'jtag frequency' command is executed.
11:52:34 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:35 INFO  : Context for 'APU' is selected.
11:52:35 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:52:35 INFO  : Context for 'APU' is selected.
11:52:35 INFO  : 'stop' command is executed.
11:52:36 INFO  : 'ps7_init' command is executed.
11:52:37 INFO  : 'ps7_post_config' command is executed.
11:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:39 ERROR : Memory write error at 0x100000. AP transaction timeout
11:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

11:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:52:58 INFO  : 'fpga -state' command is executed.
11:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:52:58 INFO  : 'jtag frequency' command is executed.
11:52:58 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:58 INFO  : Context for 'APU' is selected.
11:52:58 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:52:58 INFO  : Context for 'APU' is selected.
11:52:58 INFO  : 'stop' command is executed.
11:52:58 ERROR : AP transaction error, DAP status f0000021
11:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:53:08 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
11:53:12 INFO  : 'fpga -state' command is executed.
11:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
11:53:12 INFO  : 'jtag frequency' command is executed.
11:53:12 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:12 INFO  : Context for 'APU' is selected.
11:53:12 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:53:12 INFO  : Context for 'APU' is selected.
11:53:12 INFO  : 'stop' command is executed.
11:53:12 ERROR : AP transaction error, DAP status f0000021
11:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:46:54 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
14:46:55 INFO  : XSCT server has started successfully.
14:46:56 INFO  : Successfully done setting XSCT server connection channel  
14:46:56 INFO  : Successfully done setting SDK workspace  
14:46:58 INFO  : Registering command handlers for SDK TCF services
14:46:58 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
14:46:59 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:47:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641995200000,  Project:1641137514000
14:47:08 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:47:10 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
14:47:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:47:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"

14:47:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

14:47:18 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

14:47:18 ERROR : Error updating BSP project MSS files.
14:47:19 INFO  : Updating hardware inferred compiler options for fsbl.
14:47:20 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
14:47:20 INFO  : Clearing existing target manager status.
14:47:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:47:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:49:24 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:49:29 INFO  : 'fpga -state' command is executed.
14:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:49:29 INFO  : 'jtag frequency' command is executed.
14:49:29 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:29 INFO  : Context for 'APU' is selected.
14:49:29 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:49:29 INFO  : Context for 'APU' is selected.
14:49:29 INFO  : 'stop' command is executed.
14:49:30 INFO  : 'ps7_init' command is executed.
14:49:30 INFO  : 'ps7_post_config' command is executed.
14:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:31 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:49:31 INFO  : Memory regions updated for context APU
14:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:31 INFO  : 'con' command is executed.
14:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:49:31 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:51:53 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:51:57 INFO  : Disconnected from the channel tcfchan#1.
14:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:51:58 INFO  : 'fpga -state' command is executed.
14:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:51:59 INFO  : 'jtag frequency' command is executed.
14:51:59 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:59 INFO  : Context for 'APU' is selected.
14:52:00 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:52:00 INFO  : Context for 'APU' is selected.
14:52:00 INFO  : 'stop' command is executed.
14:52:00 INFO  : 'ps7_init' command is executed.
14:52:00 INFO  : 'ps7_post_config' command is executed.
14:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:02 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:52:02 INFO  : Memory regions updated for context APU
14:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:02 INFO  : 'con' command is executed.
14:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:52:02 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
14:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:52:31 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:52:37 INFO  : Disconnected from the channel tcfchan#2.
14:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
14:52:38 INFO  : 'fpga -state' command is executed.
14:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
14:52:39 INFO  : 'jtag frequency' command is executed.
14:52:39 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:39 INFO  : Context for 'APU' is selected.
14:52:39 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:52:39 INFO  : Context for 'APU' is selected.
14:52:39 INFO  : 'stop' command is executed.
14:52:39 INFO  : 'ps7_init' command is executed.
14:52:39 INFO  : 'ps7_post_config' command is executed.
14:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:40 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

14:52:40 INFO  : Memory regions updated for context APU
14:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:40 INFO  : 'con' command is executed.
14:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

14:52:40 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:34:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641998044000,  Project:1641995200000
15:34:34 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:34:37 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
15:34:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:34:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

15:34:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

15:34:41 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:34:41 ERROR : Error updating BSP project MSS files.
15:34:41 INFO  : Updating hardware inferred compiler options for fsbl.
15:34:42 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
15:34:42 INFO  : Clearing existing target manager status.
15:34:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:34:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:36:12 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:36:16 INFO  : Disconnected from the channel tcfchan#3.
15:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:36:36 INFO  : 'fpga -state' command is executed.
15:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:36:36 INFO  : 'jtag frequency' command is executed.
15:36:36 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:36 INFO  : Context for 'APU' is selected.
15:36:36 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:36:36 INFO  : Context for 'APU' is selected.
15:36:36 INFO  : 'stop' command is executed.
15:36:37 INFO  : 'ps7_init' command is executed.
15:36:37 INFO  : 'ps7_post_config' command is executed.
15:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:38 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:36:38 INFO  : Memory regions updated for context APU
15:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:38 INFO  : 'con' command is executed.
15:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:36:38 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:37:00 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:37:06 INFO  : Disconnected from the channel tcfchan#4.
15:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:37:07 INFO  : 'fpga -state' command is executed.
15:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:37:07 INFO  : 'jtag frequency' command is executed.
15:37:07 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:07 INFO  : Context for 'APU' is selected.
15:37:07 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:37:07 INFO  : Context for 'APU' is selected.
15:37:07 INFO  : 'stop' command is executed.
15:37:08 INFO  : 'ps7_init' command is executed.
15:37:08 INFO  : 'ps7_post_config' command is executed.
15:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:09 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:37:09 INFO  : Memory regions updated for context APU
15:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:09 INFO  : 'con' command is executed.
15:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:37:09 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:37:34 INFO  : Disconnected from the channel tcfchan#5.
15:37:35 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:37:50 INFO  : Registering command handlers for SDK TCF services
15:37:50 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
15:37:51 INFO  : XSCT server has started successfully.
15:37:51 INFO  : Successfully done setting XSCT server connection channel  
15:37:51 INFO  : Successfully done setting SDK workspace  
15:37:51 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
15:37:51 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:37:57 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:38:04 INFO  : 'fpga -state' command is executed.
15:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:38:04 INFO  : 'jtag frequency' command is executed.
15:38:04 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:04 INFO  : Context for 'APU' is selected.
15:38:04 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:38:04 INFO  : Context for 'APU' is selected.
15:38:04 INFO  : 'stop' command is executed.
15:38:05 INFO  : 'ps7_init' command is executed.
15:38:05 INFO  : 'ps7_post_config' command is executed.
15:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:06 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:38:06 INFO  : Memory regions updated for context APU
15:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:06 INFO  : 'con' command is executed.
15:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:38:06 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:51:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1641999038000,  Project:1641998044000
15:51:38 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:51:40 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
15:51:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:51:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

15:51:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

15:51:45 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:51:45 ERROR : Error updating BSP project MSS files.
15:51:45 INFO  : Updating hardware inferred compiler options for fsbl.
15:51:46 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
15:51:46 INFO  : Clearing existing target manager status.
15:51:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:51:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:52:22 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:52:31 INFO  : Disconnected from the channel tcfchan#1.
15:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:53:00 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:53:07 INFO  : 'fpga -state' command is executed.
15:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:53:07 INFO  : 'jtag frequency' command is executed.
15:53:07 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:07 INFO  : Context for 'APU' is selected.
15:53:07 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:53:07 INFO  : Context for 'APU' is selected.
15:53:07 INFO  : 'stop' command is executed.
15:53:08 INFO  : 'ps7_init' command is executed.
15:53:08 INFO  : 'ps7_post_config' command is executed.
15:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:09 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:53:09 INFO  : Memory regions updated for context APU
15:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:09 INFO  : 'con' command is executed.
15:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:53:09 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:55:36 INFO  : Disconnected from the channel tcfchan#2.
15:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
15:55:37 INFO  : 'fpga -state' command is executed.
15:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
15:55:37 INFO  : 'jtag frequency' command is executed.
15:55:37 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:37 INFO  : Context for 'APU' is selected.
15:55:38 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:55:38 INFO  : Context for 'APU' is selected.
15:55:38 INFO  : 'stop' command is executed.
15:55:39 INFO  : 'ps7_init' command is executed.
15:55:39 INFO  : 'ps7_post_config' command is executed.
15:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:40 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

15:55:40 INFO  : Memory regions updated for context APU
15:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:40 INFO  : 'con' command is executed.
15:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

15:55:40 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
15:57:10 INFO  : Disconnected from the channel tcfchan#3.
15:57:11 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:07:43 INFO  : Registering command handlers for SDK TCF services
16:07:44 INFO  : Launching XSCT server: xsct -n -interactive /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/temp_xsdb_launch_script.tcl
16:07:45 INFO  : XSCT server has started successfully.
16:07:45 INFO  : Successfully done setting XSCT server connection channel  
16:07:45 INFO  : Successfully done setting SDK workspace  
16:07:45 INFO  : Processing command line option -hwspec /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
16:07:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:07:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1642000031000,  Project:1641999038000
16:07:46 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf.
16:07:46 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
16:07:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:07:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

16:07:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

16:07:50 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:07:50 ERROR : Error updating BSP project MSS files.
16:07:51 INFO  : Updating hardware inferred compiler options for fsbl.
16:07:51 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:07:52 INFO  : Clearing existing target manager status.
16:07:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:07:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:09:11 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:09:25 INFO  : 'fpga -state' command is executed.
16:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:09:26 INFO  : 'jtag frequency' command is executed.
16:09:26 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:26 INFO  : Context for 'APU' is selected.
16:09:26 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:09:26 INFO  : Context for 'APU' is selected.
16:09:26 INFO  : 'stop' command is executed.
16:09:26 INFO  : 'ps7_init' command is executed.
16:09:26 INFO  : 'ps7_post_config' command is executed.
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:27 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:09:28 INFO  : Memory regions updated for context APU
16:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:28 INFO  : 'con' command is executed.
16:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:09:28 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:13:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1642000412000,  Project:1642000031000
16:13:58 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:14:00 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
16:14:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:14:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

16:14:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

16:14:04 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:14:04 ERROR : Error updating BSP project MSS files.
16:14:04 INFO  : Updating hardware inferred compiler options for fsbl.
16:14:05 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:14:05 INFO  : Clearing existing target manager status.
16:14:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:14:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:15:06 INFO  : Disconnected from the channel tcfchan#1.
16:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:15:26 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:15:33 INFO  : 'fpga -state' command is executed.
16:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:15:33 INFO  : 'jtag frequency' command is executed.
16:15:33 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:33 INFO  : Context for 'APU' is selected.
16:15:33 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:15:33 INFO  : Context for 'APU' is selected.
16:15:33 INFO  : 'stop' command is executed.
16:15:33 INFO  : 'ps7_init' command is executed.
16:15:33 INFO  : 'ps7_post_config' command is executed.
16:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:35 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:15:35 INFO  : Memory regions updated for context APU
16:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:35 INFO  : 'con' command is executed.
16:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:15:35 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:22:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1642000938000,  Project:1642000412000
16:22:37 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:22:39 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
16:22:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:22:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

16:22:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

16:22:43 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:22:43 ERROR : Error updating BSP project MSS files.
16:22:44 INFO  : Updating hardware inferred compiler options for fsbl.
16:22:44 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:22:44 INFO  : Clearing existing target manager status.
16:22:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:22:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:23:37 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:23:43 INFO  : Disconnected from the channel tcfchan#2.
16:23:47 ERROR : no targets found with "jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Running)
  4* xc7z020
16:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:23:58 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:24:05 INFO  : 'fpga -state' command is executed.
16:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:24:05 INFO  : 'jtag frequency' command is executed.
16:24:05 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:05 INFO  : Context for 'APU' is selected.
16:24:05 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:24:05 INFO  : Context for 'APU' is selected.
16:24:05 INFO  : 'stop' command is executed.
16:24:05 INFO  : 'ps7_init' command is executed.
16:24:05 INFO  : 'ps7_post_config' command is executed.
16:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:07 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:24:07 INFO  : Memory regions updated for context APU
16:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:07 INFO  : 'con' command is executed.
16:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:24:07 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
16:46:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1642002391000,  Project:1642000938000
16:46:42 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:46:47 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
16:46:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:46:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

16:46:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

16:46:50 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:46:50 ERROR : Error updating BSP project MSS files.
16:46:51 INFO  : Updating hardware inferred compiler options for fsbl.
16:46:52 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
16:46:52 INFO  : Clearing existing target manager status.
16:46:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:46:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:48:28 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:48:33 INFO  : Disconnected from the channel tcfchan#3.
16:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
16:48:49 INFO  : 'fpga -state' command is executed.
16:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
16:48:49 INFO  : 'jtag frequency' command is executed.
16:48:49 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:49 INFO  : Context for 'APU' is selected.
16:48:49 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:48:49 INFO  : Context for 'APU' is selected.
16:48:49 INFO  : 'stop' command is executed.
16:48:50 INFO  : 'ps7_init' command is executed.
16:48:50 INFO  : 'ps7_post_config' command is executed.
16:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:51 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

16:48:51 INFO  : Memory regions updated for context APU
16:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:51 INFO  : 'con' command is executed.
16:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

16:48:51 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
17:01:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1642003254000,  Project:1642002391000
17:01:52 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:01:55 INFO  : Copied contents of /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper.hdf into /system_wrapper_hw_platform_0/system.hdf.
17:01:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:01:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.firefox"

17:01:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-switcheroo-control.service-2Oofhj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.spotify"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-colord.service-mYgBKh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-resolved.service-KXYcih"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-timesyncd.service-WUYaSg"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-upower.service-EKFari"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-ee870634b354411dbbe9f797481b46a9-systemd-logind.service-zKsadh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/snap.snap-store"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/tracker-extract-files.125"

17:01:58 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

17:01:58 ERROR : Error updating BSP project MSS files.
17:01:59 INFO  : Updating hardware inferred compiler options for fsbl.
17:02:00 INFO  : Updating hardware inferred compiler options for pcam_vdma_hdmi.
17:02:00 INFO  : Clearing existing target manager status.
17:02:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:02:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
17:02:47 INFO  : FPGA configured successfully with bitstream "/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:02:51 INFO  : Disconnected from the channel tcfchan#4.
17:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A" && level==0} -index 1' command is executed.
17:02:58 INFO  : 'fpga -state' command is executed.
17:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3C3A' is selected.
17:02:59 INFO  : 'jtag frequency' command is executed.
17:02:59 INFO  : Sourcing of '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:59 INFO  : Context for 'APU' is selected.
17:02:59 INFO  : Hardware design information is loaded from '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:02:59 INFO  : Context for 'APU' is selected.
17:02:59 INFO  : 'stop' command is executed.
17:02:59 INFO  : 'ps7_init' command is executed.
17:02:59 INFO  : 'ps7_post_config' command is executed.
17:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:01 INFO  : The application '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
loadhw /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
dow /home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/pcam_vdma_hdmi/Debug/pcam_vdma_hdmi.elf
----------------End of Script----------------

17:03:01 INFO  : Memory regions updated for context APU
17:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:01 INFO  : 'con' command is executed.
17:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3C3A"} -index 0
con
----------------End of Script----------------

17:03:01 INFO  : Launch script is exported to file '/home/robbe/Desktop/Github/FPGA_Project/code/Zybo-Z7-20-pcam-5c-2016.4-1_original/Zybo-Z7-20-pcam-5c/proj/pcam-5c.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pcam_vdma_hdmi.elf_on_local.tcl'
17:06:54 INFO  : Disconnected from the channel tcfchan#5.
17:06:54 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
