set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {4bit_ripple_carry_adder.vho 4bit_ripple_carry_adder_vhd.sdo}}
}
