<!DOCTYPE HTML>
<html>
<head>
  <meta http&ndash;equiv="Content&ndash;Type" content="text/html; charset=windows&ndash;1251">
  <title>Abstract&mdash;Research of methods for creating algorithms for the synthesis of programs based on the hardware description languages in CAD systems for computing equipment&mdash;Andrew Khvishuk</title>
  <link rel="stylesheet" type="text/css" href="../css/master_style.css">
</head>

<body lang="en">
<div class="container">
	<div id="topblock">
		<div id="langbox">
			<a href="index.htm">Ru</a> &nbsp; 
			<a href="indexu.htm">Ua</a>  
		</div>
		<div id="donntu">
			<a href="http://donntu.org/index.php?lang=eng" target=_blank>DonNTU</a> &nbsp; 
			<a href="http://masters.donntu.org/indexe.htm" target=_blank>Masters' portal</a>
		</div>
	</div>

	<div id="header">
		<div id="photomag">
			<a href="../khvishuk_big.jpg"><img src="../photo.jpg" width=180 height=240 title="DonNTU Master Andrew Khvishuk" alt="DonNTU Master Andrew Khvishuk"></a>
		</div>
		<div id="headertext">
			<h1 class="hdr">Andrew Khvishuk</h1>
			<h3 class="hdr">Faculty	of computer science and technology</h3>
			<h3 class="hdr">Department	of software engineering</h3>
			<h3 class="hdr">Speciality <q>Computer-aided design systems</q></h3>
			<h2 class="hdr">Research of methods for creating algorithms for the synthesis of programs based on the hardware description languages in CAD systems for computing equipment</h2>
			<h3 class="hdr">Scientific adviser: Professor A.Grigoriev</h3>
		</div>
	</div>

	<div id="middleblock">
	
		<div id="menu">
			<a class="button color" href="../indexe.htm">Resume</a>
			<a class="button colorfix">Abstract</a>
		</div>
	
		<div id="maintext">
		
			<h1>Abstract</h1>
			<div class = "comment">
				<p> When writing this abstract the master's work is not completed yet. Final Completion: June 2019. The full text of the work and materials on the topic can be obtained from the author or his manager after the specified date. </ P>
			</div>
			<h2>Content</h2>
			<ul class=content>
				<li class=ct1><a href="#p0">Introduction</a>
				<li class=ct1><a href="#p1">1. Theme urgency</a>
				<li class=ct1><a href="#p2">2. Goal and tasks of the research</a>
				<li class=ct1><a href="#p3">3. Review of research and development</a>
				<li class=ct1><a href="#p31">3.1 Review of international sources</a>
				<li class=ct1><a href="#p32">3.2 Review of local sources</a>
				<li class=ct1><a href="#p4">4. CAD Analysis Vilado by Xilinx</a>
				<li class=ct1><a href="#p5">5. Using TMO for the organization of logical inference</a>
				<li class=ct1><a href="#p6">6. Task setting and description of the developed add-in</a>
				<li class=ct1><a href="#p4">Conclusion</a>
				<li class=ct1><a href="#ref">References</a>
			</ul>
			
			<a name="p0"></a>
			<h2>Introduction</h2>
			
			<p>Today, FPGA design is one of the fastest growing subject areas. This is due to the fact that the number of different gadgets, for which chips are needed, only grows, and every year it is only stronger. The need to provide the market with the necessary volume of products forces engineers to reduce the time of manufacture of the final product, and, as a result, automate the design process.
			</p>
					
			<p> The effectiveness of design processes in any subject areas is largely determined by the availability and degree of development of tools that allow the designer to formalize and reuse expert techniques for designing certain products. Design techniques are designed to significantly simplify designer solution of the design problem, based on the requirements of the technical specifications for the product (TK). Such tools allow you to create design techniques, save them, edit, and - apply as needed. The effect in this case is to reduce the time and complexity of the process of making design decisions.
			</p>
					
			<a name="p1"></a>
			<h2>1. Theme urgency</h2>
					
			<p>When designing FPGAs, engineers use the most advanced software systems that take on such cost-consuming operations as circuit tracing, time analysis, checking for inconsistencies and errors, etc. But to work with any of the packages that now exist on the market, the designer must still have a high level of domain knowledge. In addition, for leading companies in the field of computer engineering design (and not only for them) there is a problem: <q>How to preserve the knowledge and experience of employees?</q> And, moreover: <q>How to extract practical benefits from this?</q>.
					</p>
					
					<p>In this regard, the following task arises: the creation of a knowledge base of FPGA design. The knowledge base, at the moment, is the most modern and technological solution in the field of data storage. It will allow not only to preserve the experience gained by years of employees, but also be able to apply it to the synthesis of new products&nbsp;<a href="#ref1">[1]</a>.</p>
					
					<a name="p2"></a>
					<h2>2. Goal and tasks of the research</h2>
					
					<p>The purpose of the study of this work is:</p>
					<ol>
						<li>Analyze existing CAD FPGA and identify their main positive qualities;</li>
						<li>Analyze existing approaches to create logical inference machines;</li>
						<li>Choose the best approach to implement the knowledge base and justify the decision.</li>
						<li>Describe the structure of the software being developed.</li>
					</ol>
					<p><span class=itl>The object of study</span> of this work is the practical implementation of the knowledge base in the form of add-on CAD CEA.</p>
		
					<a name="p3"></a>
					<h2>3. Review of research and development</h2>
		
					<a name="p31"></a>
					<h3>3.1 Review of international sources</h3>
		
					<p>
						AT work <q>Automated sports rim design in CAD system</q> M.S.&nbsp;Abdul Karim и Ahmad&nbsp;Zulhakim Ab&nbsp;Rashid&nbsp;<a href="#ref2">[2]</a>
						explore cosiness ways to create automation at the design stage to reduce the design time within the computer-aided design (CAD) package. It became clear that one of the most effective ways to implement automation in design is to automate the repetitive steps that must be performed each time a part is created. This project was aimed at developing a way to automate repetitive steps, and a case study was conducted on the design of the wheel rim.
					</p>
					<p>AT work <q>A Methodology of Knowledge Management Based on Ontology in Collaborative Design</q>
						Junming&nbsp;Hou, Chong&nbsp;Su, Yingying&nbsp;Su, Wanshan&nbsp;Wang&nbsp;<a href="#ref3">[3]</a> proposed methodology of knowledge management in the joint design, introduces the concept of collaborative design and knowledge management, as well as introduced the expression of knowledge based on ontology.
					</p>
					
					<a name="p32"></a>
					<h3>3.2 Overview of local sources</h3>
					
					<p>Among the masters of DonNTU are the following publications.</p>
					
					<p>In the master's work Oh.B.&nbsp;Malyavka<q>Исследование способов организации построения 
						инструментальной интеллектуальной оболочки для проектирования сложных объектов на 
						базе экспертных методик</q>&nbsp;<a href="#ref5">[5]</a> promoted analysis of existing tools Build oeniya CAD, improvements to existing algorithms. An assessment of their efficiency was carried out and a toolkit was built with their help for automating the creation of problem-oriented CAD systems.
					</p>
					
					<a name="p4"></a>
					<h2>4. CAD Analysis Vivado by Xilinx</h2>

					<p>Vivado Design Suite &mdash; is a software package developed by Xilinx for the synthesis and analysis of HDL projects , replacing the Xilinx ISE with additional functions for developing systems on chips ( System on Chip , SoC ) and high level synthesis ( High - Level) Synthesis ) . Unlike ISE, which was used for modeling ModelSim , Vivado System Edition includes an integrated logic simulator&nbsp;<a href="#ref7">[7]</a>.</p>
		
					<p>Vivado allows developers to synthesize projects, perform time analysis, study RTL diagrams, simulate the project's response to various influences and customize the target device with the help of a programmer. Vivado is an Xilinx FPGA product development environment, closely related to the architecture of such chips, and cannot be used with other manufacturers' FPGA products.</p>
		
					<p>The composition of Vivado The following components are included:</p>
		
					<ul>
						<li><span class="bld">Vivado compiler High-Level Synthesis</span> allows you to describe C, C ++ and SystemC schemas for Xilinx devices without the need to create an RTL manually. Vivado HLS is widely considered to increase developer productivity, and it is confirmed that it supports C ++ classes , templates, functions, and operator overloading. In Vivado 2014.1 adds support for automatic conversion OpenCL kernels in the IP for Xilinx devices. OpenCL cores are programs that run on different platforms CPU, GPU and FPGA.
						</li>
						
						<div class="img">
							<img src="images/image1.gif" alt="Simplified design route in Vivado HLS">
							<p class="imgcaption">Figure 1 &mdash; Simplified design route in Vivado HLS</p>
							<p class="imgcaption">(animation: 8 frames, delay 2s, 8 cycles of repeating, 39,8 KB)</p>
						</div>
		
						<li><span class="bld">Vivado Simulator</span> &mdash; compiled language simulator that supports mixed languages, TCL scripts, encrypted IP, and advanced validation.
						</li>
		
						<div class="img">
							<img src="images/image2.jpg" alt="Example of simulation in Vivado Similator">
							<p class="imgcaption">Figure 2 &mdash; Example of simulation in Vivado Similator</p>
						</div>
		
						<li><span class="bld">Vivado IP Integrator</span> allows engineers to quickly integrate and configure IP from the Xilinx large IP library . The integrator is also configured for MathWorks projects. Simulink, created using the Xilinx system generator and high-level Vivado synthesis .
						</li>
		
						<div class="img">
							<img src="images/image3.jpg" alt="Design process using Vivado IP Integrator">
							<p class="imgcaption">Figure 3 &mdash; Design process using Vivado IP Integrator</p>
						</div>
		
						<li><span class="bld">Vivado TCL Store</span> &mdash; is a scripting system for developing add-ons for Vivado , and you can use it to add and modify Vivado features . TCL stands for Tool Command Language is the scripting language on which Viv ado itself is based . All basic Vivado functions can be called and controlled via TCL scripts.
						</li>
					</ul>
		
					<p>From the above, the following advantages and disadvantages of Vivado CAD software can be identified. Design Suite :</p>
		
					<ul><p><span class="underline">Advantages:</span></p>
						<li>Availability of powerful tools to automate the process of tracing, placement, temporary analysis of schemes.</li>
						<li> Availability of tools for high-level circuit synthesis in C , C ++ and System - C languages.</li>
						<li>The possibility of managing the entire development cycle using the script language Tcl.</li>
						<li>Ability to design circuits using various methodologies: RTL - descriptions, IP - cores, hardware description languages, high level synthesis.</li>
					</ul>
		
					<ul><p><span class="underline">Disadvantages:</span></p>
						<li>There is no possibility of specifying a design algorithm as a design technique for a certain class of devices with the subsequent re-use of this algorithm.</li>
						<li>Для работы с САПР Vivado Design Suite проектировщик должен обладать высоким уровнем знания предметной области.To work with Vivado CAD Design Suite the designer must have a high level of knowledge of the subject area.</li>
					</ul>

					<a name="p5"></a>
		
					<h2>5. Using TMO for the organization of logical inference.</h2>

					<p>The use of set-theoretic operations (TMO) for the organization of logical inference was described in detail in the works of A.&nbspGrigoryev.&nbsp;<a href="#ref10">[10&ndash;12]</a>.
					</p>
		
					<p>Briefly present the principle of operation of the logical inference engine based on TMT can be as follows :</p>
		
					<ul>
						<li>They are implemented (TMO) over the existing prototypes as a combination of structural components that have certain features;</li>
						<li>By lassification of a separate level, there is an AND-OR tree, where each node has a list of prototypes that have a given prize (input-output).</li>
						<li>The search for the required solution (prototype) is carried out through a dialogue, where each step involves the selection of a specific OR node followed by the continuation of the dialogue.</li>
						<li>After the selection step, the remaining prototypes are narrowed down, as well as the removal of those OR nodes, where the number of prototypes has reached 0.</li>
					</ul>
		
					<a name="p6"></a>
		
					<h2>6. Task setting and description of the add-in under development </h2>
		
					<p>As in all considered CADs there are such disadvantages as: 1) the inability to specify the design algorithm as a design technique for a certain class of devices with the subsequent re- use of this algorithm; 2) high requirements to the level of knowledge of the designer of the subject area; then there is a corresponding task: to create a software add-on over CAD FPGA for the possibility of creating a design algorithm for its reuse.
					</p>
		
					<p>The developed software must meet the following requirements:</p>
		
					<ol>
						<li>The software add-on is created to summarize the user experience, which will later be used to create new products. Therefore, the existing component libraries should be fed into the system. It is assumed that they are already debugged and do not need to be checked.
						</li>
						<li>The add-in should simplify the design process by automating it.</li>
						<li> The system should reduce the requirements for the level of knowledge of the designer.</li>
						<li> The system should reduce the requirements for the level of knowledge of the designer.
						</li>
						<li>The logical conclusion of the program should be organized with the help of TMT. The choice in favor of this campaign was made for the following reasons:
							<ol>
								<li>When using packages like Clips and Protege increases the requirements for the designer in the field of knowledge organization.</li>
								<li>In addition, there is a need to customize the software interaction between Clips / Protege and the superstructure above CAD.</li>
								<li>The approach with the use of TMT requires us to only program implementation of the approach itself.</li>
							</ol>
						</li>
						<li>The system should implement the so-called <q>stupid expert</q> approach&nbsp;<a href="#ref13">[13]</a>. 
							A <q>stupid expert</q> &mdash; is a designer who lacks knowledge organization skills. In this case, the system itself undertakes all the work on the organization of knowledge (training, building a decision tree, the logical conclusion).
						</li>
						<li>The system should be implemented as a superstructure over the Vivado CAD system. Design Suite , because it is the most advanced of all considered packages and one of the most popular among designers.
						</li>
					</ol>
		
					<a name="p7"></a>
		
					<h2>Conclusion</h2>
					
					<p>As a result of research work, materials were collected and studied on issues related to the theme of master's work.
					</p>
					
					<p>The study analyzed the existing CAD REA, methods for creating logical inference machines, described the structure of the software being developed.					</p>
									
					<p>Automation of the design process is an important task , as it will significantly reduce the development time of the final product. In addition, today it is not fully implemented, and the one who makes it the first will have a significant advantage over competitors.
					</p>
					
			<a name="ref"></a>
			<h2>References</h2>
			<ol>
				<li><a name="ref1"></a>Хвищук,&nbsp;А.Ю. Современные средства генерирования VHDL описаний аппаратуры при проектировании программируемых схем FPGA / Хвищук&nbsp;А.Ю., Григорьев&nbsp;А.В. // Микроелектроника и информатика &mdash; 2018. 25&ndash;я Всеросийская межвузовская научно&ndash;техническая конференция студентов и аспирантов: тезисы докладов. &mdash; М.:МИЭТ, 2018. &mdash; 316 с.</li>
				<li><a name="ref2"></a>Automated sports rim design in CAD system [Электронный ресурс] // IEEE Xplore Digital Library. &mdash; Режим доступа: <a href="https://ieeexplore.ieee.org/document/8376856/" target="_blank">https://ieeexplore.ieee.org/document/8376856/</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref3"></a>A Methodology of Knowledge Management Based on Ontology in Collaborative Design [Электронный ресурс] // IEEE Xplore Digital Library. &mdash; Режим доступа: <a href="https://ieeexplore.ieee.org/document/4739796" target="_blank">https://ieeexplore.ieee.org/document/4739796</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref4"></a>Базы знаний интеллектуальных систем / Т.А.&nbsp;Гаврилова, В.Ф.&nbsp;Хорошевский &mdash; СПб: Питер, 2000. &mdash; 384 с.</li>
				<li><a name="ref5"></a>Исследование способов организации построения инструментальной интеллектуальной оболочки для проектирования сложных объектов на базе экспертных методик [Электронный ресурс] // Портал магистров ДонНТУ. &mdash; Режим доступа: <a href="http://masters.donntu.org/2009/fvti/malyavka/diss/index.htm" target="_blank">http://masters.donntu.org/2009/fvti/malyavka/diss/index.htm</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref6"></a>Процесс проектирования цифровых устройств с использованием ПЛИС [Электронный ресурс] // Электронная Образовательная Система МГТУ им. Н.Э.Баумана &mdash; Режим доступа: <a href="http://e-learning.bmstu.ru/moodle/pluginfile.php/2910/mod_resource/content/3/%D0%AD%D0%92%D0%9C_5.pdf" target="_blank">http://e-learning.bmstu.ru/moodle/pluginfile.php/2910/mod_resource/content/3/%D0%AD%D0%92%D0%9C_5.pdf</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref7"></a>Wikipedia contributors. (2018, December 26). Xilinx Vivado. In Wikipedia, The Free Encyclopedia. Retrieved 23:09, January 8, 2019, from <a href="https://en.wikipedia.org/w/index.php?title=Xilinx_Vivado&oldid=875403824" target="_blank">https://en.wikipedia.org/w/index.php?title=Xilinx_Vivado&oldid=875403824</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref8"></a>Wikipedia contributors. (2018, November 22). Intel Quartus Prime. In Wikipedia, The Free Encyclopedia. Retrieved 23:12, January 8, 2019, from <a href="https://en.wikipedia.org/w/index.php?title=Intel_Quartus_Prime&oldid=870064844" target="_blank">https://en.wikipedia.org/w/index.php?title=Intel_Quartus_Prime&oldid=870064844</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref13"></a>CLIPS [Электронный ресурс] : Материал из Википедии &mdash; свободной энциклопедии : Версия 95978215, сохранённая в 12:57 UTC 29 октября 2018 / Авторы Википедии // Википедия, свободная энциклопедия. &mdash; Электрон. дан. &mdash; Сан-Франциско: Фонд Викимедиа, 2018. &mdash; Режим доступа: <a href="https://ru.wikipedia.org/?oldid=95978215" target="_blank">https://ru.wikipedia.org/?oldid=95978215</a> &mdash; Загл. с экрана.</li>
				<li><a name="ref9"></a>Григорьев&nbsp;А.В. Методы поиска новых решений в специализированной инструментальной оболочке для создания интеллектуальных САПР // Десятая национальная конференция по искусственному интеллекту с международным участием КИИ&ndash;2006 (25&ndash;28 сентября 2006г., Обнинск): Труды конференции. &mdash; №. 3. &mdash; С. 1031&ndash;1046.</li>
				<li><a name="ref10"></a>Григорьев&nbsp;А.В. Теоретико&ndash;множественные операции над грамматиками как инструментарий для построения интеллектуальных САПР // XIII национальная конференция по искусственному интеллекту с международным участием КИИ&ndash;2012 (16&ndash;20 октября 2012 г., Белгород, Россия): Труды конференции. В 4&ndash;т., Белгород: Изд&ndash;во БГТУ, 2012, Т.3, с.202&ndash;209</li>
				<li><a name="ref11"></a>Григорьев&nbsp;А.В., Каспаров&nbsp;А.А. И/ИЛИ-ДЕРЕВО КАК СРЕДСТВО АБСТРАКТНОГО ПРЕДСТАВЛЕНИЯ БАЗЫ ЗНАНИЙ. &mdash; 2002.</li>
				<li><a name="ref12"></a>Григорьев&nbsp;А.В. Пути создания интеллектуальных САПР при различных уровнях квалификации экспертов //Донецк: ИПИИ МОН и НАН Украины <q>Наука и образование</q>. &mdash; 2005. &mdash; С. 758&ndash;763.</li>
			</ol>
		
		</div> <!--  maintext -->
	
	</div> <!-- middleblock -->

	<div id="menub">
		<a class="mitemb" href="../indexe.htm">Resume</a>
	</div>
</div>
</body>
</html>
