rotate_left_n rotate_left_n
reverse_case_with_unique_modifier reverse_case_with_unique_modifier
rotate_right_n rotate_right_n
rtlcDiv_m_rtlsim_sign_div_8_8_8 rtlcDiv_m_rtlsim_sign_div_8_8_8
rtlcDiv_m_rtlsim_uns_div_4_4_4 rtlcDiv_m_rtlsim_uns_div_4_4_4
bus_xor bus_xor
simple_fsm simple_fsm
ff_asynchronous_reset ff_asynchronous_reset
simple_alu simple_alu
count_ones count_ones
reverse_case_without_modifier reverse_case_without_modifier
M_RTLSIM_UNS_DIV_4_4_4 M_RTLSIM_UNS_DIV_4_4_4
status_reg status_reg
priority_encoder priority_encoder
M_RTLSIM_SIGN_DIV_8_8_8 M_RTLSIM_SIGN_DIV_8_8_8
dataflow dataflow
rtlcDiv_m_rtlsim_uns_div_8_8_8 rtlcDiv_m_rtlsim_uns_div_8_8_8
algorithmic_multiplier algorithmic_multiplier
unsigned_adder unsigned_adder
address_range_decode_1 address_range_decode_1
exponential exponential
ff_no_reset ff_no_reset
mux2to1 mux2to1
srff srff
ff_synchronous_reset ff_synchronous_reset
bitwise_unit bitwise_unit
M_RTLSIM_UNS_DIV_8_8_8 M_RTLSIM_UNS_DIV_8_8_8
find_lowest_bit find_lowest_bit
signed_adder signed_adder
jcounter_bad jcounter_bad
signed_comparator signed_comparator
priority_bcd_encoder priority_bcd_encoder
priority_interrupt_decoder priority_interrupt_decoder
enable_ff enable_ff
mux_with_latch mux_with_latch
bcd_encoder bcd_encoder
find_bit_in_range find_bit_in_range
latch latch
latch_pipeline latch_pipeline
find_bit_in_range_2 find_bit_in_range_2
reg32 reg32
simple_spi simple_spi
jcounter jcounter
#LEGALIZEDMOD_COUNTER 0
