// Seed: 3093600475
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    output supply1 id_11
    , id_32,
    input tri id_12,
    input supply0 id_13,
    input uwire id_14,
    input tri0 id_15,
    input wor id_16,
    input tri1 id_17,
    input supply0 id_18,
    output tri0 id_19,
    input wand id_20,
    input wire id_21,
    output wire id_22
    , id_33,
    input tri0 id_23,
    input tri1 id_24,
    input uwire id_25,
    input tri0 id_26,
    output tri1 id_27,
    output tri id_28,
    input tri0 id_29,
    output supply1 id_30
);
  assign id_32 = id_17;
  module_0();
  tri0 id_34 = id_13;
  assign id_9 = id_3;
  assign id_2 = id_3;
  wire id_35;
  wire id_36;
  assign id_33 = 1;
  xor (
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_26,
      id_29,
      id_3,
      id_32,
      id_33,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
endmodule
