# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 22:57:53  February 13, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		main_module_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY main_module
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:57:53  FEBRUARY 13, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE dancing_led.v
set_global_assignment -name VERILOG_FILE clockconverter.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name VERILOG_FILE score_controller.v
set_global_assignment -name VERILOG_FILE bcd_to_seven.v
set_global_assignment -name VERILOG_FILE main_module.v
set_location_assignment PIN_W26 -to button_L
set_location_assignment PIN_G26 -to button_R
set_location_assignment PIN_N2 -to clk50
set_location_assignment PIN_AE23 -to leds[0]
set_location_assignment PIN_AF23 -to leds[1]
set_location_assignment PIN_AD12 -to leds[17]
set_location_assignment PIN_AE12 -to leds[16]
set_location_assignment PIN_AE13 -to leds[15]
set_location_assignment PIN_AF13 -to leds[14]
set_location_assignment PIN_AE15 -to leds[13]
set_location_assignment PIN_AD15 -to leds[12]
set_location_assignment PIN_AC14 -to leds[11]
set_location_assignment PIN_AA13 -to leds[10]
set_location_assignment PIN_Y13 -to leds[9]
set_location_assignment PIN_AA14 -to leds[8]
set_location_assignment PIN_AC21 -to leds[7]
set_location_assignment PIN_AD21 -to leds[6]
set_location_assignment PIN_AD23 -to leds[5]
set_location_assignment PIN_AD22 -to leds[4]
set_location_assignment PIN_AC22 -to leds[3]
set_location_assignment PIN_AB21 -to leds[2]
set_location_assignment PIN_AA20 -to sw1
set_location_assignment PIN_AE22 -to sw2
set_location_assignment PIN_L3 -to lines1[6]
set_location_assignment PIN_L2 -to lines1[5]
set_location_assignment PIN_L9 -to lines1[4]
set_location_assignment PIN_L6 -to lines1[3]
set_location_assignment PIN_L7 -to lines1[2]
set_location_assignment PIN_P9 -to lines1[1]
set_location_assignment PIN_N9 -to lines1[0]
set_location_assignment PIN_AF10 -to lines2[6]
set_location_assignment PIN_AB12 -to lines2[5]
set_location_assignment PIN_AC12 -to lines2[4]
set_location_assignment PIN_AD11 -to lines2[3]
set_location_assignment PIN_AE11 -to lines2[2]
set_location_assignment PIN_V14 -to lines2[1]
set_location_assignment PIN_V13 -to lines2[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_V2 -to reset
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top