// Seed: 2058064286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output supply0 id_9;
  input wire id_8;
  inout tri1 id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_13;
  wire  id_14;
  assign id_7 = -1'h0;
  struct packed {logic id_15;} [1 : 1] id_16;
  assign id_9 = id_1 - 1'h0;
  wire [1 : 1] id_17;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always #((id_2) & 1 & id_2);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1
  );
  wire id_4;
endmodule
