/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/diag/prdf/common/plat/odyssey/prdfOdysseyPlugins_common.C $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022,2024                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
// Framework includes
#include <iipServiceDataCollector.h>
#include <iipSystem.h>
#include <prdfExtensibleChip.H>
#include <prdfGlobal_common.H>
#include <prdfPluginMap.H>
#include <UtilHash.H>

// Platform includes
#include <prdfMemDbUtils.H>
#include <prdfMemEccAnalysis.H>
#include <prdfMemUtils.H>
#include <prdfPlatServices.H>

#include <stdio.h>

using namespace TARGETING;

namespace PRDF
{

using namespace PlatServices;

namespace odyssey_ocmb
{

/**
 * @brief  Plugin that initializes the data bundle.
 * @param  i_chip An OCMB chip.
 * @return SUCCESS
 */
int32_t Initialize( ExtensibleChip * i_chip )
{
    #define PRDF_FUNC "[odyssey_ocmb::Initialize] "

    i_chip->getDataBundle() = new OcmbDataBundle( i_chip );

    #ifdef __HOSTBOOT_RUNTIME
    // Initialize the address configuration variable within the OcmbDataBundle
    do
    {
        // Call getMcAddrTrans# to populate those instance variables with data
        // in the MC_ADDR_TRANS registers
        OcmbDataBundle * db = getOcmbDataBundle( i_chip );
        BitStringBuffer temp(64);

        if ( SUCCESS != db->iv_addrConfig.getMcAddrTrans0( temp ) )
        {
            PRDF_ERR( PRDF_FUNC "Failed to initialize mc_addr_trans0 in ocmb "
                      "data bundle for 0x%08x", i_chip->getHuid() );
            break;
        }
        if ( SUCCESS != db->iv_addrConfig.getMcAddrTrans1( temp ) )
        {
            PRDF_ERR( PRDF_FUNC "Failed to initialize mc_addr_trans1 in ocmb "
                      "data bundle for 0x%08x", i_chip->getHuid() );
            break;
        }
        if ( SUCCESS != db->iv_addrConfig.getMcAddrTrans2( temp ) )
        {
            PRDF_ERR( PRDF_FUNC "Failed to initialize mc_addr_trans2 in ocmb "
                      "data bundle for 0x%08x", i_chip->getHuid() );
            break;
        }
        if ( SUCCESS != db->iv_addrConfig.getMcAddrTrans3( temp ) )
        {
            PRDF_ERR( PRDF_FUNC "Failed to initialize mc_addr_trans3 in ocmb "
                      "data bundle for 0x%08x", i_chip->getHuid() );
            break;
        }

    } while(0);
    #endif

    return SUCCESS;

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, Initialize );

/**
 * @brief  During system or unit checkstop analysis, this is used to determine
 *         if a chip has any active recoverable attentions.
 * @param  i_chip     An OCMB chip.
 * @param  o_hasAttns True if a recoverable attention exists on the OCMB.
 * @return SUCCESS.
 */
int32_t CheckForRecovered(ExtensibleChip * i_chip, bool & o_hasAttns)
{
    o_hasAttns = false;

    SCAN_COMM_REGISTER_CLASS * reg = i_chip->getRegister("GFIR_RE");
    if (SUCCESS != reg->Read())
    {
        PRDF_ERR("[CheckForRecovered] GFIR_RE read failed on "
                 "0x%08x", i_chip->getHuid());
    }
    else if (reg->IsBitSet(1) || reg->IsBitSet(8)) // bits 1,8
    {
        o_hasAttns = true;
    }

    return SUCCESS;
}
PRDF_PLUGIN_DEFINE(odyssey_ocmb, CheckForRecovered);

/**
 * @brief  During system checkstop analysis, this is used to determine if a chip
 *         has any active unit checkstop attentions.
 * @param  i_chip     An OCMB chip.
 * @param  o_hasAttns True if a unit checkstop attention exists on the OCMB.
 * @return SUCCESS.
 */
int32_t CheckForUnitCs(ExtensibleChip * i_chip, bool & o_hasAttns)
{
    o_hasAttns = false;

    // Note that OCMB checkstop attentions are all reported as unit checkstops
    // and they do not directly trigger system checkstops.

    SCAN_COMM_REGISTER_CLASS * reg = i_chip->getRegister("GFIR_CS");
    if (SUCCESS != reg->Read())
    {
        PRDF_ERR("[CheckForUnitCs] GFIR_CS read failed on 0x%08x",
                 i_chip->getHuid());
    }
    else if (reg->IsBitSet(1) || reg->IsBitSet(8)) // bits 1,8
    {
        o_hasAttns = true;
    }

    return SUCCESS;
}
PRDF_PLUGIN_DEFINE(odyssey_ocmb, CheckForUnitCs);

/**
 * @brief  Analysis code that is called before the main analyze() function.
 * @param  i_chip     An OCMB chip.
 * @param  io_sc      The step code data struct.
 * @param  o_analyzed True if analysis is done on this chip, false otherwise.
 * @return Non-SUCCESS if an internal function fails, SUCCESS otherwise.
 */
int32_t PreAnalysis( ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc,
                     bool & o_analyzed )
{
    // Check for a channel failure before analyzing this chip.
    o_analyzed = MemUtils::analyzeChnlFail<TYPE_OCMB_CHIP>( i_chip, io_sc );

    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, PreAnalysis );

/**
 * @brief  Plugin function called after analysis is complete but before PRD
 *         exits.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @note   This is especially useful for any analysis that still needs to be
 *         done after the framework clears the FIR bits that were at attention.
 * @return SUCCESS.
 */
int32_t PostAnalysis( ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc )
{
    #define PRDF_FUNC "[odyssey_ocmb::PostAnalysis] "

    #ifdef __HOSTBOOT_RUNTIME

    // If the IUE threshold in our data bundle has been reached, we trigger
    // a channel fail. Once we trigger the channel fail, the system may crash
    // right away. Since PRD is running in the hypervisor, it is possible we
    // may not get the error log. To better our chances, we trigger the port
    // fail here.
    if ( MemEcc::queryIueTh<TYPE_OCMB_CHIP>(i_chip, io_sc) )
    {
       if ( SUCCESS != MemEcc::triggerChnlFail<TYPE_OCMB_CHIP>(i_chip) )
       {
           PRDF_ERR( PRDF_FUNC "triggerChnlFail(0x%08x) failed",
           i_chip->getHuid() );
       }
    }

    #endif // __HOSTBOOT_RUNTIME

    // If there was a channel failure some cleanup is required to ensure
    // there are no more attentions from this channel.
    MemUtils::cleanupChnlFail<TYPE_OCMB_CHIP>( i_chip, io_sc );

    // Cleanup processor FIR bits on the other side of the channel.
    MemUtils::cleanupChnlAttns<TYPE_OCMB_CHIP>( i_chip, io_sc );

    return SUCCESS;

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, PostAnalysis );

//##############################################################################
//
//                             Special plugins
//
//##############################################################################

/**
 * @brief  Returns PRD_NO_CLEAR_FIR_BITS if the primary attention type is
 *         CHECK_STOP or UNIT_CS
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return PRD_NO_CLEAR_FIR_BITS if CHECK_STOP or UNIT_CS attn, else SUCCESS
 */
int32_t returnNoClearFirBits( ExtensibleChip* i_chip,
                              STEP_CODE_DATA_STRUCT& io_sc )
{
    int32_t o_rc = SUCCESS;

    if ( CHECK_STOP == io_sc.service_data->getPrimaryAttnType() ||
         UNIT_CS    == io_sc.service_data->getPrimaryAttnType() ||
         UNIT_CS    == io_sc.service_data->getSecondaryAttnType() )
    {
        o_rc = PRD_NO_CLEAR_FIR_BITS;
    }

    return o_rc;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, returnNoClearFirBits );

/**
 * @brief  Plugin to clear the side-effect mainline IUEs (RDFFIR[17]) when
 *         we get a mainline UE (RDFFIR[14])
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_port Target memory port.
 * @return SUCCESS
 */
int32_t ClearMainlineIue( ExtensibleChip * i_chip,
                          STEP_CODE_DATA_STRUCT & io_sc, uint8_t i_port )
{
    #define PRDF_FUNC "[odyssey_ocmb::ClearMainlineIue] "

    // Note: Odyssey FIRs are write to clear.

    char regName[64];

    sprintf(regName, "RDF_FIR_%x", i_port);

    SCAN_COMM_REGISTER_CLASS * rdffir = i_chip->getRegister(regName);

    rdffir->clearAllBits();
    rdffir->SetBit(18);

    if ( SUCCESS != rdffir->Write() )
    {
        PRDF_ERR( PRDF_FUNC "Write() failed on %s. i_chip huid=0x%08x",
                  regName, i_chip->getHuid() );
    }

    return SUCCESS;

    #undef PRDF_FUNC
}

#define CLEAR_MAINLINE_IUE(POS) \
int32_t ClearMainlineIue_##POS( ExtensibleChip * i_chip, \
                                STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    return ClearMainlineIue(i_chip, io_sc, POS); \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, ClearMainlineIue_##POS );

CLEAR_MAINLINE_IUE(0);
CLEAR_MAINLINE_IUE(1);

/**
 * @brief  Masks the given bit in the given FIR without clearing it.
 * @param  i_chip    OCMB chip.
 * @param  io_sc     The step code data struct.
 * @param  i_bit     The bit position to mask.
 * @param  i_regName The name of the register to mask. Should be the MASK_OR of
 *                   the FIR.
 * @return SUCCESS
 */
int32_t __maskButDontClear(ExtensibleChip * i_chip,
    STEP_CODE_DATA_STRUCT & io_sc, uint8_t i_bit, const char * i_regName)
{
    #define PRDF_FUNC "[odyssey_ocmb::__maskButDontClear] "

    PRDF_ASSERT(nullptr != i_chip);
    PRDF_ASSERT(TYPE_OCMB_CHIP == i_chip->getType());

    #ifdef __HOSTBOOT_MODULE
    // Only mask if at threshold
    if ( io_sc.service_data->IsAtThreshold() )
    {
        SCAN_COMM_REGISTER_CLASS * mask_or = i_chip->getRegister(i_regName);
        mask_or->clearAllBits();
        mask_or->SetBit(i_bit);
        if ( SUCCESS != mask_or->Write() )
        {
            PRDF_ERR( PRDF_FUNC "Write() failed for %s on 0x%08x", i_regName,
                      i_chip->getHuid() );
        }

        // Return PRD_NO_CLEAR_FIR_BITS so the rule code doesn't clear the bit
        return PRD_NO_CLEAR_FIR_BITS;
    }
    #endif

    return SUCCESS;

    #undef PRDF_FUNC
}

//##############################################################################
//
//                             Callout plugins
//
//##############################################################################

/**
 * @brief  Calls out the entire OMI bus interface.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t calloutBusInterface(ExtensibleChip* i_chip,
                            STEP_CODE_DATA_STRUCT& io_sc)
{
    TargetHandle_t rxTrgt = i_chip->getTrgt();
    TargetHandle_t txTrgt = getConnectedParent(rxTrgt, TYPE_OMI);

    calloutBus(io_sc, rxTrgt, txTrgt, HWAS::OMI_BUS_TYPE);

    return SUCCESS;
}
PRDF_PLUGIN_DEFINE(odyssey_ocmb, calloutBusInterface);

/**
 * @brief  Adds all attached DIMMs at HIGH priority.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_port Target memory port.
 * @return SUCCESS
 */
int32_t CalloutAttachedDimmsHigh( ExtensibleChip * i_chip,
                                  STEP_CODE_DATA_STRUCT & io_sc,
                                  uint8_t i_port )
{
    TargetHandle_t memPort = getConnectedChild(i_chip->getTrgt(), TYPE_MEM_PORT,
                                               i_port);

    if (nullptr == memPort)
    {
        PRDF_ERR("odyssey_ocmb::CalloutAttachedDimmsHigh: Could not get child "
                 "MEM_PORT %d from 0x%08x", i_port, i_chip->getHuid());
    }
    else
    {
        for ( auto & dimm : getConnectedChildren(memPort, TYPE_DIMM) )
            io_sc.service_data->SetCallout( dimm, MRU_HIGH );
    }

    return SUCCESS; // nothing to return to rule code
}

#define CALLOUT_ATTACHED_DIMMS_PLUGIN(POS) \
int32_t CalloutAttachedDimmsHigh_##POS( ExtensibleChip * i_chip, \
                                        STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    return CalloutAttachedDimmsHigh(i_chip, io_sc, POS); \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, CalloutAttachedDimmsHigh_##POS );

CALLOUT_ATTACHED_DIMMS_PLUGIN(0);
CALLOUT_ATTACHED_DIMMS_PLUGIN(1);

//##############################################################################
//
//                             MCBIST_FIR
//
//##############################################################################

/**
 * @brief  MCBISTFIR[10] - MCBIST Command Complete.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t McbistCmdComplete( ExtensibleChip * i_chip,
                           STEP_CODE_DATA_STRUCT & io_sc )
{
    #define PRDF_FUNC "[odyssey_ocmb::McbistCmdComplete] "

    // TODO - split between HB and FSP files if needed
    #ifdef __HOSTBOOT_MODULE

    // Tell the TD controller there was a command complete attention.
    OcmbDataBundle * db = getOcmbDataBundle( i_chip );
    if ( SUCCESS != db->getTdCtlr()->handleCmdComplete(io_sc) )
    {
        // Something failed. It is possible the command complete attention has
        // not been cleared. Make the rule code do it.
        return SUCCESS;
    }
    else
    {
        // Everything was successful. Whether we started a new command or told
        // MDIA to do it, the command complete bit has already been cleared.
        // Don't do it again.
        return PRD_NO_CLEAR_FIR_BITS;
    }

    #else

    PRDF_ERR( PRDF_FUNC "not supported on FSP" );
    PRDF_ASSERT(false); // This is definitely a code bug.

    return SUCCESS;

    #endif

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, McbistCmdComplete );

//##############################################################################
//
//                             DLX_FIR
//
//##############################################################################

/**
 * @brief  Plugin that collects OMI fail related FFDC registers from the OMIC.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t CollectOmiFfdc( ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc )
{
    #define PRDF_FUNC "[odyssey_ocmb::CollectOmiFfdc] "

    // Get the OMI and OMIC targets
    TargetHandle_t omiTrgt = getConnectedParent( i_chip->getTrgt(), TYPE_OMI );
    TargetHandle_t omicTrgt = getConnectedParent( omiTrgt, TYPE_OMIC );

    // Get the FFDC for the appropriate DL
    uint8_t omiPosRelOmic = omiTrgt->getAttr<ATTR_REL_POS>(); // 0:1
    char ffdcName[64];
    sprintf( ffdcName, "dl%x_ffdc", omiPosRelOmic );

    // Collect the capture data
    ExtensibleChip * omicChip = (ExtensibleChip *)systemPtr->GetChip(omicTrgt);
    if ( nullptr != omicChip )
    {
        omicChip->CaptureErrorData( io_sc.service_data->GetCaptureData(),
                                    Util::hashString(ffdcName) );
    }
    else
    {
        PRDF_ERR( PRDF_FUNC "Failed to get OMIC ExtensibleChip for trgt "
                  "huid=0x%08x.", getHuid(omicTrgt) );
    }

    return SUCCESS;

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, CollectOmiFfdc );

/**
 * @brief   Whenever an OMI link has degraded, the bus must be reconfigured to
 *          avoid infinite retrains.
 * @param   i_chip An OCMB chip.
 * @param   io_sc  The step code data struct.
 * @returns SUCCESS always.
 */
int32_t omiDegradeRetrainWorkaround(ExtensibleChip* i_chip,
                                    STEP_CODE_DATA_STRUCT& io_sc)
{
    #ifdef __HOSTBOOT_MODULE
    auto omiTarget = getConnectedParent(i_chip->getTrgt(), TYPE_OMI);

    if (nullptr != omiTarget)
    {
        PlatServices::omiDegradeDlReconfig(omiTarget);
    }
    #endif

    return SUCCESS;
}
PRDF_PLUGIN_DEFINE(odyssey_ocmb, omiDegradeRetrainWorkaround);

/**
 * @brief  DLX_FIR[4] - DL0 detected a CRC error. On threshold of these errors,
 *         reenable EDPL.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t reenableEdplOnTh(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    #ifdef __HOSTBOOT_MODULE
    // As part of a workaround to avoid OMI degrades for DDR5, EDPL (error
    // detection per lane) was disabled. However, if a threshold of CRC events
    // is hit, EDPL should be re-enabled to catch real bad lanes.
    if (io_sc.service_data->IsAtThreshold())
    {
        odyEnableEdpl(i_chip->getTrgt());
    }
    #endif
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE(odyssey_ocmb, reenableEdplOnTh);

//##############################################################################
//
//                               RDF_FIR
//
//##############################################################################

/**
 * @brief  RDF_FIR[1:8] - Mainline MPE.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
#define PLUGIN_FETCH_MPE_ERROR(PORT,RANK) \
int32_t AnalyzeFetchMpe_##PORT##_##RANK( ExtensibleChip * i_chip, \
                                         STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    MemRank rank ( RANK ); \
    MemEcc::analyzeFetchMpe<TYPE_OCMB_CHIP>( i_chip, rank, PORT, io_sc ); \
    return SUCCESS; \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeFetchMpe_##PORT##_##RANK );

PLUGIN_FETCH_MPE_ERROR(0,0);
PLUGIN_FETCH_MPE_ERROR(0,1);
PLUGIN_FETCH_MPE_ERROR(0,2);
PLUGIN_FETCH_MPE_ERROR(0,3);
PLUGIN_FETCH_MPE_ERROR(0,4);
PLUGIN_FETCH_MPE_ERROR(0,5);
PLUGIN_FETCH_MPE_ERROR(0,6);
PLUGIN_FETCH_MPE_ERROR(0,7);
PLUGIN_FETCH_MPE_ERROR(1,0);
PLUGIN_FETCH_MPE_ERROR(1,1);
PLUGIN_FETCH_MPE_ERROR(1,2);
PLUGIN_FETCH_MPE_ERROR(1,3);
PLUGIN_FETCH_MPE_ERROR(1,4);
PLUGIN_FETCH_MPE_ERROR(1,5);
PLUGIN_FETCH_MPE_ERROR(1,6);
PLUGIN_FETCH_MPE_ERROR(1,7);

#undef PLUGIN_FETCH_MPE_ERROR

//------------------------------------------------------------------------------

/**
 * @brief  RDF_FIR[9:10] - Mainline NCE and/or TCE.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
#define ANALYZE_FETCH_NCE_TCE_PLUGIN(POS) \
int32_t AnalyzeFetchNceTce_##POS( ExtensibleChip * i_chip, \
                            STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    MemEcc::analyzeFetchNceTce<TYPE_OCMB_CHIP>( i_chip, POS, io_sc ); \
    return SUCCESS; \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeFetchNceTce_##POS );

ANALYZE_FETCH_NCE_TCE_PLUGIN(0);
ANALYZE_FETCH_NCE_TCE_PLUGIN(1);

//------------------------------------------------------------------------------

/**
 * @brief  RDF_FIR[15] - Mainline UE.
 * @param  i_chip OCMB chip.
 * @param  i_port Target port select.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t __analyzeFetchUe(ExtensibleChip * i_chip, uint8_t i_port,
                         STEP_CODE_DATA_STRUCT & io_sc)
{
    MemEcc::analyzeFetchUe<TYPE_OCMB_CHIP>( i_chip, i_port, io_sc );

    return SUCCESS;
}

#define ANALYZE_FETCH_UE_PLUGIN(POS) \
int32_t AnalyzeFetchUe_##POS( ExtensibleChip * i_chip, \
                              STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    return __analyzeFetchUe( i_chip, POS, io_sc ); \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeFetchUe_##POS );

ANALYZE_FETCH_UE_PLUGIN(0);
ANALYZE_FETCH_UE_PLUGIN(1);

//------------------------------------------------------------------------------

/**
 * @brief  RDF_FIR[18] - Mainline read IUE.
 * @param  i_chip OCMB chip.
 * @param  i_port Target port select.
 * @param  io_sc  The step code data struct.
 * @return PRD_NO_CLEAR_FIR_BITS if IUE threshold is reached, else SUCCESS.
 */
int32_t AnalyzeMainlineIue( ExtensibleChip * i_chip, uint8_t i_port,
                            STEP_CODE_DATA_STRUCT & io_sc )
{
    #define PRDF_FUNC "[odyssey_ocmb::AnalyzeMainlineIue] "

    int32_t rc = SUCCESS;
    MemEcc::analyzeMainlineIue<TYPE_OCMB_CHIP>( i_chip, i_port, io_sc );
    #ifdef __HOSTBOOT_MODULE
    if ( MemEcc::queryIueTh<TYPE_OCMB_CHIP>(i_chip, io_sc) )
        rc = PRD_NO_CLEAR_FIR_BITS;
    #endif

    // Hardware Force Mirror workaround: manually clear the FIR bit and HWFM.
    // If IUE threshold was reached, a channel fail will be triggered anyway so
    // don't bother clearing HWFM.
    // Note: Odyssey FIRs are write to clear.
    if (PRD_NO_CLEAR_FIR_BITS != rc)
    {
        char reg[64];
        sprintf(reg, "RDF_FIR_%x", i_port);
        if (SUCCESS != MemUtils::clearFirAndHwfm(i_chip, reg, 18))
        {
            PRDF_ERR(PRDF_FUNC "Error from clearFirAndHwfm(0x%08x,%s,18)",
                     i_chip->getHuid(), reg);
        }
    }

    return rc;

    #undef PRDF_FUNC
}

#define ANALYZE_MAINLINE_IUE_PLUGIN(POS) \
int32_t AnalyzeMainlineIue_##POS( ExtensibleChip * i_chip, \
                                  STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    return AnalyzeMainlineIue(i_chip, POS, io_sc); \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeMainlineIue_##POS );

ANALYZE_MAINLINE_IUE_PLUGIN(0);
ANALYZE_MAINLINE_IUE_PLUGIN(1);

//------------------------------------------------------------------------------

/**
 * @brief  RDF_FIR[38] - Maint IUE.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return PRD_NO_CLEAR_FIR_BITS if IUE threshold is reached, else SUCCESS.
 */
int32_t AnalyzeMaintIue( ExtensibleChip * i_chip,
                         STEP_CODE_DATA_STRUCT & io_sc )
{
    int32_t rc = SUCCESS;
    MemEcc::analyzeMaintIue<TYPE_OCMB_CHIP>( i_chip, io_sc );

    #ifdef __HOSTBOOT_MODULE

    if ( MemEcc::queryIueTh<TYPE_OCMB_CHIP>(i_chip, io_sc) )
        rc = PRD_NO_CLEAR_FIR_BITS;

    #endif

    return rc; // nothing to return to rule code
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeMaintIue );

//------------------------------------------------------------------------------

/**
 * @brief  RDF_FIR[20,40] - Mainline and Maint IMPE
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_port Target port select.
 * @return SUCCESS
 */
int32_t AnalyzeImpe( ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc,
                     uint8_t i_port )
{
    MemEcc::analyzeImpe<TYPE_OCMB_CHIP>( i_chip, io_sc, i_port );
    return SUCCESS; // nothing to return to rule code
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeImpe );

#define ANALYZE_IMPE_PLUGIN(POS) \
int32_t AnalyzeImpe_##POS( ExtensibleChip * i_chip, \
                           STEP_CODE_DATA_STRUCT & io_sc ) \
{ \
    return AnalyzeImpe(i_chip, io_sc, POS); \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeImpe_##POS );

ANALYZE_IMPE_PLUGIN(0);
ANALYZE_IMPE_PLUGIN(1);

//------------------------------------------------------------------------------

/**
 * @brief  RDFFIR[14] - Mainline AUE
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_port Target port select.
 * @return SUCCESS
 */
int32_t AnalyzeMainlineAue( ExtensibleChip * i_chip,
    STEP_CODE_DATA_STRUCT & io_sc, uint8_t i_port )
{
    #define PRDF_FUNC "[odyssey_ocmb::AnalyzeMainlineAue] "

    PRDpriority dimmPriority = MRU_HIGH;
    GARD_POLICY dimmGard = GARD;

    TargetHandle_t memport = getConnectedChild(i_chip->getTrgt(), TYPE_MEM_PORT,
                                               i_port);

    // If there is a possible root cause in the ODP_FIR, adjust the
    // callout to MEM_PORT high, DIMMs low
    if (MemUtils::checkOdpRootCause<TYPE_OCMB_CHIP>(i_chip, i_port))
    {
        io_sc.service_data->SetCallout(memport, MRU_HIGH);
        dimmPriority = MRU_LOW;
        dimmGard = NO_GARD;
    }

    // Callout all attached DIMMs
    for (auto & dimm : getConnectedChildren(memport, TYPE_DIMM))
        io_sc.service_data->SetCallout(dimm, dimmPriority, dimmGard);

    return SUCCESS; // nothing to return to rule code

    #undef PRDF_FUNC
}

#define ANALYZE_MAINLINE_AUE_PLUGIN(POS) \
int32_t AnalyzeMainlineAue_##POS(ExtensibleChip * i_chip, \
                                STEP_CODE_DATA_STRUCT & io_sc) \
{ \
    return AnalyzeMainlineAue(i_chip, io_sc, POS); \
} \
PRDF_PLUGIN_DEFINE(odyssey_ocmb, AnalyzeMainlineAue_##POS);

ANALYZE_MAINLINE_AUE_PLUGIN(0);
ANALYZE_MAINLINE_AUE_PLUGIN(1);


//------------------------------------------------------------------------------

/**
 * @brief  RDFFIR[34] - Maintenance AUE
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t AnalyzeMaintAue( ExtensibleChip * i_chip,
                         STEP_CODE_DATA_STRUCT & io_sc )
{
    #define PRDF_FUNC "[odyssey_ocmb::AnalyzeMaintAue] "

    MemAddr addr;
    if ( SUCCESS != getMemMaintAddr<TYPE_OCMB_CHIP>(i_chip, addr) )
    {
        PRDF_ERR( PRDF_FUNC "getMemMaintAddr(0x%08x) failed",
                  i_chip->getHuid() );
    }
    else
    {
        MemEcc::handleOdyMaintAue(i_chip, addr, io_sc);
    }

    return SUCCESS; // nothing to return to rule code

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, AnalyzeMaintAue );

//------------------------------------------------------------------------------

/**
 * @brief  Checks for ODP data corruption root causes. Calls out MEM_PORT high,
 *         DIMM low if root cause found, else returns
 *         PRD_SCAN_COMM_REGISTER_ZERO so the rule code will make the callout
 *         using a try statement.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_port The port position.
 * @return SUCCESS if a root cause is found, else PRD_SCAN_COMM_REGISTER_ZERO.
 */
int32_t __odpDataCorruptSideEffect( ExtensibleChip * i_chip,
    STEP_CODE_DATA_STRUCT & io_sc, uint8_t i_port )
{
    #define PRDF_FUNC "[odyssey_ocmb::odpDataCorruptSideEffect] "

    int32_t o_rc = PRD_SCAN_COMM_REGISTER_ZERO;

    if (MemUtils::checkOdpRootCause<TYPE_OCMB_CHIP>(i_chip, i_port))
    {
        TargetHandle_t memport = getConnectedChild(i_chip->getTrgt(),
            TYPE_MEM_PORT, i_port);
        io_sc.service_data->SetCallout(memport, MRU_HIGH);

        for ( auto & dimm : getConnectedChildren(memport, TYPE_DIMM) )
            io_sc.service_data->SetCallout(dimm, MRU_LOW, NO_GARD);

        // Root cause found, return SUCCESS so the rule code doesn't make
        // further callouts.
        o_rc = SUCCESS;
    }

    return o_rc;

    #undef PRDF_FUNC
}

#define PLUGIN_ODP_DATA_CORRUPT_SIDE_EFFECT(PORT) \
int32_t odpDataCorruptSideEffect_##PORT(ExtensibleChip * i_chip, \
    STEP_CODE_DATA_STRUCT & io_sc) \
{ \
    return __odpDataCorruptSideEffect(i_chip, io_sc, PORT); \
} \
PRDF_PLUGIN_DEFINE(odyssey_ocmb, odpDataCorruptSideEffect_##PORT);

PLUGIN_ODP_DATA_CORRUPT_SIDE_EFFECT(0);
PLUGIN_ODP_DATA_CORRUPT_SIDE_EFFECT(1);

//------------------------------------------------------------------------------

/**
 * @brief  Workaround to manually clear the indicated FIR bit and Hardware
 *         Force Mirror (HWFM) after handling an error.
 * @param  i_chip OCMB chip.
 * @param  i_port Target port select.
 * @param  i_bit Target bit to clear.
 * @return SUCCESS
 */
int32_t __hwfmWorkaround(ExtensibleChip * i_chip, uint8_t i_port, uint8_t i_bit)
{
    #define PRDF_FUNC "[odyssey_ocmb::__hwfmWorkaround] "

    // Hardware Force Mirror workaround: manually clear the FIR bit and HWFM.
    // Note: Odyssey FIRs are write to clear.
    char reg[64];
    sprintf(reg, "RDF_FIR_%x", i_port);
    if (SUCCESS != MemUtils::clearFirAndHwfm(i_chip, reg, i_bit))
    {
        PRDF_ERR(PRDF_FUNC "Error from clearFirAndHwfm(0x%08x,%s,%d)",
                 i_chip->getHuid(), reg, i_bit);
    }

    return SUCCESS; // nothing to return to rule code

    #undef PRDF_FUNC
}

#define HWFM_WORKAROUND_IMPE_PLUGIN(PORT, BIT) \
int32_t hwfmWorkaround_port##PORT##_bit##BIT(ExtensibleChip * i_chip, \
                                             STEP_CODE_DATA_STRUCT & io_sc) \
{ \
    return __hwfmWorkaround(i_chip, PORT, BIT); \
} \
PRDF_PLUGIN_DEFINE( odyssey_ocmb, hwfmWorkaround_port##PORT##_bit##BIT );

HWFM_WORKAROUND_IMPE_PLUGIN(0,1);  // mainline MPE rank 0
HWFM_WORKAROUND_IMPE_PLUGIN(1,1);  // mainline MPE rank 0
HWFM_WORKAROUND_IMPE_PLUGIN(0,2);  // mainline MPE rank 1
HWFM_WORKAROUND_IMPE_PLUGIN(1,2);  // mainline MPE rank 1
HWFM_WORKAROUND_IMPE_PLUGIN(0,3);  // mainline MPE rank 2
HWFM_WORKAROUND_IMPE_PLUGIN(1,3);  // mainline MPE rank 2
HWFM_WORKAROUND_IMPE_PLUGIN(0,4);  // mainline MPE rank 3
HWFM_WORKAROUND_IMPE_PLUGIN(1,4);  // mainline MPE rank 3
HWFM_WORKAROUND_IMPE_PLUGIN(0,5);  // mainline MPE rank 4
HWFM_WORKAROUND_IMPE_PLUGIN(1,5);  // mainline MPE rank 4
HWFM_WORKAROUND_IMPE_PLUGIN(0,6);  // mainline MPE rank 5
HWFM_WORKAROUND_IMPE_PLUGIN(1,6);  // mainline MPE rank 5
HWFM_WORKAROUND_IMPE_PLUGIN(0,7);  // mainline MPE rank 6
HWFM_WORKAROUND_IMPE_PLUGIN(1,7);  // mainline MPE rank 6
HWFM_WORKAROUND_IMPE_PLUGIN(0,8);  // mainline MPE rank 7
HWFM_WORKAROUND_IMPE_PLUGIN(1,8);  // mainline MPE rank 7
HWFM_WORKAROUND_IMPE_PLUGIN(0,9);  // mainline NCE
HWFM_WORKAROUND_IMPE_PLUGIN(1,9);  // mainline NCE
HWFM_WORKAROUND_IMPE_PLUGIN(0,10); // mainline TCE
HWFM_WORKAROUND_IMPE_PLUGIN(1,10); // mainline TCE
HWFM_WORKAROUND_IMPE_PLUGIN(0,19); // mainline IRCD
HWFM_WORKAROUND_IMPE_PLUGIN(1,19); // mainline IRCD
HWFM_WORKAROUND_IMPE_PLUGIN(0,20); // mainline IMPE
HWFM_WORKAROUND_IMPE_PLUGIN(1,20); // mainline IMPE

//##############################################################################
//
//                               SRQ_FIR
//
//##############################################################################
/**
 * @brief  In the case where SRQFIR[46] (Firmware initiated channel fail due to
 *         IUE threshold) causes a system checkstop, the IUE bits which are
 *         left on at threshold should be blamed as the root cause. A separate
 *         log for the IUE threshold should already be committed.
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t checkIueTh( ExtensibleChip * i_chip,
                    STEP_CODE_DATA_STRUCT & io_sc )
{
    #define PRDF_FUNC "[odyssey_ocmb::checkIueTh] "

    // By default, let the rule code make the callout
    uint32_t o_rc = PRD_SCAN_COMM_REGISTER_ZERO;

    // If a system checkstop occurred
    if ( CHECK_STOP == io_sc.service_data->getPrimaryAttnType() )
    {
        // Check for the IUE bits (RDFFIR[18,38])
        SCAN_COMM_REGISTER_CLASS * rdffir0 = i_chip->getRegister("RDF_FIR_0");
        SCAN_COMM_REGISTER_CLASS * rdffir1 = i_chip->getRegister("RDF_FIR_1");
        if ( SUCCESS != rdffir0->Read() || SUCCESS != rdffir1->Read() )
        {
            PRDF_ERR( PRDF_FUNC "Read() failed for RDF_FIR on 0x%08x",
                      i_chip->getHuid() );
        }
        else
        {
            if ( rdffir0->IsBitSet(18) || rdffir0->IsBitSet(38) ||
                 rdffir1->IsBitSet(18) || rdffir1->IsBitSet(38) )
            {
                o_rc = i_chip->Analyze(io_sc, RECOVERABLE);
            }
        }
    }

    return o_rc;

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, checkIueTh );

/**
 * @brief  SRQ_FIR[29] - SRQ recoverable error
 * @param  i_chip An OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t srqRecovParityError(ExtensibleChip * i_chip,
                            STEP_CODE_DATA_STRUCT & io_sc)
{
    #define PRDF_FUNC "[odyssey_ocmb::srqRecovParityError] "

    // The SRQ_ERR_RPT register must be checked to determine the correct callout
    SCAN_COMM_REGISTER_CLASS * srq_err_rpt = i_chip->getRegister("SRQ_ERR_RPT");
    if (SUCCESS != srq_err_rpt->Read())
    {
        PRDF_ERR(PRDF_FUNC "Failed to read SRQ_ERR_RPT");
        io_sc.service_data->SetCallout(i_chip->getTrgt());
    }
    else
    {
        // SRQ_ERR_RPT[2] - SRQ0 Refresh Management Array CE
        if (srq_err_rpt->IsBitSet(2))
        {
            // Callout memport 0
            TargetHandle_t memport = getConnectedChild(i_chip->getTrgt(),
                                                       TYPE_MEM_PORT, 0);
            io_sc.service_data->SetCallout(memport);
        }
        // SRQ_ERR_RPT[3] - SRQ1 Refresh Management Array CE
        else if (srq_err_rpt->IsBitSet(3))
        {
            // Callout memport 1
            TargetHandle_t memport = getConnectedChild(i_chip->getTrgt(),
                                                       TYPE_MEM_PORT, 1);
            io_sc.service_data->SetCallout(memport);
        }
        // SRQ_ERR_RPT[4] - Parity error in ROQ config reg(s)
        // SRQ_ERR_RPT[5] - Parity error in PC config reg(s)
        // SRQ_ERR_RPT[9] - Reg_parity_err
        else if (srq_err_rpt->IsBitSet(4) || srq_err_rpt->IsBitSet(5) ||
                 srq_err_rpt->IsBitSet(9))
        {
            // Callout the ocmb, threshold on first occurrence, and make the
            // log predictive
            io_sc.service_data->SetCallout(i_chip->getTrgt());
            io_sc.service_data->SetThresholdMaskId(0);
        }
        else
        {
            PRDF_ERR(PRDF_FUNC "Failed to find expected root cause in "
                     "SRQ_ERR_RPT");
            io_sc.service_data->SetCallout(i_chip->getTrgt());
        }
    }

    return SUCCESS;

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, srqRecovParityError );


/**
 * @brief  SRQ_FIR[47] - DQS drift tracking failure
 * @param  i_chip An Odyssey OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t dqsDriftTrackFail(ExtensibleChip * i_chip,
                          STEP_CODE_DATA_STRUCT & io_sc)
{
    #define PRDF_FUNC "[odyssey_ocmb::dqsDriftTrackFail] "

    // This function will call a Hostboot interface to collect the SBE FFDC
    // error logs to help with debug in the event of DQS drift tracking failing.
    // If PRD commits an error log returned from that function, the PRD log
    // itself will not be committed as it will not have any useful information.

    #ifdef __HOSTBOOT_MODULE

    errlHndl_t ffdcErrls = nullptr;
    errlOwner errl = getDqsDriftTrackFailFfdc(i_chip->getTrgt(), ffdcErrls);

    if (errl)
    {
        // Something failed in Hostboot's call to collect the SBE FFDC logs.
        // Commit the returned failure log and don't commit PRD's log.
        PRDF_ERR(PRDF_FUNC "Error returned from getDqsDriftTrackFailFfdc"
                 "(0x%08x)", i_chip->getHuid());
        ERRORLOG::errlCommit(errl, PRDF_COMP_ID);
        io_sc.service_data->setDontCommitErrl();
    }
    else if (ffdcErrls)
    {
        // Hostboot's call to collect the SBE FFDC logs succeeded. Commit those
        // logs and don't commit PRD's log.
        ERRORLOG::errlCommit(ffdcErrls, PRDF_COMP_ID);
        io_sc.service_data->setDontCommitErrl();
    }
    else
    {
        // Somehow no error logs of any kind were returned. Callout level2
        // support and allow PRD's log to be committed.
        PRDF_ERR(PRDF_FUNC "No error logs returned from "
                 "getDqsDriftTrackFailFfdc(0x%08x)", i_chip->getHuid());
        io_sc.service_data->SetCallout(LEVEL2_SUPPORT);
    }

    #endif

    return SUCCESS;

    #undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, dqsDriftTrackFail );
//##############################################################################
//
//                             ODP_FIR
//
//##############################################################################

/**
 * @brief  Masks bits in the ODP_FIR that are possible root causes of
 *         ODP data corruption without clearing them.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_port The port position.
 * @param  i_bit  The bit position.
 * @return SUCCESS
 */
#define PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(PORT, BIT) \
int32_t odpDataCorruptRootCause_##PORT##_##BIT(ExtensibleChip * i_chip, \
    STEP_CODE_DATA_STRUCT & io_sc) \
{ \
    char regName[64]; \
    sprintf(regName, "ODP_FIR_MASK_OR_%x", PORT); \
    return __maskButDontClear(i_chip, io_sc, BIT, regName); \
} \
PRDF_PLUGIN_DEFINE(odyssey_ocmb, odpDataCorruptRootCause_##PORT##_##BIT);

PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(0,6);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(0,9);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(0,10);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(0,11);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(0,12);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(0,13);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(1,6);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(1,9);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(1,10);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(1,11);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(1,12);
PLUGIN_ODP_DATA_CORRUPT_ROOT_CAUSE(1,13);


//##############################################################################
//
//                          CRC related errors
//
//##############################################################################

/**
 * @brief  Masks bits in the OCMB_PHY_FIR that are possible root causes of
 *         CRC errors without clearing them.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_bit  The bit position.
 * @return SUCCESS
 */
#define PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(BIT) \
int32_t crcErrorRootCausePhy_##BIT(ExtensibleChip * i_chip, \
    STEP_CODE_DATA_STRUCT & io_sc) \
{ \
    return __maskButDontClear(i_chip, io_sc, BIT, "OCMB_PHY_FIR_MASK_OR"); \
} \
PRDF_PLUGIN_DEFINE(odyssey_ocmb, crcErrorRootCausePhy_##BIT);

PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(1);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(5);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(13);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(14);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(15);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(16);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(17);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(18);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(20);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(23);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(26);
PLUGIN_CRC_ERROR_ROOT_CAUSE_PHY(27);

/**
 * @brief  Masks bits in the DLX_FIR_MASK_OR that are possible root causes of
 *         CRC errors without clearing them.
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @param  i_bit  The bit position.
 * @return SUCCESS
 */
#define PLUGIN_CRC_ERROR_ROOT_CAUSE_DLX(BIT) \
int32_t crcErrorRootCauseDlx_##BIT(ExtensibleChip * i_chip, \
    STEP_CODE_DATA_STRUCT & io_sc) \
{ \
    return __maskButDontClear(i_chip, io_sc, BIT, "DLX_FIR_MASK_OR"); \
} \
PRDF_PLUGIN_DEFINE(odyssey_ocmb, crcErrorRootCauseDlx_##BIT);

PLUGIN_CRC_ERROR_ROOT_CAUSE_DLX(21);

//##############################################################################
//
//                      Special Clearing Plugins
//
//##############################################################################

/**
 * @brief  Helper function for clearing a register
 * @param  i_chip OCMB chip.
 * @param  i_regName Name of the register to clear.
 * @return SUCCESS
 */
void __clearReg(ExtensibleChip * i_chip, const char * i_regName)
{
    SCAN_COMM_REGISTER_CLASS * reg = i_chip->getRegister(i_regName);
    reg->clearAllBits();
    uint32_t rc = reg->Write();
    if ( SUCCESS != rc )
    {
        PRDF_ERR("Write to %s failed on 0x%08x", i_regName, i_chip->getHuid());
    }
}

/**
 * @brief  Clear TP_ERR_STATUS register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearTpErrStat( ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc )
{
    // Write 0 to the TP_ERR_STATUS to clear
    __clearReg(i_chip, "TP_ERR_STATUS");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearTpErrStat );

/**
 * @brief  Clear TP_PSCOM_STATUS_ERR register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearTpPscomStat(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the TP_PSCOM_STATUS_ERR to clear
    __clearReg(i_chip, "TP_PSCOM_STAT_ERR");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearTpPscomStat );

/**
 * @brief  Clear TP_DTS_ER register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearTpDtsErr(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the TP_DTS_ERR to clear
    __clearReg(i_chip, "TP_DTS_ERR");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearTpDtsErr );

/**
 * @brief  Clear TP_FMU_ERR_RPT register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearTpFmuErrRpt(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the TP_FMU_ERR_RPT to clear
    __clearReg(i_chip, "TP_FMU_ERR_RPT");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearTpFmuErrRpt );

/**
 * @brief  Clear PCBCTL_ERR register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearPcbCtlErr(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the PCBCTL_ERR to clear
    __clearReg(i_chip, "PCBCTL_ERR");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearPcbCtlErr );

/**
 * @brief  Clear RESET_REG_B register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearResetRegB(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the RESET_REG_B to clear
    __clearReg(i_chip, "RESET_REG_B");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearResetRegB );

/**
 * @brief  Clear MEM_ERR_STATUS register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearMemErrStat(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the MEM_ERR_STATUS to clear
    __clearReg(i_chip, "MEM_ERR_STATUS");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearMemErrStat );

/**
 * @brief  Clear MEM_PSCOM_STATUS_ERR register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearMemPscomStat(ExtensibleChip * i_chip,
                          STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the MEM_PSCOM_STATUS_ERR to clear
    __clearReg(i_chip, "MEM_PSCOM_STATUS_ERR");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearMemPscomStat );

/**
 * @brief  Clear MEM_DTS_ERR register
 * @param  i_chip OCMB chip.
 * @param  io_sc  The step code data struct.
 * @return SUCCESS
 */
int32_t clearMemDtsErr(ExtensibleChip * i_chip, STEP_CODE_DATA_STRUCT & io_sc)
{
    // Write 0 to the MEM_DTS_ERR to clear
    __clearReg(i_chip, "MEM_DTS_ERR");
    return SUCCESS;
}
PRDF_PLUGIN_DEFINE( odyssey_ocmb, clearMemDtsErr );

} // end namespace odyssey_ocmb

} // end namespace PRDF