{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 23:29:58 2020 " "Info: Processing started: Mon Mar 02 23:29:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 144 192 360 160 "CLK" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0 we CLK 14.700 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0\" (data pin = \"we\", clock pin = \"CLK\") is 14.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.200 ns + Longest pin memory " "Info: + Longest pin to memory delay is 18.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns we 1 PIN PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'we'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 176 192 360 192 "we" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 8.400 ns lpm_ram_io:inst\|_~3 2 COMB LC4_B4 8 " "Info: 2: + IC(2.600 ns) + CELL(2.300 ns) = 8.400 ns; Loc. = LC4_B4; Fanout = 8; COMB Node = 'lpm_ram_io:inst\|_~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { we lpm_ram_io:inst|_~3 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 112 416 544 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(6.200 ns) 18.200 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0 3 MEM EC7_E 1 " "Info: 3: + IC(3.600 ns) + CELL(6.200 ns) = 18.200 ns; Loc. = EC7_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 65.93 % ) " "Info: Total cell delay = 12.000 ns ( 65.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 34.07 % ) " "Info: Total interconnect delay = 6.200 ns ( 34.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { we lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { we {} we~out {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.600ns 3.600ns } { 0.000ns 3.500ns 2.300ns 6.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.300 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns CLK 1 CLK PIN_55 152 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 152; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 144 192 360 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0 2 MEM EC7_E 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC7_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLK lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLK {} CLK~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { we lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { we {} we~out {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.600ns 3.600ns } { 0.000ns 3.500ns 2.300ns 6.200ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLK lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLK {} CLK~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK d\[2\] lpm_ram_io:inst\|altram:sram\|q\[2\]~reg_ra0 28.100 ns memory " "Info: tco from clock \"CLK\" to destination pin \"d\[2\]\" through memory \"lpm_ram_io:inst\|altram:sram\|q\[2\]~reg_ra0\" is 28.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.300 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns CLK 1 CLK PIN_55 152 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 152; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 144 192 360 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst\|altram:sram\|q\[2\]~reg_ra0 2 MEM EC1_E 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC1_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[2\]~reg_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLK lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLK {} CLK~out {} lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.200 ns + Longest memory pin " "Info: + Longest memory to pin delay is 22.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|q\[2\]~reg_ra0 1 MEM EC1_E 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC1_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[2\]~reg_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns lpm_ram_io:inst\|altram:sram\|q\[2\]~mem_cell_ra0 2 MEM EC1_E 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC1_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[2\]~mem_cell_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 lpm_ram_io:inst|altram:sram|q[2]~mem_cell_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns lpm_ram_io:inst\|altram:sram\|q\[2\] 3 MEM EC1_E 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC1_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_ram_io:inst|altram:sram|q[2]~mem_cell_ra0 lpm_ram_io:inst|altram:sram|q[2] } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(5.100 ns) 22.200 ns d\[2\] 4 PIN PIN_144 0 " "Info: 4: + IC(3.900 ns) + CELL(5.100 ns) = 22.200 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_ram_io:inst|altram:sram|q[2] d[2] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 160 608 784 176 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.300 ns ( 82.43 % ) " "Info: Total cell delay = 18.300 ns ( 82.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 17.57 % ) " "Info: Total interconnect delay = 3.900 ns ( 17.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "22.200 ns" { lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 lpm_ram_io:inst|altram:sram|q[2]~mem_cell_ra0 lpm_ram_io:inst|altram:sram|q[2] d[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "22.200 ns" { lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 {} lpm_ram_io:inst|altram:sram|q[2]~mem_cell_ra0 {} lpm_ram_io:inst|altram:sram|q[2] {} d[2] {} } { 0.000ns 0.000ns 0.000ns 3.900ns } { 0.000ns 10.700ns 2.500ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLK lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLK {} CLK~out {} lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "22.200 ns" { lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 lpm_ram_io:inst|altram:sram|q[2]~mem_cell_ra0 lpm_ram_io:inst|altram:sram|q[2] d[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "22.200 ns" { lpm_ram_io:inst|altram:sram|q[2]~reg_ra0 {} lpm_ram_io:inst|altram:sram|q[2]~mem_cell_ra0 {} lpm_ram_io:inst|altram:sram|q[2] {} d[2] {} } { 0.000ns 0.000ns 0.000ns 3.900ns } { 0.000ns 10.700ns 2.500ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mem d\[2\] 20.300 ns Longest " "Info: Longest tpd from source pin \"mem\" to destination pin \"d\[2\]\" is 20.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns mem 1 PIN PIN_98 2 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_98; Fanout = 2; PIN Node = 'mem'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 208 192 360 224 "mem" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 7.900 ns lpm_ram_io:inst\|datatri\[7\]~0 2 COMB LC1_B4 8 " "Info: 2: + IC(2.600 ns) + CELL(1.800 ns) = 7.900 ns; Loc. = LC1_B4; Fanout = 8; COMB Node = 'lpm_ram_io:inst\|datatri\[7\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { mem lpm_ram_io:inst|datatri[7]~0 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(6.100 ns) 20.300 ns d\[2\] 3 PIN PIN_144 0 " "Info: 3: + IC(6.300 ns) + CELL(6.100 ns) = 20.300 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.400 ns" { lpm_ram_io:inst|datatri[7]~0 d[2] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 160 608 784 176 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.400 ns ( 56.16 % ) " "Info: Total cell delay = 11.400 ns ( 56.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 43.84 % ) " "Info: Total interconnect delay = 8.900 ns ( 43.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { mem lpm_ram_io:inst|datatri[7]~0 d[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { mem {} mem~out {} lpm_ram_io:inst|datatri[7]~0 {} d[2] {} } { 0.000ns 0.000ns 2.600ns 6.300ns } { 0.000ns 3.500ns 1.800ns 6.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra3 addr\[3\] CLK 3.300 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra3\" (data pin = \"addr\[3\]\", clock pin = \"CLK\") is 3.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.300 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns CLK 1 CLK PIN_55 152 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 152; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 144 192 360 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra3 2 MEM EC7_E 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC7_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLK lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLK {} CLK~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "2.500 ns + " "Info: + Micro hold delay of destination is 2.500 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns addr\[3\] 1 PIN PIN_56 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_56; Fanout = 16; PIN Node = 'addr\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/图/ram.bdf" { { 128 192 360 144 "addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 4.500 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra3 2 MEM EC7_E 1 " "Info: 2: + IC(1.700 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = EC7_E; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { addr[3] lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 62.22 % ) " "Info: Total cell delay = 2.800 ns ( 62.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 37.78 % ) " "Info: Total interconnect delay = 1.700 ns ( 37.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { addr[3] lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { addr[3] {} addr[3]~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLK lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLK {} CLK~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { addr[3] lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { addr[3] {} addr[3]~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 23:29:58 2020 " "Info: Processing ended: Mon Mar 02 23:29:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
