// Seed: 273756925
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  or primCall (id_2, id_0, id_4, id_1);
endmodule
module module_2 (
    input tri id_0
    , id_22,
    input supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_23,
    output supply1 id_5,
    input wire id_6,
    input wand id_7
    , id_24,
    output tri1 id_8,
    input uwire id_9,
    output wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    output tri1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    output tri id_18,
    input wire id_19,
    input wor id_20
);
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_9
  );
  assign modCall_1.type_0 = 0;
endmodule
