!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A	.\bsp\drivers\adc16\adc16.h	18;"	d
A1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap
A2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap
AC12ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AC12ERR;                                \/**< Auto CMD12 Error Status Register, offset: 0x3C *\/$/;"	m	struct:SDHC_MemMap
ACADD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACADD;                                  \/**< I2S AC97 Command Address Register, offset: 0x3C *\/$/;"	m	struct:I2S_MemMap
ACCDIS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACCDIS;                                 \/**< I2S AC97 Channel Disable Register, offset: 0x58 *\/$/;"	m	struct:I2S_MemMap
ACCEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACCEN;                                  \/**< I2S AC97 Channel Enable Register, offset: 0x54 *\/$/;"	m	struct:I2S_MemMap
ACCESS16BIT	.\bsp\cpu\headers\MK60DZ10.h	/^    } ACCESS16BIT;$/;"	m	union:CRC_MemMap::__anon9	typeref:struct:CRC_MemMap::__anon9::__anon10
ACCESS8BIT	.\bsp\cpu\headers\MK60DZ10.h	/^    } ACCESS8BIT;$/;"	m	union:CRC_MemMap::__anon9	typeref:struct:CRC_MemMap::__anon9::__anon11
ACCST	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACCST;                                  \/**< I2S AC97 Channel Status Register, offset: 0x50 *\/$/;"	m	struct:I2S_MemMap
ACDAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACDAT;                                  \/**< I2S AC97 Command Data Register, offset: 0x40 *\/$/;"	m	struct:I2S_MemMap
ACFE_DISABLED	.\bsp\drivers\adc16\adc16.h	101;"	d
ACFE_ENABLED	.\bsp\drivers\adc16\adc16.h	102;"	d
ACFGT_GREATER	.\bsp\drivers\adc16\adc16.h	105;"	d
ACFGT_LESS	.\bsp\drivers\adc16\adc16.h	106;"	d
ACNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACNT;                                   \/**< I2S AC97 Control Register, offset: 0x38 *\/$/;"	m	struct:I2S_MemMap
ACPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACPR;                                   \/**< Asynchronous Clock Prescaler Register, offset: 0x10 *\/$/;"	m	struct:TPIU_MemMap
ACREN_DISABLED	.\bsp\drivers\adc16\adc16.h	110;"	d
ACREN_ENABLED	.\bsp\drivers\adc16\adc16.h	109;"	d
ACTLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap
ADACKEN_DISABLED	.\bsp\drivers\adc16\adc16.h	77;"	d
ADACKEN_ENABLED	.\bsp\drivers\adc16\adc16.h	76;"	d
ADACT_ACTIVE	.\bsp\drivers\adc16\adc16.h	92;"	d
ADACT_INACTIVE	.\bsp\drivers\adc16\adc16.h	93;"	d
ADC0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	499;"	d
ADC0_CFG1	.\bsp\cpu\headers\MK60DZ10.h	517;"	d
ADC0_CFG2	.\bsp\cpu\headers\MK60DZ10.h	518;"	d
ADC0_CLM0	.\bsp\cpu\headers\MK60DZ10.h	542;"	d
ADC0_CLM1	.\bsp\cpu\headers\MK60DZ10.h	541;"	d
ADC0_CLM2	.\bsp\cpu\headers\MK60DZ10.h	540;"	d
ADC0_CLM3	.\bsp\cpu\headers\MK60DZ10.h	539;"	d
ADC0_CLM4	.\bsp\cpu\headers\MK60DZ10.h	538;"	d
ADC0_CLMD	.\bsp\cpu\headers\MK60DZ10.h	536;"	d
ADC0_CLMS	.\bsp\cpu\headers\MK60DZ10.h	537;"	d
ADC0_CLP0	.\bsp\cpu\headers\MK60DZ10.h	534;"	d
ADC0_CLP1	.\bsp\cpu\headers\MK60DZ10.h	533;"	d
ADC0_CLP2	.\bsp\cpu\headers\MK60DZ10.h	532;"	d
ADC0_CLP3	.\bsp\cpu\headers\MK60DZ10.h	531;"	d
ADC0_CLP4	.\bsp\cpu\headers\MK60DZ10.h	530;"	d
ADC0_CLPD	.\bsp\cpu\headers\MK60DZ10.h	528;"	d
ADC0_CLPS	.\bsp\cpu\headers\MK60DZ10.h	529;"	d
ADC0_CV1	.\bsp\cpu\headers\MK60DZ10.h	521;"	d
ADC0_CV2	.\bsp\cpu\headers\MK60DZ10.h	522;"	d
ADC0_MG	.\bsp\cpu\headers\MK60DZ10.h	527;"	d
ADC0_OFS	.\bsp\cpu\headers\MK60DZ10.h	525;"	d
ADC0_PG	.\bsp\cpu\headers\MK60DZ10.h	526;"	d
ADC0_PGA	.\bsp\cpu\headers\MK60DZ10.h	535;"	d
ADC0_R	.\bsp\cpu\headers\MK60DZ10.h	576;"	d
ADC0_RA	.\bsp\cpu\headers\MK60DZ10.h	519;"	d
ADC0_RB	.\bsp\cpu\headers\MK60DZ10.h	520;"	d
ADC0_SC1	.\bsp\cpu\headers\MK60DZ10.h	574;"	d
ADC0_SC1A	.\bsp\cpu\headers\MK60DZ10.h	515;"	d
ADC0_SC1B	.\bsp\cpu\headers\MK60DZ10.h	516;"	d
ADC0_SC2	.\bsp\cpu\headers\MK60DZ10.h	523;"	d
ADC0_SC3	.\bsp\cpu\headers\MK60DZ10.h	524;"	d
ADC0_irq_no	.\bsp\drivers\adc16\adc16.h	7;"	d
ADC1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	501;"	d
ADC1_CFG1	.\bsp\cpu\headers\MK60DZ10.h	546;"	d
ADC1_CFG2	.\bsp\cpu\headers\MK60DZ10.h	547;"	d
ADC1_CLM0	.\bsp\cpu\headers\MK60DZ10.h	571;"	d
ADC1_CLM1	.\bsp\cpu\headers\MK60DZ10.h	570;"	d
ADC1_CLM2	.\bsp\cpu\headers\MK60DZ10.h	569;"	d
ADC1_CLM3	.\bsp\cpu\headers\MK60DZ10.h	568;"	d
ADC1_CLM4	.\bsp\cpu\headers\MK60DZ10.h	567;"	d
ADC1_CLMD	.\bsp\cpu\headers\MK60DZ10.h	565;"	d
ADC1_CLMS	.\bsp\cpu\headers\MK60DZ10.h	566;"	d
ADC1_CLP0	.\bsp\cpu\headers\MK60DZ10.h	563;"	d
ADC1_CLP1	.\bsp\cpu\headers\MK60DZ10.h	562;"	d
ADC1_CLP2	.\bsp\cpu\headers\MK60DZ10.h	561;"	d
ADC1_CLP3	.\bsp\cpu\headers\MK60DZ10.h	560;"	d
ADC1_CLP4	.\bsp\cpu\headers\MK60DZ10.h	559;"	d
ADC1_CLPD	.\bsp\cpu\headers\MK60DZ10.h	557;"	d
ADC1_CLPS	.\bsp\cpu\headers\MK60DZ10.h	558;"	d
ADC1_CV1	.\bsp\cpu\headers\MK60DZ10.h	550;"	d
ADC1_CV2	.\bsp\cpu\headers\MK60DZ10.h	551;"	d
ADC1_MG	.\bsp\cpu\headers\MK60DZ10.h	556;"	d
ADC1_OFS	.\bsp\cpu\headers\MK60DZ10.h	554;"	d
ADC1_PG	.\bsp\cpu\headers\MK60DZ10.h	555;"	d
ADC1_PGA	.\bsp\cpu\headers\MK60DZ10.h	564;"	d
ADC1_R	.\bsp\cpu\headers\MK60DZ10.h	577;"	d
ADC1_RA	.\bsp\cpu\headers\MK60DZ10.h	548;"	d
ADC1_RB	.\bsp\cpu\headers\MK60DZ10.h	549;"	d
ADC1_SC1	.\bsp\cpu\headers\MK60DZ10.h	575;"	d
ADC1_SC1A	.\bsp\cpu\headers\MK60DZ10.h	544;"	d
ADC1_SC1B	.\bsp\cpu\headers\MK60DZ10.h	545;"	d
ADC1_SC2	.\bsp\cpu\headers\MK60DZ10.h	552;"	d
ADC1_SC3	.\bsp\cpu\headers\MK60DZ10.h	553;"	d
ADC1_irq_no	.\bsp\drivers\adc16\adc16.h	8;"	d
ADCO_CONTINUOUS	.\bsp\drivers\adc16\adc16.h	136;"	d
ADCO_SINGLE	.\bsp\drivers\adc16\adc16.h	137;"	d
ADC_CFG1_ADICLK	.\bsp\cpu\headers\MK60DZ10.h	356;"	d
ADC_CFG1_ADICLK_MASK	.\bsp\cpu\headers\MK60DZ10.h	354;"	d
ADC_CFG1_ADICLK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	355;"	d
ADC_CFG1_ADIV	.\bsp\cpu\headers\MK60DZ10.h	364;"	d
ADC_CFG1_ADIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	362;"	d
ADC_CFG1_ADIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	363;"	d
ADC_CFG1_ADLPC_MASK	.\bsp\cpu\headers\MK60DZ10.h	365;"	d
ADC_CFG1_ADLPC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	366;"	d
ADC_CFG1_ADLSMP_MASK	.\bsp\cpu\headers\MK60DZ10.h	360;"	d
ADC_CFG1_ADLSMP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	361;"	d
ADC_CFG1_MODE	.\bsp\cpu\headers\MK60DZ10.h	359;"	d
ADC_CFG1_MODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	357;"	d
ADC_CFG1_MODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	358;"	d
ADC_CFG1_REG	.\bsp\cpu\headers\MK60DZ10.h	303;"	d
ADC_CFG2_ADACKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	373;"	d
ADC_CFG2_ADACKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	374;"	d
ADC_CFG2_ADHSC_MASK	.\bsp\cpu\headers\MK60DZ10.h	371;"	d
ADC_CFG2_ADHSC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	372;"	d
ADC_CFG2_ADLSTS	.\bsp\cpu\headers\MK60DZ10.h	370;"	d
ADC_CFG2_ADLSTS_MASK	.\bsp\cpu\headers\MK60DZ10.h	368;"	d
ADC_CFG2_ADLSTS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	369;"	d
ADC_CFG2_MUXSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	375;"	d
ADC_CFG2_MUXSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	376;"	d
ADC_CFG2_REG	.\bsp\cpu\headers\MK60DZ10.h	304;"	d
ADC_CLM0_CLM0	.\bsp\cpu\headers\MK60DZ10.h	490;"	d
ADC_CLM0_CLM0_MASK	.\bsp\cpu\headers\MK60DZ10.h	488;"	d
ADC_CLM0_CLM0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	489;"	d
ADC_CLM0_REG	.\bsp\cpu\headers\MK60DZ10.h	327;"	d
ADC_CLM1_CLM1	.\bsp\cpu\headers\MK60DZ10.h	486;"	d
ADC_CLM1_CLM1_MASK	.\bsp\cpu\headers\MK60DZ10.h	484;"	d
ADC_CLM1_CLM1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	485;"	d
ADC_CLM1_REG	.\bsp\cpu\headers\MK60DZ10.h	326;"	d
ADC_CLM2_CLM2	.\bsp\cpu\headers\MK60DZ10.h	482;"	d
ADC_CLM2_CLM2_MASK	.\bsp\cpu\headers\MK60DZ10.h	480;"	d
ADC_CLM2_CLM2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	481;"	d
ADC_CLM2_REG	.\bsp\cpu\headers\MK60DZ10.h	325;"	d
ADC_CLM3_CLM3	.\bsp\cpu\headers\MK60DZ10.h	478;"	d
ADC_CLM3_CLM3_MASK	.\bsp\cpu\headers\MK60DZ10.h	476;"	d
ADC_CLM3_CLM3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	477;"	d
ADC_CLM3_REG	.\bsp\cpu\headers\MK60DZ10.h	324;"	d
ADC_CLM4_CLM4	.\bsp\cpu\headers\MK60DZ10.h	474;"	d
ADC_CLM4_CLM4_MASK	.\bsp\cpu\headers\MK60DZ10.h	472;"	d
ADC_CLM4_CLM4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	473;"	d
ADC_CLM4_REG	.\bsp\cpu\headers\MK60DZ10.h	323;"	d
ADC_CLMD_CLMD	.\bsp\cpu\headers\MK60DZ10.h	466;"	d
ADC_CLMD_CLMD_MASK	.\bsp\cpu\headers\MK60DZ10.h	464;"	d
ADC_CLMD_CLMD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	465;"	d
ADC_CLMD_REG	.\bsp\cpu\headers\MK60DZ10.h	321;"	d
ADC_CLMS_CLMS	.\bsp\cpu\headers\MK60DZ10.h	470;"	d
ADC_CLMS_CLMS_MASK	.\bsp\cpu\headers\MK60DZ10.h	468;"	d
ADC_CLMS_CLMS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	469;"	d
ADC_CLMS_REG	.\bsp\cpu\headers\MK60DZ10.h	322;"	d
ADC_CLP0_CLP0	.\bsp\cpu\headers\MK60DZ10.h	456;"	d
ADC_CLP0_CLP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	454;"	d
ADC_CLP0_CLP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	455;"	d
ADC_CLP0_REG	.\bsp\cpu\headers\MK60DZ10.h	319;"	d
ADC_CLP1_CLP1	.\bsp\cpu\headers\MK60DZ10.h	452;"	d
ADC_CLP1_CLP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	450;"	d
ADC_CLP1_CLP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	451;"	d
ADC_CLP1_REG	.\bsp\cpu\headers\MK60DZ10.h	318;"	d
ADC_CLP2_CLP2	.\bsp\cpu\headers\MK60DZ10.h	448;"	d
ADC_CLP2_CLP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	446;"	d
ADC_CLP2_CLP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	447;"	d
ADC_CLP2_REG	.\bsp\cpu\headers\MK60DZ10.h	317;"	d
ADC_CLP3_CLP3	.\bsp\cpu\headers\MK60DZ10.h	444;"	d
ADC_CLP3_CLP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	442;"	d
ADC_CLP3_CLP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	443;"	d
ADC_CLP3_REG	.\bsp\cpu\headers\MK60DZ10.h	316;"	d
ADC_CLP4_CLP4	.\bsp\cpu\headers\MK60DZ10.h	440;"	d
ADC_CLP4_CLP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	438;"	d
ADC_CLP4_CLP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	439;"	d
ADC_CLP4_REG	.\bsp\cpu\headers\MK60DZ10.h	315;"	d
ADC_CLPD_CLPD	.\bsp\cpu\headers\MK60DZ10.h	432;"	d
ADC_CLPD_CLPD_MASK	.\bsp\cpu\headers\MK60DZ10.h	430;"	d
ADC_CLPD_CLPD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	431;"	d
ADC_CLPD_REG	.\bsp\cpu\headers\MK60DZ10.h	313;"	d
ADC_CLPS_CLPS	.\bsp\cpu\headers\MK60DZ10.h	436;"	d
ADC_CLPS_CLPS_MASK	.\bsp\cpu\headers\MK60DZ10.h	434;"	d
ADC_CLPS_CLPS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	435;"	d
ADC_CLPS_REG	.\bsp\cpu\headers\MK60DZ10.h	314;"	d
ADC_CV1_CV	.\bsp\cpu\headers\MK60DZ10.h	384;"	d
ADC_CV1_CV_MASK	.\bsp\cpu\headers\MK60DZ10.h	382;"	d
ADC_CV1_CV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	383;"	d
ADC_CV1_REG	.\bsp\cpu\headers\MK60DZ10.h	306;"	d
ADC_CV2_CV	.\bsp\cpu\headers\MK60DZ10.h	388;"	d
ADC_CV2_CV_MASK	.\bsp\cpu\headers\MK60DZ10.h	386;"	d
ADC_CV2_CV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	387;"	d
ADC_CV2_REG	.\bsp\cpu\headers\MK60DZ10.h	307;"	d
ADC_Cal	.\bsp\drivers\adc16\adc16.c	/^uint8 ADC_Cal(ADC_MemMapPtr adcmap)$/;"	f
ADC_Config_Alt	.\bsp\drivers\adc16\adc16.c	/^void ADC_Config_Alt(ADC_MemMapPtr adcmap, tADC_ConfigPtr ADC_CfgPtr)$/;"	f
ADC_MG_MG	.\bsp\cpu\headers\MK60DZ10.h	428;"	d
ADC_MG_MG_MASK	.\bsp\cpu\headers\MK60DZ10.h	426;"	d
ADC_MG_MG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	427;"	d
ADC_MG_REG	.\bsp\cpu\headers\MK60DZ10.h	312;"	d
ADC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct ADC_MemMap {$/;"	s
ADC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_OFS_OFS	.\bsp\cpu\headers\MK60DZ10.h	420;"	d
ADC_OFS_OFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	418;"	d
ADC_OFS_OFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	419;"	d
ADC_OFS_REG	.\bsp\cpu\headers\MK60DZ10.h	310;"	d
ADC_PGA_PGAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	461;"	d
ADC_PGA_PGAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	462;"	d
ADC_PGA_PGAG	.\bsp\cpu\headers\MK60DZ10.h	460;"	d
ADC_PGA_PGAG_MASK	.\bsp\cpu\headers\MK60DZ10.h	458;"	d
ADC_PGA_PGAG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	459;"	d
ADC_PGA_REG	.\bsp\cpu\headers\MK60DZ10.h	320;"	d
ADC_PG_PG	.\bsp\cpu\headers\MK60DZ10.h	424;"	d
ADC_PG_PG_MASK	.\bsp\cpu\headers\MK60DZ10.h	422;"	d
ADC_PG_PG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	423;"	d
ADC_PG_REG	.\bsp\cpu\headers\MK60DZ10.h	311;"	d
ADC_R_D	.\bsp\cpu\headers\MK60DZ10.h	380;"	d
ADC_R_D_MASK	.\bsp\cpu\headers\MK60DZ10.h	378;"	d
ADC_R_D_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	379;"	d
ADC_R_REG	.\bsp\cpu\headers\MK60DZ10.h	305;"	d
ADC_Read_Cal	.\bsp\drivers\adc16\adc16.c	/^void ADC_Read_Cal(ADC_MemMapPtr adcmap, tADC_Cal_Blk *blk)$/;"	f
ADC_SC1_ADCH	.\bsp\cpu\headers\MK60DZ10.h	346;"	d
ADC_SC1_ADCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	344;"	d
ADC_SC1_ADCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	345;"	d
ADC_SC1_AIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	349;"	d
ADC_SC1_AIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	350;"	d
ADC_SC1_COCO_MASK	.\bsp\cpu\headers\MK60DZ10.h	351;"	d
ADC_SC1_COCO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	352;"	d
ADC_SC1_DIFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	347;"	d
ADC_SC1_DIFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	348;"	d
ADC_SC1_REG	.\bsp\cpu\headers\MK60DZ10.h	302;"	d
ADC_SC2_ACFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	399;"	d
ADC_SC2_ACFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	400;"	d
ADC_SC2_ACFGT_MASK	.\bsp\cpu\headers\MK60DZ10.h	397;"	d
ADC_SC2_ACFGT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	398;"	d
ADC_SC2_ACREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	395;"	d
ADC_SC2_ACREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	396;"	d
ADC_SC2_ADACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	403;"	d
ADC_SC2_ADACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	404;"	d
ADC_SC2_ADTRG_MASK	.\bsp\cpu\headers\MK60DZ10.h	401;"	d
ADC_SC2_ADTRG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	402;"	d
ADC_SC2_DMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	393;"	d
ADC_SC2_DMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	394;"	d
ADC_SC2_REFSEL	.\bsp\cpu\headers\MK60DZ10.h	392;"	d
ADC_SC2_REFSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	390;"	d
ADC_SC2_REFSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	391;"	d
ADC_SC2_REG	.\bsp\cpu\headers\MK60DZ10.h	308;"	d
ADC_SC3_ADCO_MASK	.\bsp\cpu\headers\MK60DZ10.h	411;"	d
ADC_SC3_ADCO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	412;"	d
ADC_SC3_AVGE_MASK	.\bsp\cpu\headers\MK60DZ10.h	409;"	d
ADC_SC3_AVGE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	410;"	d
ADC_SC3_AVGS	.\bsp\cpu\headers\MK60DZ10.h	408;"	d
ADC_SC3_AVGS_MASK	.\bsp\cpu\headers\MK60DZ10.h	406;"	d
ADC_SC3_AVGS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	407;"	d
ADC_SC3_CALF_MASK	.\bsp\cpu\headers\MK60DZ10.h	413;"	d
ADC_SC3_CALF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	414;"	d
ADC_SC3_CAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	415;"	d
ADC_SC3_CAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	416;"	d
ADC_SC3_REG	.\bsp\cpu\headers\MK60DZ10.h	309;"	d
ADDINFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ADDINFO;                                 \/**< Peripheral Additional Info Register, offset: 0xC *\/$/;"	m	struct:USB_MemMap
ADDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ADDR;                                    \/**< Address Register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap
ADHSC_HISPEED	.\bsp\drivers\adc16\adc16.h	80;"	d
ADHSC_NORMAL	.\bsp\drivers\adc16\adc16.h	81;"	d
ADICLK_ADACK	.\bsp\drivers\adc16\adc16.h	67;"	d
ADICLK_ALTCLK	.\bsp\drivers\adc16\adc16.h	66;"	d
ADICLK_BUS	.\bsp\drivers\adc16\adc16.h	64;"	d
ADICLK_BUS_2	.\bsp\drivers\adc16\adc16.h	65;"	d
ADIV_1	.\bsp\drivers\adc16\adc16.h	47;"	d
ADIV_2	.\bsp\drivers\adc16\adc16.h	48;"	d
ADIV_4	.\bsp\drivers\adc16\adc16.h	49;"	d
ADIV_8	.\bsp\drivers\adc16\adc16.h	50;"	d
ADLPC_LOW	.\bsp\drivers\adc16\adc16.h	43;"	d
ADLPC_NORMAL	.\bsp\drivers\adc16\adc16.h	44;"	d
ADLSMP_LONG	.\bsp\drivers\adc16\adc16.h	53;"	d
ADLSMP_SHORT	.\bsp\drivers\adc16\adc16.h	54;"	d
ADLSTS_12	.\bsp\drivers\adc16\adc16.h	85;"	d
ADLSTS_2	.\bsp\drivers\adc16\adc16.h	87;"	d
ADLSTS_20	.\bsp\drivers\adc16\adc16.h	84;"	d
ADLSTS_6	.\bsp\drivers\adc16\adc16.h	86;"	d
ADMAES	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ADMAES;                                 \/**< ADMA Error Status Register, offset: 0x54 *\/$/;"	m	struct:SDHC_MemMap
ADR_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ADR_CA[9];                              \/**< General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
ADR_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ADR_CAA;                                \/**< Accumulator register - Add to register command, offset: 0x8C4 *\/$/;"	m	struct:CAU_MemMap
ADR_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ADR_CASR;                               \/**< Status register  - Add Register command, offset: 0x8C0 *\/$/;"	m	struct:CAU_MemMap
ADSADDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ADSADDR;                                \/**< ADMA System Address Register, offset: 0x58 *\/$/;"	m	struct:SDHC_MemMap
ADTRG_HW	.\bsp\drivers\adc16\adc16.h	97;"	d
ADTRG_SW	.\bsp\drivers\adc16\adc16.h	98;"	d
AESC_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AESC_CA[9];                             \/**< General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
AESC_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AESC_CAA;                               \/**< Accumulator register - AES Column Operation command, offset: 0xB04 *\/$/;"	m	struct:CAU_MemMap
AESC_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AESC_CASR;                              \/**< Status register  - AES Column Operation command, offset: 0xB00 *\/$/;"	m	struct:CAU_MemMap
AESIC_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AESIC_CA[9];                            \/**< General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
AESIC_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AESIC_CAA;                              \/**< Accumulator register - AES Inverse Column Operation command, offset: 0xB44 *\/$/;"	m	struct:CAU_MemMap
AESIC_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AESIC_CASR;                             \/**< Status register  - AES Inverse Column Operation command, offset: 0xB40 *\/$/;"	m	struct:CAU_MemMap
AFSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AFSR;                                   \/**< Auxiliary Fault Status Register, offset: 0xD3C *\/$/;"	m	struct:SCB_MemMap
AIEN_OFF	.\bsp\drivers\adc16\adc16.h	34;"	d
AIEN_ON	.\bsp\drivers\adc16\adc16.h	33;"	d
AIPS0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	1493;"	d
AIPS0_MPRA	.\bsp\cpu\headers\MK60DZ10.h	1509;"	d
AIPS0_PACRA	.\bsp\cpu\headers\MK60DZ10.h	1510;"	d
AIPS0_PACRB	.\bsp\cpu\headers\MK60DZ10.h	1511;"	d
AIPS0_PACRC	.\bsp\cpu\headers\MK60DZ10.h	1512;"	d
AIPS0_PACRD	.\bsp\cpu\headers\MK60DZ10.h	1513;"	d
AIPS0_PACRE	.\bsp\cpu\headers\MK60DZ10.h	1514;"	d
AIPS0_PACRF	.\bsp\cpu\headers\MK60DZ10.h	1515;"	d
AIPS0_PACRG	.\bsp\cpu\headers\MK60DZ10.h	1516;"	d
AIPS0_PACRH	.\bsp\cpu\headers\MK60DZ10.h	1517;"	d
AIPS0_PACRI	.\bsp\cpu\headers\MK60DZ10.h	1518;"	d
AIPS0_PACRJ	.\bsp\cpu\headers\MK60DZ10.h	1519;"	d
AIPS0_PACRK	.\bsp\cpu\headers\MK60DZ10.h	1520;"	d
AIPS0_PACRL	.\bsp\cpu\headers\MK60DZ10.h	1521;"	d
AIPS0_PACRM	.\bsp\cpu\headers\MK60DZ10.h	1522;"	d
AIPS0_PACRN	.\bsp\cpu\headers\MK60DZ10.h	1523;"	d
AIPS0_PACRO	.\bsp\cpu\headers\MK60DZ10.h	1524;"	d
AIPS0_PACRP	.\bsp\cpu\headers\MK60DZ10.h	1525;"	d
AIPS1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	1495;"	d
AIPS1_MPRA	.\bsp\cpu\headers\MK60DZ10.h	1527;"	d
AIPS1_PACRA	.\bsp\cpu\headers\MK60DZ10.h	1528;"	d
AIPS1_PACRB	.\bsp\cpu\headers\MK60DZ10.h	1529;"	d
AIPS1_PACRC	.\bsp\cpu\headers\MK60DZ10.h	1530;"	d
AIPS1_PACRD	.\bsp\cpu\headers\MK60DZ10.h	1531;"	d
AIPS1_PACRE	.\bsp\cpu\headers\MK60DZ10.h	1532;"	d
AIPS1_PACRF	.\bsp\cpu\headers\MK60DZ10.h	1533;"	d
AIPS1_PACRG	.\bsp\cpu\headers\MK60DZ10.h	1534;"	d
AIPS1_PACRH	.\bsp\cpu\headers\MK60DZ10.h	1535;"	d
AIPS1_PACRI	.\bsp\cpu\headers\MK60DZ10.h	1536;"	d
AIPS1_PACRJ	.\bsp\cpu\headers\MK60DZ10.h	1537;"	d
AIPS1_PACRK	.\bsp\cpu\headers\MK60DZ10.h	1538;"	d
AIPS1_PACRL	.\bsp\cpu\headers\MK60DZ10.h	1539;"	d
AIPS1_PACRM	.\bsp\cpu\headers\MK60DZ10.h	1540;"	d
AIPS1_PACRN	.\bsp\cpu\headers\MK60DZ10.h	1541;"	d
AIPS1_PACRO	.\bsp\cpu\headers\MK60DZ10.h	1542;"	d
AIPS1_PACRP	.\bsp\cpu\headers\MK60DZ10.h	1543;"	d
AIPS_MPRA_MPL0_MASK	.\bsp\cpu\headers\MK60DZ10.h	695;"	d
AIPS_MPRA_MPL0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	696;"	d
AIPS_MPRA_MPL1_MASK	.\bsp\cpu\headers\MK60DZ10.h	689;"	d
AIPS_MPRA_MPL1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	690;"	d
AIPS_MPRA_MPL2_MASK	.\bsp\cpu\headers\MK60DZ10.h	683;"	d
AIPS_MPRA_MPL2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	684;"	d
AIPS_MPRA_MPL3_MASK	.\bsp\cpu\headers\MK60DZ10.h	677;"	d
AIPS_MPRA_MPL3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	678;"	d
AIPS_MPRA_MPL4_MASK	.\bsp\cpu\headers\MK60DZ10.h	671;"	d
AIPS_MPRA_MPL4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	672;"	d
AIPS_MPRA_MPL5_MASK	.\bsp\cpu\headers\MK60DZ10.h	665;"	d
AIPS_MPRA_MPL5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	666;"	d
AIPS_MPRA_MTR0_MASK	.\bsp\cpu\headers\MK60DZ10.h	699;"	d
AIPS_MPRA_MTR0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	700;"	d
AIPS_MPRA_MTR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	693;"	d
AIPS_MPRA_MTR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	694;"	d
AIPS_MPRA_MTR2_MASK	.\bsp\cpu\headers\MK60DZ10.h	687;"	d
AIPS_MPRA_MTR2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	688;"	d
AIPS_MPRA_MTR3_MASK	.\bsp\cpu\headers\MK60DZ10.h	681;"	d
AIPS_MPRA_MTR3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	682;"	d
AIPS_MPRA_MTR4_MASK	.\bsp\cpu\headers\MK60DZ10.h	675;"	d
AIPS_MPRA_MTR4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	676;"	d
AIPS_MPRA_MTR5_MASK	.\bsp\cpu\headers\MK60DZ10.h	669;"	d
AIPS_MPRA_MTR5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	670;"	d
AIPS_MPRA_MTW0_MASK	.\bsp\cpu\headers\MK60DZ10.h	697;"	d
AIPS_MPRA_MTW0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	698;"	d
AIPS_MPRA_MTW1_MASK	.\bsp\cpu\headers\MK60DZ10.h	691;"	d
AIPS_MPRA_MTW1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	692;"	d
AIPS_MPRA_MTW2_MASK	.\bsp\cpu\headers\MK60DZ10.h	685;"	d
AIPS_MPRA_MTW2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	686;"	d
AIPS_MPRA_MTW3_MASK	.\bsp\cpu\headers\MK60DZ10.h	679;"	d
AIPS_MPRA_MTW3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	680;"	d
AIPS_MPRA_MTW4_MASK	.\bsp\cpu\headers\MK60DZ10.h	673;"	d
AIPS_MPRA_MTW4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	674;"	d
AIPS_MPRA_MTW5_MASK	.\bsp\cpu\headers\MK60DZ10.h	667;"	d
AIPS_MPRA_MTW5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	668;"	d
AIPS_MPRA_REG	.\bsp\cpu\headers\MK60DZ10.h	632;"	d
AIPS_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct AIPS_MemMap {$/;"	s
AIPS_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *AIPS_MemMapPtr;$/;"	t
AIPS_PACRA_REG	.\bsp\cpu\headers\MK60DZ10.h	633;"	d
AIPS_PACRA_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	748;"	d
AIPS_PACRA_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	749;"	d
AIPS_PACRA_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	742;"	d
AIPS_PACRA_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	743;"	d
AIPS_PACRA_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	736;"	d
AIPS_PACRA_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	737;"	d
AIPS_PACRA_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	730;"	d
AIPS_PACRA_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	731;"	d
AIPS_PACRA_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	724;"	d
AIPS_PACRA_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	725;"	d
AIPS_PACRA_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	718;"	d
AIPS_PACRA_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	719;"	d
AIPS_PACRA_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	712;"	d
AIPS_PACRA_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	713;"	d
AIPS_PACRA_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	706;"	d
AIPS_PACRA_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	707;"	d
AIPS_PACRA_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	744;"	d
AIPS_PACRA_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	745;"	d
AIPS_PACRA_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	738;"	d
AIPS_PACRA_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	739;"	d
AIPS_PACRA_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	732;"	d
AIPS_PACRA_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	733;"	d
AIPS_PACRA_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	726;"	d
AIPS_PACRA_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	727;"	d
AIPS_PACRA_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	720;"	d
AIPS_PACRA_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	721;"	d
AIPS_PACRA_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	714;"	d
AIPS_PACRA_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	715;"	d
AIPS_PACRA_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	708;"	d
AIPS_PACRA_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	709;"	d
AIPS_PACRA_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	702;"	d
AIPS_PACRA_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	703;"	d
AIPS_PACRA_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	746;"	d
AIPS_PACRA_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	747;"	d
AIPS_PACRA_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	740;"	d
AIPS_PACRA_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	741;"	d
AIPS_PACRA_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	734;"	d
AIPS_PACRA_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	735;"	d
AIPS_PACRA_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	728;"	d
AIPS_PACRA_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	729;"	d
AIPS_PACRA_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	722;"	d
AIPS_PACRA_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	723;"	d
AIPS_PACRA_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	716;"	d
AIPS_PACRA_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	717;"	d
AIPS_PACRA_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	710;"	d
AIPS_PACRA_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	711;"	d
AIPS_PACRA_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	704;"	d
AIPS_PACRA_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	705;"	d
AIPS_PACRB_REG	.\bsp\cpu\headers\MK60DZ10.h	634;"	d
AIPS_PACRB_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	797;"	d
AIPS_PACRB_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	798;"	d
AIPS_PACRB_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	791;"	d
AIPS_PACRB_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	792;"	d
AIPS_PACRB_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	785;"	d
AIPS_PACRB_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	786;"	d
AIPS_PACRB_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	779;"	d
AIPS_PACRB_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	780;"	d
AIPS_PACRB_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	773;"	d
AIPS_PACRB_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	774;"	d
AIPS_PACRB_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	767;"	d
AIPS_PACRB_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	768;"	d
AIPS_PACRB_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	761;"	d
AIPS_PACRB_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	762;"	d
AIPS_PACRB_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	755;"	d
AIPS_PACRB_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	756;"	d
AIPS_PACRB_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	793;"	d
AIPS_PACRB_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	794;"	d
AIPS_PACRB_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	787;"	d
AIPS_PACRB_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	788;"	d
AIPS_PACRB_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	781;"	d
AIPS_PACRB_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	782;"	d
AIPS_PACRB_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	775;"	d
AIPS_PACRB_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	776;"	d
AIPS_PACRB_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	769;"	d
AIPS_PACRB_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	770;"	d
AIPS_PACRB_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	763;"	d
AIPS_PACRB_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	764;"	d
AIPS_PACRB_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	757;"	d
AIPS_PACRB_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	758;"	d
AIPS_PACRB_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	751;"	d
AIPS_PACRB_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	752;"	d
AIPS_PACRB_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	795;"	d
AIPS_PACRB_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	796;"	d
AIPS_PACRB_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	789;"	d
AIPS_PACRB_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	790;"	d
AIPS_PACRB_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	783;"	d
AIPS_PACRB_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	784;"	d
AIPS_PACRB_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	777;"	d
AIPS_PACRB_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	778;"	d
AIPS_PACRB_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	771;"	d
AIPS_PACRB_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	772;"	d
AIPS_PACRB_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	765;"	d
AIPS_PACRB_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	766;"	d
AIPS_PACRB_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	759;"	d
AIPS_PACRB_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	760;"	d
AIPS_PACRB_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	753;"	d
AIPS_PACRB_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	754;"	d
AIPS_PACRC_REG	.\bsp\cpu\headers\MK60DZ10.h	635;"	d
AIPS_PACRC_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	846;"	d
AIPS_PACRC_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	847;"	d
AIPS_PACRC_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	840;"	d
AIPS_PACRC_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	841;"	d
AIPS_PACRC_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	834;"	d
AIPS_PACRC_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	835;"	d
AIPS_PACRC_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	828;"	d
AIPS_PACRC_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	829;"	d
AIPS_PACRC_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	822;"	d
AIPS_PACRC_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	823;"	d
AIPS_PACRC_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	816;"	d
AIPS_PACRC_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	817;"	d
AIPS_PACRC_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	810;"	d
AIPS_PACRC_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	811;"	d
AIPS_PACRC_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	804;"	d
AIPS_PACRC_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	805;"	d
AIPS_PACRC_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	842;"	d
AIPS_PACRC_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	843;"	d
AIPS_PACRC_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	836;"	d
AIPS_PACRC_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	837;"	d
AIPS_PACRC_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	830;"	d
AIPS_PACRC_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	831;"	d
AIPS_PACRC_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	824;"	d
AIPS_PACRC_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	825;"	d
AIPS_PACRC_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	818;"	d
AIPS_PACRC_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	819;"	d
AIPS_PACRC_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	812;"	d
AIPS_PACRC_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	813;"	d
AIPS_PACRC_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	806;"	d
AIPS_PACRC_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	807;"	d
AIPS_PACRC_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	800;"	d
AIPS_PACRC_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	801;"	d
AIPS_PACRC_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	844;"	d
AIPS_PACRC_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	845;"	d
AIPS_PACRC_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	838;"	d
AIPS_PACRC_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	839;"	d
AIPS_PACRC_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	832;"	d
AIPS_PACRC_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	833;"	d
AIPS_PACRC_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	826;"	d
AIPS_PACRC_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	827;"	d
AIPS_PACRC_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	820;"	d
AIPS_PACRC_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	821;"	d
AIPS_PACRC_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	814;"	d
AIPS_PACRC_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	815;"	d
AIPS_PACRC_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	808;"	d
AIPS_PACRC_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	809;"	d
AIPS_PACRC_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	802;"	d
AIPS_PACRC_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	803;"	d
AIPS_PACRD_REG	.\bsp\cpu\headers\MK60DZ10.h	636;"	d
AIPS_PACRD_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	895;"	d
AIPS_PACRD_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	896;"	d
AIPS_PACRD_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	889;"	d
AIPS_PACRD_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	890;"	d
AIPS_PACRD_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	883;"	d
AIPS_PACRD_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	884;"	d
AIPS_PACRD_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	877;"	d
AIPS_PACRD_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	878;"	d
AIPS_PACRD_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	871;"	d
AIPS_PACRD_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	872;"	d
AIPS_PACRD_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	865;"	d
AIPS_PACRD_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	866;"	d
AIPS_PACRD_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	859;"	d
AIPS_PACRD_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	860;"	d
AIPS_PACRD_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	853;"	d
AIPS_PACRD_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	854;"	d
AIPS_PACRD_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	891;"	d
AIPS_PACRD_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	892;"	d
AIPS_PACRD_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	885;"	d
AIPS_PACRD_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	886;"	d
AIPS_PACRD_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	879;"	d
AIPS_PACRD_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	880;"	d
AIPS_PACRD_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	873;"	d
AIPS_PACRD_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	874;"	d
AIPS_PACRD_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	867;"	d
AIPS_PACRD_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	868;"	d
AIPS_PACRD_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	861;"	d
AIPS_PACRD_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	862;"	d
AIPS_PACRD_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	855;"	d
AIPS_PACRD_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	856;"	d
AIPS_PACRD_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	849;"	d
AIPS_PACRD_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	850;"	d
AIPS_PACRD_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	893;"	d
AIPS_PACRD_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	894;"	d
AIPS_PACRD_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	887;"	d
AIPS_PACRD_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	888;"	d
AIPS_PACRD_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	881;"	d
AIPS_PACRD_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	882;"	d
AIPS_PACRD_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	875;"	d
AIPS_PACRD_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	876;"	d
AIPS_PACRD_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	869;"	d
AIPS_PACRD_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	870;"	d
AIPS_PACRD_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	863;"	d
AIPS_PACRD_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	864;"	d
AIPS_PACRD_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	857;"	d
AIPS_PACRD_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	858;"	d
AIPS_PACRD_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	851;"	d
AIPS_PACRD_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	852;"	d
AIPS_PACRE_REG	.\bsp\cpu\headers\MK60DZ10.h	637;"	d
AIPS_PACRE_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	944;"	d
AIPS_PACRE_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	945;"	d
AIPS_PACRE_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	938;"	d
AIPS_PACRE_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	939;"	d
AIPS_PACRE_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	932;"	d
AIPS_PACRE_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	933;"	d
AIPS_PACRE_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	926;"	d
AIPS_PACRE_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	927;"	d
AIPS_PACRE_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	920;"	d
AIPS_PACRE_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	921;"	d
AIPS_PACRE_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	914;"	d
AIPS_PACRE_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	915;"	d
AIPS_PACRE_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	908;"	d
AIPS_PACRE_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	909;"	d
AIPS_PACRE_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	902;"	d
AIPS_PACRE_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	903;"	d
AIPS_PACRE_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	940;"	d
AIPS_PACRE_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	941;"	d
AIPS_PACRE_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	934;"	d
AIPS_PACRE_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	935;"	d
AIPS_PACRE_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	928;"	d
AIPS_PACRE_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	929;"	d
AIPS_PACRE_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	922;"	d
AIPS_PACRE_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	923;"	d
AIPS_PACRE_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	916;"	d
AIPS_PACRE_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	917;"	d
AIPS_PACRE_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	910;"	d
AIPS_PACRE_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	911;"	d
AIPS_PACRE_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	904;"	d
AIPS_PACRE_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	905;"	d
AIPS_PACRE_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	898;"	d
AIPS_PACRE_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	899;"	d
AIPS_PACRE_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	942;"	d
AIPS_PACRE_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	943;"	d
AIPS_PACRE_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	936;"	d
AIPS_PACRE_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	937;"	d
AIPS_PACRE_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	930;"	d
AIPS_PACRE_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	931;"	d
AIPS_PACRE_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	924;"	d
AIPS_PACRE_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	925;"	d
AIPS_PACRE_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	918;"	d
AIPS_PACRE_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	919;"	d
AIPS_PACRE_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	912;"	d
AIPS_PACRE_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	913;"	d
AIPS_PACRE_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	906;"	d
AIPS_PACRE_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	907;"	d
AIPS_PACRE_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	900;"	d
AIPS_PACRE_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	901;"	d
AIPS_PACRF_REG	.\bsp\cpu\headers\MK60DZ10.h	638;"	d
AIPS_PACRF_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	993;"	d
AIPS_PACRF_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	994;"	d
AIPS_PACRF_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	987;"	d
AIPS_PACRF_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	988;"	d
AIPS_PACRF_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	981;"	d
AIPS_PACRF_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	982;"	d
AIPS_PACRF_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	975;"	d
AIPS_PACRF_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	976;"	d
AIPS_PACRF_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	969;"	d
AIPS_PACRF_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	970;"	d
AIPS_PACRF_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	963;"	d
AIPS_PACRF_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	964;"	d
AIPS_PACRF_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	957;"	d
AIPS_PACRF_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	958;"	d
AIPS_PACRF_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	951;"	d
AIPS_PACRF_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	952;"	d
AIPS_PACRF_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	989;"	d
AIPS_PACRF_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	990;"	d
AIPS_PACRF_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	983;"	d
AIPS_PACRF_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	984;"	d
AIPS_PACRF_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	977;"	d
AIPS_PACRF_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	978;"	d
AIPS_PACRF_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	971;"	d
AIPS_PACRF_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	972;"	d
AIPS_PACRF_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	965;"	d
AIPS_PACRF_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	966;"	d
AIPS_PACRF_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	959;"	d
AIPS_PACRF_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	960;"	d
AIPS_PACRF_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	953;"	d
AIPS_PACRF_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	954;"	d
AIPS_PACRF_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	947;"	d
AIPS_PACRF_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	948;"	d
AIPS_PACRF_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	991;"	d
AIPS_PACRF_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	992;"	d
AIPS_PACRF_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	985;"	d
AIPS_PACRF_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	986;"	d
AIPS_PACRF_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	979;"	d
AIPS_PACRF_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	980;"	d
AIPS_PACRF_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	973;"	d
AIPS_PACRF_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	974;"	d
AIPS_PACRF_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	967;"	d
AIPS_PACRF_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	968;"	d
AIPS_PACRF_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	961;"	d
AIPS_PACRF_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	962;"	d
AIPS_PACRF_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	955;"	d
AIPS_PACRF_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	956;"	d
AIPS_PACRF_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	949;"	d
AIPS_PACRF_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	950;"	d
AIPS_PACRG_REG	.\bsp\cpu\headers\MK60DZ10.h	639;"	d
AIPS_PACRG_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1042;"	d
AIPS_PACRG_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1043;"	d
AIPS_PACRG_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1036;"	d
AIPS_PACRG_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1037;"	d
AIPS_PACRG_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1030;"	d
AIPS_PACRG_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1031;"	d
AIPS_PACRG_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1024;"	d
AIPS_PACRG_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1025;"	d
AIPS_PACRG_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1018;"	d
AIPS_PACRG_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1019;"	d
AIPS_PACRG_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1012;"	d
AIPS_PACRG_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1013;"	d
AIPS_PACRG_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1006;"	d
AIPS_PACRG_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1007;"	d
AIPS_PACRG_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1000;"	d
AIPS_PACRG_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1001;"	d
AIPS_PACRG_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1038;"	d
AIPS_PACRG_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1039;"	d
AIPS_PACRG_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1032;"	d
AIPS_PACRG_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1033;"	d
AIPS_PACRG_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1026;"	d
AIPS_PACRG_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1027;"	d
AIPS_PACRG_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1020;"	d
AIPS_PACRG_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1021;"	d
AIPS_PACRG_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1014;"	d
AIPS_PACRG_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1015;"	d
AIPS_PACRG_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1008;"	d
AIPS_PACRG_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1009;"	d
AIPS_PACRG_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1002;"	d
AIPS_PACRG_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1003;"	d
AIPS_PACRG_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	996;"	d
AIPS_PACRG_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	997;"	d
AIPS_PACRG_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1040;"	d
AIPS_PACRG_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1041;"	d
AIPS_PACRG_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1034;"	d
AIPS_PACRG_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1035;"	d
AIPS_PACRG_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1028;"	d
AIPS_PACRG_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1029;"	d
AIPS_PACRG_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1022;"	d
AIPS_PACRG_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1023;"	d
AIPS_PACRG_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1016;"	d
AIPS_PACRG_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1017;"	d
AIPS_PACRG_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1010;"	d
AIPS_PACRG_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1011;"	d
AIPS_PACRG_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1004;"	d
AIPS_PACRG_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1005;"	d
AIPS_PACRG_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	998;"	d
AIPS_PACRG_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	999;"	d
AIPS_PACRH_REG	.\bsp\cpu\headers\MK60DZ10.h	640;"	d
AIPS_PACRH_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1091;"	d
AIPS_PACRH_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1092;"	d
AIPS_PACRH_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1085;"	d
AIPS_PACRH_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1086;"	d
AIPS_PACRH_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1079;"	d
AIPS_PACRH_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1080;"	d
AIPS_PACRH_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1073;"	d
AIPS_PACRH_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1074;"	d
AIPS_PACRH_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1067;"	d
AIPS_PACRH_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1068;"	d
AIPS_PACRH_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1061;"	d
AIPS_PACRH_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1062;"	d
AIPS_PACRH_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1055;"	d
AIPS_PACRH_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1056;"	d
AIPS_PACRH_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1049;"	d
AIPS_PACRH_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1050;"	d
AIPS_PACRH_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1087;"	d
AIPS_PACRH_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1088;"	d
AIPS_PACRH_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1081;"	d
AIPS_PACRH_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1082;"	d
AIPS_PACRH_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1075;"	d
AIPS_PACRH_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1076;"	d
AIPS_PACRH_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1069;"	d
AIPS_PACRH_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1070;"	d
AIPS_PACRH_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1063;"	d
AIPS_PACRH_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1064;"	d
AIPS_PACRH_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1057;"	d
AIPS_PACRH_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1058;"	d
AIPS_PACRH_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1051;"	d
AIPS_PACRH_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1052;"	d
AIPS_PACRH_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1045;"	d
AIPS_PACRH_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1046;"	d
AIPS_PACRH_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1089;"	d
AIPS_PACRH_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1090;"	d
AIPS_PACRH_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1083;"	d
AIPS_PACRH_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1084;"	d
AIPS_PACRH_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1077;"	d
AIPS_PACRH_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1078;"	d
AIPS_PACRH_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1071;"	d
AIPS_PACRH_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1072;"	d
AIPS_PACRH_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1065;"	d
AIPS_PACRH_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1066;"	d
AIPS_PACRH_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1059;"	d
AIPS_PACRH_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1060;"	d
AIPS_PACRH_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1053;"	d
AIPS_PACRH_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1054;"	d
AIPS_PACRH_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1047;"	d
AIPS_PACRH_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1048;"	d
AIPS_PACRI_REG	.\bsp\cpu\headers\MK60DZ10.h	641;"	d
AIPS_PACRI_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1140;"	d
AIPS_PACRI_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1141;"	d
AIPS_PACRI_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1134;"	d
AIPS_PACRI_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1135;"	d
AIPS_PACRI_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1128;"	d
AIPS_PACRI_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1129;"	d
AIPS_PACRI_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1122;"	d
AIPS_PACRI_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1123;"	d
AIPS_PACRI_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1116;"	d
AIPS_PACRI_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1117;"	d
AIPS_PACRI_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1110;"	d
AIPS_PACRI_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1111;"	d
AIPS_PACRI_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1104;"	d
AIPS_PACRI_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1105;"	d
AIPS_PACRI_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1098;"	d
AIPS_PACRI_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1099;"	d
AIPS_PACRI_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1136;"	d
AIPS_PACRI_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1137;"	d
AIPS_PACRI_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1130;"	d
AIPS_PACRI_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1131;"	d
AIPS_PACRI_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1124;"	d
AIPS_PACRI_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1125;"	d
AIPS_PACRI_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1118;"	d
AIPS_PACRI_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1119;"	d
AIPS_PACRI_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1112;"	d
AIPS_PACRI_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1113;"	d
AIPS_PACRI_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1106;"	d
AIPS_PACRI_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1107;"	d
AIPS_PACRI_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1100;"	d
AIPS_PACRI_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1101;"	d
AIPS_PACRI_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1094;"	d
AIPS_PACRI_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1095;"	d
AIPS_PACRI_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1138;"	d
AIPS_PACRI_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1139;"	d
AIPS_PACRI_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1132;"	d
AIPS_PACRI_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1133;"	d
AIPS_PACRI_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1126;"	d
AIPS_PACRI_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1127;"	d
AIPS_PACRI_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1120;"	d
AIPS_PACRI_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1121;"	d
AIPS_PACRI_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1114;"	d
AIPS_PACRI_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1115;"	d
AIPS_PACRI_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1108;"	d
AIPS_PACRI_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1109;"	d
AIPS_PACRI_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1102;"	d
AIPS_PACRI_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1103;"	d
AIPS_PACRI_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1096;"	d
AIPS_PACRI_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1097;"	d
AIPS_PACRJ_REG	.\bsp\cpu\headers\MK60DZ10.h	642;"	d
AIPS_PACRJ_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1189;"	d
AIPS_PACRJ_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1190;"	d
AIPS_PACRJ_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1183;"	d
AIPS_PACRJ_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1184;"	d
AIPS_PACRJ_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1177;"	d
AIPS_PACRJ_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1178;"	d
AIPS_PACRJ_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1171;"	d
AIPS_PACRJ_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1172;"	d
AIPS_PACRJ_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1165;"	d
AIPS_PACRJ_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1166;"	d
AIPS_PACRJ_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1159;"	d
AIPS_PACRJ_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1160;"	d
AIPS_PACRJ_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1153;"	d
AIPS_PACRJ_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1154;"	d
AIPS_PACRJ_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1147;"	d
AIPS_PACRJ_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1148;"	d
AIPS_PACRJ_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1185;"	d
AIPS_PACRJ_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1186;"	d
AIPS_PACRJ_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1179;"	d
AIPS_PACRJ_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1180;"	d
AIPS_PACRJ_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1173;"	d
AIPS_PACRJ_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1174;"	d
AIPS_PACRJ_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1167;"	d
AIPS_PACRJ_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1168;"	d
AIPS_PACRJ_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1161;"	d
AIPS_PACRJ_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1162;"	d
AIPS_PACRJ_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1155;"	d
AIPS_PACRJ_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1156;"	d
AIPS_PACRJ_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1149;"	d
AIPS_PACRJ_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1150;"	d
AIPS_PACRJ_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1143;"	d
AIPS_PACRJ_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1144;"	d
AIPS_PACRJ_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1187;"	d
AIPS_PACRJ_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1188;"	d
AIPS_PACRJ_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1181;"	d
AIPS_PACRJ_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1182;"	d
AIPS_PACRJ_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1175;"	d
AIPS_PACRJ_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1176;"	d
AIPS_PACRJ_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1169;"	d
AIPS_PACRJ_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1170;"	d
AIPS_PACRJ_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1163;"	d
AIPS_PACRJ_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1164;"	d
AIPS_PACRJ_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1157;"	d
AIPS_PACRJ_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1158;"	d
AIPS_PACRJ_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1151;"	d
AIPS_PACRJ_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1152;"	d
AIPS_PACRJ_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1145;"	d
AIPS_PACRJ_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1146;"	d
AIPS_PACRK_REG	.\bsp\cpu\headers\MK60DZ10.h	643;"	d
AIPS_PACRK_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1238;"	d
AIPS_PACRK_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1239;"	d
AIPS_PACRK_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1232;"	d
AIPS_PACRK_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1233;"	d
AIPS_PACRK_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1226;"	d
AIPS_PACRK_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1227;"	d
AIPS_PACRK_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1220;"	d
AIPS_PACRK_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1221;"	d
AIPS_PACRK_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1214;"	d
AIPS_PACRK_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1215;"	d
AIPS_PACRK_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1208;"	d
AIPS_PACRK_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1209;"	d
AIPS_PACRK_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1202;"	d
AIPS_PACRK_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1203;"	d
AIPS_PACRK_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1196;"	d
AIPS_PACRK_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1197;"	d
AIPS_PACRK_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1234;"	d
AIPS_PACRK_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1235;"	d
AIPS_PACRK_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1228;"	d
AIPS_PACRK_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1229;"	d
AIPS_PACRK_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1222;"	d
AIPS_PACRK_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1223;"	d
AIPS_PACRK_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1216;"	d
AIPS_PACRK_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1217;"	d
AIPS_PACRK_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1210;"	d
AIPS_PACRK_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1211;"	d
AIPS_PACRK_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1204;"	d
AIPS_PACRK_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1205;"	d
AIPS_PACRK_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1198;"	d
AIPS_PACRK_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1199;"	d
AIPS_PACRK_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1192;"	d
AIPS_PACRK_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1193;"	d
AIPS_PACRK_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1236;"	d
AIPS_PACRK_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1237;"	d
AIPS_PACRK_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1230;"	d
AIPS_PACRK_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1231;"	d
AIPS_PACRK_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1224;"	d
AIPS_PACRK_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1225;"	d
AIPS_PACRK_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1218;"	d
AIPS_PACRK_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1219;"	d
AIPS_PACRK_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1212;"	d
AIPS_PACRK_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1213;"	d
AIPS_PACRK_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1206;"	d
AIPS_PACRK_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1207;"	d
AIPS_PACRK_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1200;"	d
AIPS_PACRK_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1201;"	d
AIPS_PACRK_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1194;"	d
AIPS_PACRK_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1195;"	d
AIPS_PACRL_REG	.\bsp\cpu\headers\MK60DZ10.h	644;"	d
AIPS_PACRL_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1287;"	d
AIPS_PACRL_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1288;"	d
AIPS_PACRL_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1281;"	d
AIPS_PACRL_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1282;"	d
AIPS_PACRL_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1275;"	d
AIPS_PACRL_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1276;"	d
AIPS_PACRL_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1269;"	d
AIPS_PACRL_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1270;"	d
AIPS_PACRL_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1263;"	d
AIPS_PACRL_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1264;"	d
AIPS_PACRL_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1257;"	d
AIPS_PACRL_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1258;"	d
AIPS_PACRL_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1251;"	d
AIPS_PACRL_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1252;"	d
AIPS_PACRL_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1245;"	d
AIPS_PACRL_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1246;"	d
AIPS_PACRL_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1283;"	d
AIPS_PACRL_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1284;"	d
AIPS_PACRL_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1277;"	d
AIPS_PACRL_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1278;"	d
AIPS_PACRL_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1271;"	d
AIPS_PACRL_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1272;"	d
AIPS_PACRL_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1265;"	d
AIPS_PACRL_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1266;"	d
AIPS_PACRL_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1259;"	d
AIPS_PACRL_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1260;"	d
AIPS_PACRL_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1253;"	d
AIPS_PACRL_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1254;"	d
AIPS_PACRL_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1247;"	d
AIPS_PACRL_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1248;"	d
AIPS_PACRL_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1241;"	d
AIPS_PACRL_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1242;"	d
AIPS_PACRL_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1285;"	d
AIPS_PACRL_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1286;"	d
AIPS_PACRL_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1279;"	d
AIPS_PACRL_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1280;"	d
AIPS_PACRL_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1273;"	d
AIPS_PACRL_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1274;"	d
AIPS_PACRL_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1267;"	d
AIPS_PACRL_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1268;"	d
AIPS_PACRL_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1261;"	d
AIPS_PACRL_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1262;"	d
AIPS_PACRL_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1255;"	d
AIPS_PACRL_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1256;"	d
AIPS_PACRL_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1249;"	d
AIPS_PACRL_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1250;"	d
AIPS_PACRL_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1243;"	d
AIPS_PACRL_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1244;"	d
AIPS_PACRM_REG	.\bsp\cpu\headers\MK60DZ10.h	645;"	d
AIPS_PACRM_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1336;"	d
AIPS_PACRM_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1337;"	d
AIPS_PACRM_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1330;"	d
AIPS_PACRM_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1331;"	d
AIPS_PACRM_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1324;"	d
AIPS_PACRM_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1325;"	d
AIPS_PACRM_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1318;"	d
AIPS_PACRM_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1319;"	d
AIPS_PACRM_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1312;"	d
AIPS_PACRM_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1313;"	d
AIPS_PACRM_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1306;"	d
AIPS_PACRM_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1307;"	d
AIPS_PACRM_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1300;"	d
AIPS_PACRM_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1301;"	d
AIPS_PACRM_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1294;"	d
AIPS_PACRM_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1295;"	d
AIPS_PACRM_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1332;"	d
AIPS_PACRM_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1333;"	d
AIPS_PACRM_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1326;"	d
AIPS_PACRM_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1327;"	d
AIPS_PACRM_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1320;"	d
AIPS_PACRM_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1321;"	d
AIPS_PACRM_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1314;"	d
AIPS_PACRM_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1315;"	d
AIPS_PACRM_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1308;"	d
AIPS_PACRM_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1309;"	d
AIPS_PACRM_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1302;"	d
AIPS_PACRM_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1303;"	d
AIPS_PACRM_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1296;"	d
AIPS_PACRM_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1297;"	d
AIPS_PACRM_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1290;"	d
AIPS_PACRM_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1291;"	d
AIPS_PACRM_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1334;"	d
AIPS_PACRM_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1335;"	d
AIPS_PACRM_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1328;"	d
AIPS_PACRM_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1329;"	d
AIPS_PACRM_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1322;"	d
AIPS_PACRM_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1323;"	d
AIPS_PACRM_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1316;"	d
AIPS_PACRM_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1317;"	d
AIPS_PACRM_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1310;"	d
AIPS_PACRM_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1311;"	d
AIPS_PACRM_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1304;"	d
AIPS_PACRM_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1305;"	d
AIPS_PACRM_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1298;"	d
AIPS_PACRM_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1299;"	d
AIPS_PACRM_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1292;"	d
AIPS_PACRM_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1293;"	d
AIPS_PACRN_REG	.\bsp\cpu\headers\MK60DZ10.h	646;"	d
AIPS_PACRN_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1385;"	d
AIPS_PACRN_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1386;"	d
AIPS_PACRN_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1379;"	d
AIPS_PACRN_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1380;"	d
AIPS_PACRN_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1373;"	d
AIPS_PACRN_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1374;"	d
AIPS_PACRN_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1367;"	d
AIPS_PACRN_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1368;"	d
AIPS_PACRN_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1361;"	d
AIPS_PACRN_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1362;"	d
AIPS_PACRN_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1355;"	d
AIPS_PACRN_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1356;"	d
AIPS_PACRN_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1349;"	d
AIPS_PACRN_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1350;"	d
AIPS_PACRN_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1343;"	d
AIPS_PACRN_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1344;"	d
AIPS_PACRN_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1381;"	d
AIPS_PACRN_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1382;"	d
AIPS_PACRN_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1375;"	d
AIPS_PACRN_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1376;"	d
AIPS_PACRN_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1369;"	d
AIPS_PACRN_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1370;"	d
AIPS_PACRN_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1363;"	d
AIPS_PACRN_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1364;"	d
AIPS_PACRN_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1357;"	d
AIPS_PACRN_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1358;"	d
AIPS_PACRN_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1351;"	d
AIPS_PACRN_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1352;"	d
AIPS_PACRN_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1345;"	d
AIPS_PACRN_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1346;"	d
AIPS_PACRN_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1339;"	d
AIPS_PACRN_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1340;"	d
AIPS_PACRN_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1383;"	d
AIPS_PACRN_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1384;"	d
AIPS_PACRN_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1377;"	d
AIPS_PACRN_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1378;"	d
AIPS_PACRN_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1371;"	d
AIPS_PACRN_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1372;"	d
AIPS_PACRN_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1365;"	d
AIPS_PACRN_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1366;"	d
AIPS_PACRN_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1359;"	d
AIPS_PACRN_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1360;"	d
AIPS_PACRN_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1353;"	d
AIPS_PACRN_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1354;"	d
AIPS_PACRN_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1347;"	d
AIPS_PACRN_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1348;"	d
AIPS_PACRN_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1341;"	d
AIPS_PACRN_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1342;"	d
AIPS_PACRO_REG	.\bsp\cpu\headers\MK60DZ10.h	647;"	d
AIPS_PACRO_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1434;"	d
AIPS_PACRO_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1435;"	d
AIPS_PACRO_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1428;"	d
AIPS_PACRO_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1429;"	d
AIPS_PACRO_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1422;"	d
AIPS_PACRO_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1423;"	d
AIPS_PACRO_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1416;"	d
AIPS_PACRO_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1417;"	d
AIPS_PACRO_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1410;"	d
AIPS_PACRO_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1411;"	d
AIPS_PACRO_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1404;"	d
AIPS_PACRO_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1405;"	d
AIPS_PACRO_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1398;"	d
AIPS_PACRO_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1399;"	d
AIPS_PACRO_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1392;"	d
AIPS_PACRO_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1393;"	d
AIPS_PACRO_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1430;"	d
AIPS_PACRO_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1431;"	d
AIPS_PACRO_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1424;"	d
AIPS_PACRO_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1425;"	d
AIPS_PACRO_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1418;"	d
AIPS_PACRO_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1419;"	d
AIPS_PACRO_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1412;"	d
AIPS_PACRO_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1413;"	d
AIPS_PACRO_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1406;"	d
AIPS_PACRO_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1407;"	d
AIPS_PACRO_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1400;"	d
AIPS_PACRO_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1401;"	d
AIPS_PACRO_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1394;"	d
AIPS_PACRO_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1395;"	d
AIPS_PACRO_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1388;"	d
AIPS_PACRO_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1389;"	d
AIPS_PACRO_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1432;"	d
AIPS_PACRO_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1433;"	d
AIPS_PACRO_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1426;"	d
AIPS_PACRO_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1427;"	d
AIPS_PACRO_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1420;"	d
AIPS_PACRO_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1421;"	d
AIPS_PACRO_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1414;"	d
AIPS_PACRO_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1415;"	d
AIPS_PACRO_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1408;"	d
AIPS_PACRO_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1409;"	d
AIPS_PACRO_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1402;"	d
AIPS_PACRO_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1403;"	d
AIPS_PACRO_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1396;"	d
AIPS_PACRO_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1397;"	d
AIPS_PACRO_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1390;"	d
AIPS_PACRO_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1391;"	d
AIPS_PACRP_REG	.\bsp\cpu\headers\MK60DZ10.h	648;"	d
AIPS_PACRP_SP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1483;"	d
AIPS_PACRP_SP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1484;"	d
AIPS_PACRP_SP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1477;"	d
AIPS_PACRP_SP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1478;"	d
AIPS_PACRP_SP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1471;"	d
AIPS_PACRP_SP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1472;"	d
AIPS_PACRP_SP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1465;"	d
AIPS_PACRP_SP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1466;"	d
AIPS_PACRP_SP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1459;"	d
AIPS_PACRP_SP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1460;"	d
AIPS_PACRP_SP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1453;"	d
AIPS_PACRP_SP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1454;"	d
AIPS_PACRP_SP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1447;"	d
AIPS_PACRP_SP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1448;"	d
AIPS_PACRP_SP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1441;"	d
AIPS_PACRP_SP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1442;"	d
AIPS_PACRP_TP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1479;"	d
AIPS_PACRP_TP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1480;"	d
AIPS_PACRP_TP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1473;"	d
AIPS_PACRP_TP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1474;"	d
AIPS_PACRP_TP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1467;"	d
AIPS_PACRP_TP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1468;"	d
AIPS_PACRP_TP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1461;"	d
AIPS_PACRP_TP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1462;"	d
AIPS_PACRP_TP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1455;"	d
AIPS_PACRP_TP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1456;"	d
AIPS_PACRP_TP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1449;"	d
AIPS_PACRP_TP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1450;"	d
AIPS_PACRP_TP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1443;"	d
AIPS_PACRP_TP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1444;"	d
AIPS_PACRP_TP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1437;"	d
AIPS_PACRP_TP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1438;"	d
AIPS_PACRP_WP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1481;"	d
AIPS_PACRP_WP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1482;"	d
AIPS_PACRP_WP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1475;"	d
AIPS_PACRP_WP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1476;"	d
AIPS_PACRP_WP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1469;"	d
AIPS_PACRP_WP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1470;"	d
AIPS_PACRP_WP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1463;"	d
AIPS_PACRP_WP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1464;"	d
AIPS_PACRP_WP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1457;"	d
AIPS_PACRP_WP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1458;"	d
AIPS_PACRP_WP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1451;"	d
AIPS_PACRP_WP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1452;"	d
AIPS_PACRP_WP6_MASK	.\bsp\cpu\headers\MK60DZ10.h	1445;"	d
AIPS_PACRP_WP6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1446;"	d
AIPS_PACRP_WP7_MASK	.\bsp\cpu\headers\MK60DZ10.h	1439;"	d
AIPS_PACRP_WP7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1440;"	d
AIRCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap
ALLOC_HDR	.\bsp\common\alloc.c	/^typedef struct ALLOC_HDR$/;"	s	file:
ALLOC_HDR	.\bsp\common\alloc.c	/^} ALLOC_HDR;$/;"	t	typeref:struct:ALLOC_HDR	file:
APP_CFG_MODULE_PRESENT	.\app\app_cfg.h	31;"	d
APP_CFG_SERIAL_EN	.\app\app_cfg.h	40;"	d
APP_CFG_TASK1_PRIO	.\app\app_cfg.h	50;"	d
APP_CFG_TASK_1_STK_SIZE	.\app\app_cfg.h	60;"	d
APP_CFG_TASK_START_PRIO	.\app\app_cfg.h	49;"	d
APP_CFG_TASK_START_STK_SIZE	.\app\app_cfg.h	59;"	d
APP_CFG_TRACE	.\app\app_cfg.h	85;"	d
APP_CFG_TRACE_LEVEL	.\app\app_cfg.h	84;"	d
APP_TRACE_DBG	.\app\app_cfg.h	91;"	d
APP_TRACE_INFO	.\app\app_cfg.h	90;"	d
ARM_INTERRUPT_LEVEL_BITS	.\bsp\cpu\arm_cm4.h	14;"	d
ASCII_CHAR_ACK	.\uC-LIB\lib_ascii.h	193;"	d
ASCII_CHAR_ACKNOWLEDGE	.\uC-LIB\lib_ascii.h	156;"	d
ASCII_CHAR_AMPERSAND	.\uC-LIB\lib_ascii.h	238;"	d
ASCII_CHAR_APOSTROPHE	.\uC-LIB\lib_ascii.h	239;"	d
ASCII_CHAR_ASTERISK	.\uC-LIB\lib_ascii.h	242;"	d
ASCII_CHAR_AT_SIGN	.\uC-LIB\lib_ascii.h	286;"	d
ASCII_CHAR_BACKSPACE	.\uC-LIB\lib_ascii.h	158;"	d
ASCII_CHAR_BEL	.\uC-LIB\lib_ascii.h	194;"	d
ASCII_CHAR_BELL	.\uC-LIB\lib_ascii.h	157;"	d
ASCII_CHAR_BRACKET_CURLY_LEFT	.\uC-LIB\lib_ascii.h	366;"	d
ASCII_CHAR_BRACKET_CURLY_RIGHT	.\uC-LIB\lib_ascii.h	367;"	d
ASCII_CHAR_BRACKET_SQUARE_LEFT	.\uC-LIB\lib_ascii.h	327;"	d
ASCII_CHAR_BRACKET_SQUARE_RIGHT	.\uC-LIB\lib_ascii.h	328;"	d
ASCII_CHAR_BS	.\uC-LIB\lib_ascii.h	195;"	d
ASCII_CHAR_CAN	.\uC-LIB\lib_ascii.h	219;"	d
ASCII_CHAR_CANCEL	.\uC-LIB\lib_ascii.h	174;"	d
ASCII_CHAR_CARRIAGE_RETURN	.\uC-LIB\lib_ascii.h	163;"	d
ASCII_CHAR_CHARACTER_TABULATION	.\uC-LIB\lib_ascii.h	159;"	d
ASCII_CHAR_CIRCUMFLEX_ACCENT	.\uC-LIB\lib_ascii.h	323;"	d
ASCII_CHAR_COLON	.\uC-LIB\lib_ascii.h	278;"	d
ASCII_CHAR_COMMA	.\uC-LIB\lib_ascii.h	244;"	d
ASCII_CHAR_COMMERCIAL_AT	.\uC-LIB\lib_ascii.h	284;"	d
ASCII_CHAR_CR	.\uC-LIB\lib_ascii.h	201;"	d
ASCII_CHAR_DATA_LINK_ESCAPE	.\uC-LIB\lib_ascii.h	166;"	d
ASCII_CHAR_DC1	.\uC-LIB\lib_ascii.h	205;"	d
ASCII_CHAR_DC2	.\uC-LIB\lib_ascii.h	206;"	d
ASCII_CHAR_DC3	.\uC-LIB\lib_ascii.h	207;"	d
ASCII_CHAR_DC4	.\uC-LIB\lib_ascii.h	208;"	d
ASCII_CHAR_DEL	.\uC-LIB\lib_ascii.h	373;"	d
ASCII_CHAR_DELETE	.\uC-LIB\lib_ascii.h	371;"	d
ASCII_CHAR_DEVICE_CONTROL_FOUR	.\uC-LIB\lib_ascii.h	170;"	d
ASCII_CHAR_DEVICE_CONTROL_ONE	.\uC-LIB\lib_ascii.h	167;"	d
ASCII_CHAR_DEVICE_CONTROL_THREE	.\uC-LIB\lib_ascii.h	169;"	d
ASCII_CHAR_DEVICE_CONTROL_TWO	.\uC-LIB\lib_ascii.h	168;"	d
ASCII_CHAR_DEV_CTRL_FOUR	.\uC-LIB\lib_ascii.h	212;"	d
ASCII_CHAR_DEV_CTRL_ONE	.\uC-LIB\lib_ascii.h	209;"	d
ASCII_CHAR_DEV_CTRL_THREE	.\uC-LIB\lib_ascii.h	211;"	d
ASCII_CHAR_DEV_CTRL_TWO	.\uC-LIB\lib_ascii.h	210;"	d
ASCII_CHAR_DIGIT_EIGHT	.\uC-LIB\lib_ascii.h	262;"	d
ASCII_CHAR_DIGIT_FIVE	.\uC-LIB\lib_ascii.h	259;"	d
ASCII_CHAR_DIGIT_FOUR	.\uC-LIB\lib_ascii.h	258;"	d
ASCII_CHAR_DIGIT_NINE	.\uC-LIB\lib_ascii.h	263;"	d
ASCII_CHAR_DIGIT_ONE	.\uC-LIB\lib_ascii.h	255;"	d
ASCII_CHAR_DIGIT_SEVEN	.\uC-LIB\lib_ascii.h	261;"	d
ASCII_CHAR_DIGIT_SIX	.\uC-LIB\lib_ascii.h	260;"	d
ASCII_CHAR_DIGIT_THREE	.\uC-LIB\lib_ascii.h	257;"	d
ASCII_CHAR_DIGIT_TWO	.\uC-LIB\lib_ascii.h	256;"	d
ASCII_CHAR_DIGIT_ZERO	.\uC-LIB\lib_ascii.h	254;"	d
ASCII_CHAR_DIG_EIGHT	.\uC-LIB\lib_ascii.h	273;"	d
ASCII_CHAR_DIG_FIVE	.\uC-LIB\lib_ascii.h	270;"	d
ASCII_CHAR_DIG_FOUR	.\uC-LIB\lib_ascii.h	269;"	d
ASCII_CHAR_DIG_NINE	.\uC-LIB\lib_ascii.h	274;"	d
ASCII_CHAR_DIG_ONE	.\uC-LIB\lib_ascii.h	266;"	d
ASCII_CHAR_DIG_SEVEN	.\uC-LIB\lib_ascii.h	272;"	d
ASCII_CHAR_DIG_SIX	.\uC-LIB\lib_ascii.h	271;"	d
ASCII_CHAR_DIG_THREE	.\uC-LIB\lib_ascii.h	268;"	d
ASCII_CHAR_DIG_TWO	.\uC-LIB\lib_ascii.h	267;"	d
ASCII_CHAR_DIG_ZERO	.\uC-LIB\lib_ascii.h	265;"	d
ASCII_CHAR_DLE	.\uC-LIB\lib_ascii.h	204;"	d
ASCII_CHAR_DOLLAR_SIGN	.\uC-LIB\lib_ascii.h	236;"	d
ASCII_CHAR_EM	.\uC-LIB\lib_ascii.h	220;"	d
ASCII_CHAR_END_MEDIUM	.\uC-LIB\lib_ascii.h	221;"	d
ASCII_CHAR_END_OF_MEDIUM	.\uC-LIB\lib_ascii.h	175;"	d
ASCII_CHAR_END_OF_TEXT	.\uC-LIB\lib_ascii.h	153;"	d
ASCII_CHAR_END_OF_TRANSMISSION	.\uC-LIB\lib_ascii.h	154;"	d
ASCII_CHAR_END_OF_TRANSMISSION_BLOCK	.\uC-LIB\lib_ascii.h	173;"	d
ASCII_CHAR_END_TEXT	.\uC-LIB\lib_ascii.h	189;"	d
ASCII_CHAR_END_TRANSMISSION	.\uC-LIB\lib_ascii.h	191;"	d
ASCII_CHAR_END_TRANSMISSION_BLK	.\uC-LIB\lib_ascii.h	218;"	d
ASCII_CHAR_ENQ	.\uC-LIB\lib_ascii.h	192;"	d
ASCII_CHAR_ENQUIRY	.\uC-LIB\lib_ascii.h	155;"	d
ASCII_CHAR_EOT	.\uC-LIB\lib_ascii.h	190;"	d
ASCII_CHAR_EQUALS_SIGN	.\uC-LIB\lib_ascii.h	281;"	d
ASCII_CHAR_ESC	.\uC-LIB\lib_ascii.h	223;"	d
ASCII_CHAR_ESCAPE	.\uC-LIB\lib_ascii.h	177;"	d
ASCII_CHAR_ETB	.\uC-LIB\lib_ascii.h	217;"	d
ASCII_CHAR_ETX	.\uC-LIB\lib_ascii.h	188;"	d
ASCII_CHAR_EXCLAMATION_MARK	.\uC-LIB\lib_ascii.h	233;"	d
ASCII_CHAR_FF	.\uC-LIB\lib_ascii.h	200;"	d
ASCII_CHAR_FORM_FEED	.\uC-LIB\lib_ascii.h	162;"	d
ASCII_CHAR_FULL_STOP	.\uC-LIB\lib_ascii.h	246;"	d
ASCII_CHAR_GRAVE_ACCENT	.\uC-LIB\lib_ascii.h	325;"	d
ASCII_CHAR_GREATER_THAN_SIGN	.\uC-LIB\lib_ascii.h	282;"	d
ASCII_CHAR_HT	.\uC-LIB\lib_ascii.h	196;"	d
ASCII_CHAR_HYPHEN_MINUS	.\uC-LIB\lib_ascii.h	245;"	d
ASCII_CHAR_INFO_SEPARATOR_FOUR	.\uC-LIB\lib_ascii.h	178;"	d
ASCII_CHAR_INFO_SEPARATOR_ONE	.\uC-LIB\lib_ascii.h	181;"	d
ASCII_CHAR_INFO_SEPARATOR_THREE	.\uC-LIB\lib_ascii.h	179;"	d
ASCII_CHAR_INFO_SEPARATOR_TWO	.\uC-LIB\lib_ascii.h	180;"	d
ASCII_CHAR_IS1	.\uC-LIB\lib_ascii.h	224;"	d
ASCII_CHAR_IS2	.\uC-LIB\lib_ascii.h	225;"	d
ASCII_CHAR_IS3	.\uC-LIB\lib_ascii.h	226;"	d
ASCII_CHAR_IS4	.\uC-LIB\lib_ascii.h	227;"	d
ASCII_CHAR_LATIN_LOWER_A	.\uC-LIB\lib_ascii.h	332;"	d
ASCII_CHAR_LATIN_LOWER_B	.\uC-LIB\lib_ascii.h	333;"	d
ASCII_CHAR_LATIN_LOWER_C	.\uC-LIB\lib_ascii.h	334;"	d
ASCII_CHAR_LATIN_LOWER_D	.\uC-LIB\lib_ascii.h	335;"	d
ASCII_CHAR_LATIN_LOWER_E	.\uC-LIB\lib_ascii.h	336;"	d
ASCII_CHAR_LATIN_LOWER_F	.\uC-LIB\lib_ascii.h	337;"	d
ASCII_CHAR_LATIN_LOWER_G	.\uC-LIB\lib_ascii.h	338;"	d
ASCII_CHAR_LATIN_LOWER_H	.\uC-LIB\lib_ascii.h	339;"	d
ASCII_CHAR_LATIN_LOWER_I	.\uC-LIB\lib_ascii.h	340;"	d
ASCII_CHAR_LATIN_LOWER_J	.\uC-LIB\lib_ascii.h	341;"	d
ASCII_CHAR_LATIN_LOWER_K	.\uC-LIB\lib_ascii.h	342;"	d
ASCII_CHAR_LATIN_LOWER_L	.\uC-LIB\lib_ascii.h	343;"	d
ASCII_CHAR_LATIN_LOWER_M	.\uC-LIB\lib_ascii.h	344;"	d
ASCII_CHAR_LATIN_LOWER_N	.\uC-LIB\lib_ascii.h	345;"	d
ASCII_CHAR_LATIN_LOWER_O	.\uC-LIB\lib_ascii.h	346;"	d
ASCII_CHAR_LATIN_LOWER_P	.\uC-LIB\lib_ascii.h	347;"	d
ASCII_CHAR_LATIN_LOWER_Q	.\uC-LIB\lib_ascii.h	348;"	d
ASCII_CHAR_LATIN_LOWER_R	.\uC-LIB\lib_ascii.h	349;"	d
ASCII_CHAR_LATIN_LOWER_S	.\uC-LIB\lib_ascii.h	350;"	d
ASCII_CHAR_LATIN_LOWER_T	.\uC-LIB\lib_ascii.h	351;"	d
ASCII_CHAR_LATIN_LOWER_U	.\uC-LIB\lib_ascii.h	352;"	d
ASCII_CHAR_LATIN_LOWER_V	.\uC-LIB\lib_ascii.h	353;"	d
ASCII_CHAR_LATIN_LOWER_W	.\uC-LIB\lib_ascii.h	354;"	d
ASCII_CHAR_LATIN_LOWER_X	.\uC-LIB\lib_ascii.h	355;"	d
ASCII_CHAR_LATIN_LOWER_Y	.\uC-LIB\lib_ascii.h	356;"	d
ASCII_CHAR_LATIN_LOWER_Z	.\uC-LIB\lib_ascii.h	357;"	d
ASCII_CHAR_LATIN_UPPER_A	.\uC-LIB\lib_ascii.h	291;"	d
ASCII_CHAR_LATIN_UPPER_B	.\uC-LIB\lib_ascii.h	292;"	d
ASCII_CHAR_LATIN_UPPER_C	.\uC-LIB\lib_ascii.h	293;"	d
ASCII_CHAR_LATIN_UPPER_D	.\uC-LIB\lib_ascii.h	294;"	d
ASCII_CHAR_LATIN_UPPER_E	.\uC-LIB\lib_ascii.h	295;"	d
ASCII_CHAR_LATIN_UPPER_F	.\uC-LIB\lib_ascii.h	296;"	d
ASCII_CHAR_LATIN_UPPER_G	.\uC-LIB\lib_ascii.h	297;"	d
ASCII_CHAR_LATIN_UPPER_H	.\uC-LIB\lib_ascii.h	298;"	d
ASCII_CHAR_LATIN_UPPER_I	.\uC-LIB\lib_ascii.h	299;"	d
ASCII_CHAR_LATIN_UPPER_J	.\uC-LIB\lib_ascii.h	300;"	d
ASCII_CHAR_LATIN_UPPER_K	.\uC-LIB\lib_ascii.h	301;"	d
ASCII_CHAR_LATIN_UPPER_L	.\uC-LIB\lib_ascii.h	302;"	d
ASCII_CHAR_LATIN_UPPER_M	.\uC-LIB\lib_ascii.h	303;"	d
ASCII_CHAR_LATIN_UPPER_N	.\uC-LIB\lib_ascii.h	304;"	d
ASCII_CHAR_LATIN_UPPER_O	.\uC-LIB\lib_ascii.h	305;"	d
ASCII_CHAR_LATIN_UPPER_P	.\uC-LIB\lib_ascii.h	306;"	d
ASCII_CHAR_LATIN_UPPER_Q	.\uC-LIB\lib_ascii.h	307;"	d
ASCII_CHAR_LATIN_UPPER_R	.\uC-LIB\lib_ascii.h	308;"	d
ASCII_CHAR_LATIN_UPPER_S	.\uC-LIB\lib_ascii.h	309;"	d
ASCII_CHAR_LATIN_UPPER_T	.\uC-LIB\lib_ascii.h	310;"	d
ASCII_CHAR_LATIN_UPPER_U	.\uC-LIB\lib_ascii.h	311;"	d
ASCII_CHAR_LATIN_UPPER_V	.\uC-LIB\lib_ascii.h	312;"	d
ASCII_CHAR_LATIN_UPPER_W	.\uC-LIB\lib_ascii.h	313;"	d
ASCII_CHAR_LATIN_UPPER_X	.\uC-LIB\lib_ascii.h	314;"	d
ASCII_CHAR_LATIN_UPPER_Y	.\uC-LIB\lib_ascii.h	315;"	d
ASCII_CHAR_LATIN_UPPER_Z	.\uC-LIB\lib_ascii.h	316;"	d
ASCII_CHAR_LEFT_CURLY_BRACKET	.\uC-LIB\lib_ascii.h	361;"	d
ASCII_CHAR_LEFT_PARENTHESIS	.\uC-LIB\lib_ascii.h	240;"	d
ASCII_CHAR_LEFT_SQUARE_BRACKET	.\uC-LIB\lib_ascii.h	320;"	d
ASCII_CHAR_LESS_THAN_SIGN	.\uC-LIB\lib_ascii.h	280;"	d
ASCII_CHAR_LF	.\uC-LIB\lib_ascii.h	198;"	d
ASCII_CHAR_LINE_FEED	.\uC-LIB\lib_ascii.h	160;"	d
ASCII_CHAR_LINE_TABULATION	.\uC-LIB\lib_ascii.h	161;"	d
ASCII_CHAR_LOW_LINE	.\uC-LIB\lib_ascii.h	324;"	d
ASCII_CHAR_NAK	.\uC-LIB\lib_ascii.h	213;"	d
ASCII_CHAR_NEGATIVE_ACKNOWLEDGE	.\uC-LIB\lib_ascii.h	171;"	d
ASCII_CHAR_NEG_ACK	.\uC-LIB\lib_ascii.h	214;"	d
ASCII_CHAR_NUL	.\uC-LIB\lib_ascii.h	183;"	d
ASCII_CHAR_NULL	.\uC-LIB\lib_ascii.h	150;"	d
ASCII_CHAR_NUMBER_SIGN	.\uC-LIB\lib_ascii.h	235;"	d
ASCII_CHAR_PAREN_LEFT	.\uC-LIB\lib_ascii.h	249;"	d
ASCII_CHAR_PAREN_RIGHT	.\uC-LIB\lib_ascii.h	250;"	d
ASCII_CHAR_PERCENTAGE_SIGN	.\uC-LIB\lib_ascii.h	237;"	d
ASCII_CHAR_PLUS_SIGN	.\uC-LIB\lib_ascii.h	243;"	d
ASCII_CHAR_QUESTION_MARK	.\uC-LIB\lib_ascii.h	283;"	d
ASCII_CHAR_QUOTATION_MARK	.\uC-LIB\lib_ascii.h	234;"	d
ASCII_CHAR_REVERSE_SOLIDUS	.\uC-LIB\lib_ascii.h	321;"	d
ASCII_CHAR_RIGHT_CURLY_BRACKET	.\uC-LIB\lib_ascii.h	363;"	d
ASCII_CHAR_RIGHT_PARENTHESIS	.\uC-LIB\lib_ascii.h	241;"	d
ASCII_CHAR_RIGHT_SQUARE_BRACKET	.\uC-LIB\lib_ascii.h	322;"	d
ASCII_CHAR_SEMICOLON	.\uC-LIB\lib_ascii.h	279;"	d
ASCII_CHAR_SHIFT_IN	.\uC-LIB\lib_ascii.h	165;"	d
ASCII_CHAR_SHIFT_OUT	.\uC-LIB\lib_ascii.h	164;"	d
ASCII_CHAR_SI	.\uC-LIB\lib_ascii.h	203;"	d
ASCII_CHAR_SO	.\uC-LIB\lib_ascii.h	202;"	d
ASCII_CHAR_SOH	.\uC-LIB\lib_ascii.h	184;"	d
ASCII_CHAR_SOLIDUS	.\uC-LIB\lib_ascii.h	247;"	d
ASCII_CHAR_SPACE	.\uC-LIB\lib_ascii.h	232;"	d
ASCII_CHAR_START_HEADING	.\uC-LIB\lib_ascii.h	185;"	d
ASCII_CHAR_START_OF_HEADING	.\uC-LIB\lib_ascii.h	151;"	d
ASCII_CHAR_START_OF_TEXT	.\uC-LIB\lib_ascii.h	152;"	d
ASCII_CHAR_START_TEXT	.\uC-LIB\lib_ascii.h	187;"	d
ASCII_CHAR_STX	.\uC-LIB\lib_ascii.h	186;"	d
ASCII_CHAR_SUB	.\uC-LIB\lib_ascii.h	222;"	d
ASCII_CHAR_SUBSITUTE	.\uC-LIB\lib_ascii.h	176;"	d
ASCII_CHAR_SYN	.\uC-LIB\lib_ascii.h	215;"	d
ASCII_CHAR_SYNCHRONOUS_IDLE	.\uC-LIB\lib_ascii.h	172;"	d
ASCII_CHAR_SYNC_IDLE	.\uC-LIB\lib_ascii.h	216;"	d
ASCII_CHAR_TAB	.\uC-LIB\lib_ascii.h	197;"	d
ASCII_CHAR_TILDE	.\uC-LIB\lib_ascii.h	364;"	d
ASCII_CHAR_VERTICAL_LINE	.\uC-LIB\lib_ascii.h	362;"	d
ASCII_CHAR_VT	.\uC-LIB\lib_ascii.h	199;"	d
ASCII_Cmp	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_Cmp (CPU_CHAR  c1,$/;"	f
ASCII_IS_ALPHA	.\uC-LIB\lib_ascii.h	540;"	d
ASCII_IS_ALPHA_NUM	.\uC-LIB\lib_ascii.h	563;"	d
ASCII_IS_BLANK	.\uC-LIB\lib_ascii.h	590;"	d
ASCII_IS_CTRL	.\uC-LIB\lib_ascii.h	722;"	d
ASCII_IS_DIG	.\uC-LIB\lib_ascii.h	427;"	d
ASCII_IS_DIG_HEX	.\uC-LIB\lib_ascii.h	470;"	d
ASCII_IS_DIG_OCT	.\uC-LIB\lib_ascii.h	448;"	d
ASCII_IS_GRAPH	.\uC-LIB\lib_ascii.h	671;"	d
ASCII_IS_LOWER	.\uC-LIB\lib_ascii.h	495;"	d
ASCII_IS_PRINT	.\uC-LIB\lib_ascii.h	645;"	d
ASCII_IS_PUNCT	.\uC-LIB\lib_ascii.h	694;"	d
ASCII_IS_SPACE	.\uC-LIB\lib_ascii.h	616;"	d
ASCII_IS_UPPER	.\uC-LIB\lib_ascii.h	517;"	d
ASCII_IsAlpha	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsAlpha (CPU_CHAR  c)$/;"	f
ASCII_IsAlphaNum	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsAlphaNum (CPU_CHAR  c)$/;"	f
ASCII_IsBlank	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsBlank (CPU_CHAR  c)$/;"	f
ASCII_IsCtrl	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsCtrl (CPU_CHAR  c)$/;"	f
ASCII_IsDig	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsDig (CPU_CHAR  c)$/;"	f
ASCII_IsDigHex	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsDigHex (CPU_CHAR  c)$/;"	f
ASCII_IsDigOct	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsDigOct (CPU_CHAR  c)$/;"	f
ASCII_IsGraph	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsGraph (CPU_CHAR  c)$/;"	f
ASCII_IsLower	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsLower (CPU_CHAR  c)$/;"	f
ASCII_IsPrint	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsPrint (CPU_CHAR  c)$/;"	f
ASCII_IsPunct	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsPunct (CPU_CHAR  c)$/;"	f
ASCII_IsSpace	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsSpace (CPU_CHAR  c)$/;"	f
ASCII_IsUpper	.\uC-LIB\lib_ascii.c	/^CPU_BOOLEAN  ASCII_IsUpper (CPU_CHAR  c)$/;"	f
ASCII_TO_LOWER	.\uC-LIB\lib_ascii.h	760;"	d
ASCII_TO_UPPER	.\uC-LIB\lib_ascii.h	790;"	d
ASCII_ToLower	.\uC-LIB\lib_ascii.c	/^CPU_CHAR  ASCII_ToLower (CPU_CHAR  c)$/;"	f
ASCII_ToUpper	.\uC-LIB\lib_ascii.c	/^CPU_CHAR  ASCII_ToUpper (CPU_CHAR  c)$/;"	f
ASSERT	.\bsp\common\assert.h	16;"	d
ASSERT	.\bsp\common\assert.h	20;"	d
ASSERT_FAILED_STR	.\bsp\common\assert.c	/^const char ASSERT_FAILED_STR[] = "Assertion failed in %s at line %d\\n";$/;"	v
ATAG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATAG;                                   \/**< I2S AC97 Tag Register, offset: 0x44 *\/$/;"	m	struct:I2S_MemMap
ATC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ATC;                                     \/**< MCG Auto Trim Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap
ATCOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATCOR;                                  \/**< Timer Correction Register, offset: 0x410 *\/$/;"	m	struct:ENET_MemMap
ATCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATCR;                                   \/**< Timer Control Register, offset: 0x400 *\/$/;"	m	struct:ENET_MemMap
ATCVH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap
ATCVL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap
ATINC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATINC;                                  \/**< Time-Stamping Clock Period Register, offset: 0x414 *\/$/;"	m	struct:ENET_MemMap
ATOFF	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATOFF;                                  \/**< Timer Offset Register, offset: 0x408 *\/$/;"	m	struct:ENET_MemMap
ATPER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATPER;                                  \/**< Timer Period Register, offset: 0x40C *\/$/;"	m	struct:ENET_MemMap
ATSTMP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATSTMP;                                 \/**< Timestamp of Last Transmitted Frame, offset: 0x418 *\/$/;"	m	struct:ENET_MemMap
ATTR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint16_t ATTR;                                   \/**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
ATVR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ATVR;                                   \/**< Timer Value Register, offset: 0x404 *\/$/;"	m	struct:ENET_MemMap
AUTHSTATUS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AUTHSTATUS;                             \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:ETB_MemMap
AUTHSTATUS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AUTHSTATUS;                             \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:ETF_MemMap
AUTHSTATUS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t AUTHSTATUS;                             \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:ETM_MemMap
AVGE_DISABLED	.\bsp\drivers\adc16\adc16.h	141;"	d
AVGE_ENABLED	.\bsp\drivers\adc16\adc16.h	140;"	d
AVGS_16	.\bsp\drivers\adc16\adc16.h	146;"	d
AVGS_32	.\bsp\drivers\adc16\adc16.h	147;"	d
AVGS_4	.\bsp\drivers\adc16\adc16.h	144;"	d
AVGS_8	.\bsp\drivers\adc16\adc16.h	145;"	d
AXBS_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	1685;"	d
AXBS_CRS	.\bsp\cpu\headers\MK60DZ10.h	1718;"	d
AXBS_CRS0	.\bsp\cpu\headers\MK60DZ10.h	1700;"	d
AXBS_CRS1	.\bsp\cpu\headers\MK60DZ10.h	1702;"	d
AXBS_CRS2	.\bsp\cpu\headers\MK60DZ10.h	1704;"	d
AXBS_CRS3	.\bsp\cpu\headers\MK60DZ10.h	1706;"	d
AXBS_CRS4	.\bsp\cpu\headers\MK60DZ10.h	1708;"	d
AXBS_CRS_ARB	.\bsp\cpu\headers\MK60DZ10.h	1648;"	d
AXBS_CRS_ARB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1646;"	d
AXBS_CRS_ARB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1647;"	d
AXBS_CRS_HLP_MASK	.\bsp\cpu\headers\MK60DZ10.h	1649;"	d
AXBS_CRS_HLP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1650;"	d
AXBS_CRS_PARK	.\bsp\cpu\headers\MK60DZ10.h	1642;"	d
AXBS_CRS_PARK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1640;"	d
AXBS_CRS_PARK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1641;"	d
AXBS_CRS_PCTL	.\bsp\cpu\headers\MK60DZ10.h	1645;"	d
AXBS_CRS_PCTL_MASK	.\bsp\cpu\headers\MK60DZ10.h	1643;"	d
AXBS_CRS_PCTL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1644;"	d
AXBS_CRS_REG	.\bsp\cpu\headers\MK60DZ10.h	1598;"	d
AXBS_CRS_RO_MASK	.\bsp\cpu\headers\MK60DZ10.h	1651;"	d
AXBS_CRS_RO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1652;"	d
AXBS_MGPCR0	.\bsp\cpu\headers\MK60DZ10.h	1709;"	d
AXBS_MGPCR0_AULB	.\bsp\cpu\headers\MK60DZ10.h	1656;"	d
AXBS_MGPCR0_AULB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1654;"	d
AXBS_MGPCR0_AULB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1655;"	d
AXBS_MGPCR0_REG	.\bsp\cpu\headers\MK60DZ10.h	1599;"	d
AXBS_MGPCR1	.\bsp\cpu\headers\MK60DZ10.h	1710;"	d
AXBS_MGPCR1_AULB	.\bsp\cpu\headers\MK60DZ10.h	1660;"	d
AXBS_MGPCR1_AULB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1658;"	d
AXBS_MGPCR1_AULB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1659;"	d
AXBS_MGPCR1_REG	.\bsp\cpu\headers\MK60DZ10.h	1600;"	d
AXBS_MGPCR2	.\bsp\cpu\headers\MK60DZ10.h	1711;"	d
AXBS_MGPCR2_AULB	.\bsp\cpu\headers\MK60DZ10.h	1664;"	d
AXBS_MGPCR2_AULB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1662;"	d
AXBS_MGPCR2_AULB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1663;"	d
AXBS_MGPCR2_REG	.\bsp\cpu\headers\MK60DZ10.h	1601;"	d
AXBS_MGPCR3	.\bsp\cpu\headers\MK60DZ10.h	1712;"	d
AXBS_MGPCR3_AULB	.\bsp\cpu\headers\MK60DZ10.h	1668;"	d
AXBS_MGPCR3_AULB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1666;"	d
AXBS_MGPCR3_AULB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1667;"	d
AXBS_MGPCR3_REG	.\bsp\cpu\headers\MK60DZ10.h	1602;"	d
AXBS_MGPCR4	.\bsp\cpu\headers\MK60DZ10.h	1713;"	d
AXBS_MGPCR4_AULB	.\bsp\cpu\headers\MK60DZ10.h	1672;"	d
AXBS_MGPCR4_AULB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1670;"	d
AXBS_MGPCR4_AULB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1671;"	d
AXBS_MGPCR4_REG	.\bsp\cpu\headers\MK60DZ10.h	1603;"	d
AXBS_MGPCR5	.\bsp\cpu\headers\MK60DZ10.h	1714;"	d
AXBS_MGPCR5_AULB	.\bsp\cpu\headers\MK60DZ10.h	1676;"	d
AXBS_MGPCR5_AULB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1674;"	d
AXBS_MGPCR5_AULB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1675;"	d
AXBS_MGPCR5_REG	.\bsp\cpu\headers\MK60DZ10.h	1604;"	d
AXBS_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct AXBS_MemMap {$/;"	s
AXBS_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *AXBS_MemMapPtr;$/;"	t
AXBS_PRS	.\bsp\cpu\headers\MK60DZ10.h	1717;"	d
AXBS_PRS0	.\bsp\cpu\headers\MK60DZ10.h	1699;"	d
AXBS_PRS1	.\bsp\cpu\headers\MK60DZ10.h	1701;"	d
AXBS_PRS2	.\bsp\cpu\headers\MK60DZ10.h	1703;"	d
AXBS_PRS3	.\bsp\cpu\headers\MK60DZ10.h	1705;"	d
AXBS_PRS4	.\bsp\cpu\headers\MK60DZ10.h	1707;"	d
AXBS_PRS_M0	.\bsp\cpu\headers\MK60DZ10.h	1623;"	d
AXBS_PRS_M0_MASK	.\bsp\cpu\headers\MK60DZ10.h	1621;"	d
AXBS_PRS_M0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1622;"	d
AXBS_PRS_M1	.\bsp\cpu\headers\MK60DZ10.h	1626;"	d
AXBS_PRS_M1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1624;"	d
AXBS_PRS_M1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1625;"	d
AXBS_PRS_M2	.\bsp\cpu\headers\MK60DZ10.h	1629;"	d
AXBS_PRS_M2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1627;"	d
AXBS_PRS_M2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1628;"	d
AXBS_PRS_M3	.\bsp\cpu\headers\MK60DZ10.h	1632;"	d
AXBS_PRS_M3_MASK	.\bsp\cpu\headers\MK60DZ10.h	1630;"	d
AXBS_PRS_M3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1631;"	d
AXBS_PRS_M4	.\bsp\cpu\headers\MK60DZ10.h	1635;"	d
AXBS_PRS_M4_MASK	.\bsp\cpu\headers\MK60DZ10.h	1633;"	d
AXBS_PRS_M4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1634;"	d
AXBS_PRS_M5	.\bsp\cpu\headers\MK60DZ10.h	1638;"	d
AXBS_PRS_M5_MASK	.\bsp\cpu\headers\MK60DZ10.h	1636;"	d
AXBS_PRS_M5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1637;"	d
AXBS_PRS_REG	.\bsp\cpu\headers\MK60DZ10.h	1597;"	d
AddrPtr	.\uCOS-III\Source\os.h	/^    void                *AddrPtr;                           \/* Pointer to beginning of memory partition               *\/$/;"	m	struct:os_mem
App_OS_ClrAllHooks	.\app\os_app_hooks.c	/^void  App_OS_ClrAllHooks (void)$/;"	f
App_OS_IdleTaskHook	.\app\os_app_hooks.c	/^void  App_OS_IdleTaskHook (void)$/;"	f
App_OS_InitHook	.\app\os_app_hooks.c	/^void  App_OS_InitHook (void)$/;"	f
App_OS_SetAllHooks	.\app\os_app_hooks.c	/^void  App_OS_SetAllHooks (void)$/;"	f
App_OS_StatTaskHook	.\app\os_app_hooks.c	/^void  App_OS_StatTaskHook (void)$/;"	f
App_OS_TaskCreateHook	.\app\os_app_hooks.c	/^void  App_OS_TaskCreateHook (OS_TCB  *p_tcb)$/;"	f
App_OS_TaskDelHook	.\app\os_app_hooks.c	/^void  App_OS_TaskDelHook (OS_TCB  *p_tcb)$/;"	f
App_OS_TaskReturnHook	.\app\os_app_hooks.c	/^void  App_OS_TaskReturnHook (OS_TCB  *p_tcb)$/;"	f
App_OS_TaskSwHook	.\app\os_app_hooks.c	/^void  App_OS_TaskSwHook (void)$/;"	f
App_OS_TimeTickHook	.\app\os_app_hooks.c	/^void  App_OS_TimeTickHook (void)$/;"	f
App_TCBInitHook	.\app\app_hooks.c	/^void  App_TCBInitHook (OS_TCB *ptcb)$/;"	f
App_Task1	.\app\app.c	/^static void App_Task1 (void *p_arg)$/;"	f	file:
App_Task1Stk	.\app\app.c	/^static  CPU_STK_SIZE  App_Task1Stk[APP_CFG_TASK_1_STK_SIZE];$/;"	v	file:
App_Task1_TCB	.\app\app.c	/^static  OS_TCB        App_Task1_TCB;$/;"	v	file:
App_TaskCreateHook	.\app\app_hooks.c	/^void  App_TaskCreateHook (OS_TCB *ptcb)$/;"	f
App_TaskDelHook	.\app\app_hooks.c	/^void  App_TaskDelHook (OS_TCB *ptcb)$/;"	f
App_TaskIdleHook	.\app\app_hooks.c	/^void  App_TaskIdleHook (void)$/;"	f
App_TaskReturnHook	.\app\app_hooks.c	/^void  App_TaskReturnHook (OS_TCB  *p_tcb)$/;"	f
App_TaskStart	.\app\app.c	/^static  void  App_TaskStart (void *p_arg)$/;"	f	file:
App_TaskStartStk	.\app\app.c	/^static  CPU_STK_SIZE  App_TaskStartStk[APP_CFG_TASK_START_STK_SIZE];$/;"	v	file:
App_TaskStartTCB	.\app\app.c	/^static  OS_TCB        App_TaskStartTCB;$/;"	v	file:
App_TaskStatHook	.\app\app_hooks.c	/^void  App_TaskStatHook (void)$/;"	f
App_TaskSwHook	.\app\app_hooks.c	/^void  App_TaskSwHook (void)$/;"	f
App_TimeTickHook	.\app\app_hooks.c	/^void  App_TimeTickHook (void)$/;"	f
B	.\bsp\drivers\adc16\adc16.h	19;"	d
BACKKEY0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap
BACKKEY1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap
BACKKEY2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap
BACKKEY3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap
BACKKEY4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap
BACKKEY5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap
BACKKEY6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap
BACKKEY7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap
BDH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BDH;                                     \/**< UART Baud Rate Registers:High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap
BDL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BDL;                                     \/**< UART Baud Rate Registers: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap
BDTPAGE1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap
BDTPAGE2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap
BDTPAGE3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap
BFAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t BFAR;                                   \/**< BusFault Address Register, offset: 0xD38 *\/$/;"	m	struct:SCB_MemMap
BITBAND_REG	.\bsp\cpu\headers\MK60DZ10.h	87;"	d
BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t BITER_ELINKNO;                          \/**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon22
BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t BITER_ELINKYES;                         \/**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon22
BLKATTR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t BLKATTR;                                \/**< Block Attributes Register, offset: 0x4 *\/$/;"	m	struct:SDHC_MemMap
BSP_BUS_DIV	.\bsp\bsp.h	94;"	d
BSP_CFG_SER_COMM_SEL	.\app\app_cfg.h	70;"	d
BSP_CFG_TRACE	.\app\app_cfg.h	88;"	d
BSP_CFG_TRACE_LEVEL	.\app\app_cfg.h	87;"	d
BSP_CLOCK_MUL	.\bsp\bsp.h	99;"	d
BSP_CORE_DIV	.\bsp\bsp.h	93;"	d
BSP_CPU_ClkFreq	.\bsp\bsp.c	/^CPU_INT32U  BSP_CPU_ClkFreq (void)$/;"	f
BSP_CPU_ClkFreq_MHz	.\bsp\bsp.c	/^static  CPU_INT32U  BSP_CPU_ClkFreq_MHz;$/;"	v	file:
BSP_EXT	.\bsp\bsp.h	52;"	d
BSP_EXT	.\bsp\bsp.h	54;"	d
BSP_FLASH_DIV	.\bsp\bsp.h	96;"	d
BSP_FLEXBUS_DIV	.\bsp\bsp.h	95;"	d
BSP_GPIOA_LED_BLUE	.\bsp\bsp.h	122;"	d
BSP_GPIOA_LED_GREEN	.\bsp\bsp.h	141;"	d
BSP_GPIOA_LED_ORANGE	.\bsp\bsp.h	123;"	d
BSP_GPIOA_LED_YELLOW	.\bsp\bsp.h	140;"	d
BSP_GPIOA_PIN_00	.\bsp\bsp.h	112;"	d
BSP_GPIOA_PIN_01	.\bsp\bsp.h	113;"	d
BSP_GPIOA_PIN_02	.\bsp\bsp.h	114;"	d
BSP_GPIOA_PIN_03	.\bsp\bsp.h	115;"	d
BSP_GPIOA_PIN_05	.\bsp\bsp.h	117;"	d
BSP_GPIOA_PIN_06	.\bsp\bsp.h	118;"	d
BSP_GPIOA_PIN_07	.\bsp\bsp.h	119;"	d
BSP_GPIOA_PIN_08	.\bsp\bsp.h	120;"	d
BSP_GPIOA_PIN_09	.\bsp\bsp.h	121;"	d
BSP_GPIOA_PIN_12	.\bsp\bsp.h	124;"	d
BSP_GPIOA_PIN_13	.\bsp\bsp.h	125;"	d
BSP_GPIOA_PIN_14	.\bsp\bsp.h	126;"	d
BSP_GPIOA_PIN_15	.\bsp\bsp.h	127;"	d
BSP_GPIOA_PIN_16	.\bsp\bsp.h	128;"	d
BSP_GPIOA_PIN_17	.\bsp\bsp.h	129;"	d
BSP_GPIOA_PIN_18	.\bsp\bsp.h	130;"	d
BSP_GPIOA_PIN_19	.\bsp\bsp.h	131;"	d
BSP_GPIOA_PIN_20	.\bsp\bsp.h	132;"	d
BSP_GPIOA_PIN_21	.\bsp\bsp.h	133;"	d
BSP_GPIOA_PIN_22	.\bsp\bsp.h	134;"	d
BSP_GPIOA_PIN_23	.\bsp\bsp.h	135;"	d
BSP_GPIOA_PIN_24	.\bsp\bsp.h	136;"	d
BSP_GPIOA_PIN_25	.\bsp\bsp.h	137;"	d
BSP_GPIOA_PIN_26	.\bsp\bsp.h	138;"	d
BSP_GPIOA_PIN_27	.\bsp\bsp.h	139;"	d
BSP_GPIOA_TSI0_CH5	.\bsp\bsp.h	116;"	d
BSP_GPIOB_PIN_00	.\bsp\bsp.h	149;"	d
BSP_GPIOB_PIN_01	.\bsp\bsp.h	150;"	d
BSP_GPIOB_PIN_04	.\bsp\bsp.h	153;"	d
BSP_GPIOB_PIN_05	.\bsp\bsp.h	154;"	d
BSP_GPIOB_PIN_06	.\bsp\bsp.h	155;"	d
BSP_GPIOB_PIN_07	.\bsp\bsp.h	156;"	d
BSP_GPIOB_PIN_08	.\bsp\bsp.h	157;"	d
BSP_GPIOB_PIN_09	.\bsp\bsp.h	158;"	d
BSP_GPIOB_PIN_10	.\bsp\bsp.h	159;"	d
BSP_GPIOB_PIN_11	.\bsp\bsp.h	160;"	d
BSP_GPIOB_PIN_12	.\bsp\bsp.h	161;"	d
BSP_GPIOB_PIN_13	.\bsp\bsp.h	162;"	d
BSP_GPIOB_PIN_14	.\bsp\bsp.h	163;"	d
BSP_GPIOB_PIN_15	.\bsp\bsp.h	164;"	d
BSP_GPIOB_PIN_17	.\bsp\bsp.h	166;"	d
BSP_GPIOB_PIN_18	.\bsp\bsp.h	167;"	d
BSP_GPIOB_PIN_19	.\bsp\bsp.h	168;"	d
BSP_GPIOB_PIN_20	.\bsp\bsp.h	169;"	d
BSP_GPIOB_PIN_21	.\bsp\bsp.h	170;"	d
BSP_GPIOB_PIN_22	.\bsp\bsp.h	171;"	d
BSP_GPIOB_PIN_23	.\bsp\bsp.h	172;"	d
BSP_GPIOB_TSI0_CH7	.\bsp\bsp.h	151;"	d
BSP_GPIOB_TSI0_CH8	.\bsp\bsp.h	152;"	d
BSP_GPIOB_TSI0_CH9	.\bsp\bsp.h	165;"	d
BSP_GPIOC_PB1	.\bsp\bsp.h	180;"	d
BSP_GPIOC_PB2	.\bsp\bsp.h	188;"	d
BSP_GPIOC_PIN_00	.\bsp\bsp.h	175;"	d
BSP_GPIOC_PIN_01	.\bsp\bsp.h	176;"	d
BSP_GPIOC_PIN_02	.\bsp\bsp.h	177;"	d
BSP_GPIOC_PIN_03	.\bsp\bsp.h	178;"	d
BSP_GPIOC_PIN_04	.\bsp\bsp.h	179;"	d
BSP_GPIOC_PIN_06	.\bsp\bsp.h	181;"	d
BSP_GPIOC_PIN_07	.\bsp\bsp.h	182;"	d
BSP_GPIOC_PIN_08	.\bsp\bsp.h	183;"	d
BSP_GPIOC_PIN_09	.\bsp\bsp.h	184;"	d
BSP_GPIOC_PIN_10	.\bsp\bsp.h	185;"	d
BSP_GPIOC_PIN_11	.\bsp\bsp.h	186;"	d
BSP_GPIOC_PIN_12	.\bsp\bsp.h	187;"	d
BSP_GPIOC_PIN_14	.\bsp\bsp.h	189;"	d
BSP_GPIOC_PIN_15	.\bsp\bsp.h	190;"	d
BSP_GPIOC_PIN_16	.\bsp\bsp.h	191;"	d
BSP_GPIOC_PIN_17	.\bsp\bsp.h	192;"	d
BSP_GPIOC_PIN_18	.\bsp\bsp.h	193;"	d
BSP_GPIOC_PIN_19	.\bsp\bsp.h	194;"	d
BSP_GPIOD_PIN_00	.\bsp\bsp.h	197;"	d
BSP_GPIOD_PIN_01	.\bsp\bsp.h	198;"	d
BSP_GPIOD_PIN_02	.\bsp\bsp.h	199;"	d
BSP_GPIOD_PIN_03	.\bsp\bsp.h	200;"	d
BSP_GPIOD_PIN_04	.\bsp\bsp.h	201;"	d
BSP_GPIOD_PIN_05	.\bsp\bsp.h	202;"	d
BSP_GPIOD_PIN_06	.\bsp\bsp.h	203;"	d
BSP_GPIOD_PIN_07	.\bsp\bsp.h	204;"	d
BSP_GPIOD_PIN_08	.\bsp\bsp.h	205;"	d
BSP_GPIOD_PIN_09	.\bsp\bsp.h	206;"	d
BSP_GPIOD_PIN_10	.\bsp\bsp.h	207;"	d
BSP_GPIOD_PIN_11	.\bsp\bsp.h	208;"	d
BSP_GPIOD_PIN_12	.\bsp\bsp.h	209;"	d
BSP_GPIOD_PIN_13	.\bsp\bsp.h	210;"	d
BSP_GPIOD_PIN_14	.\bsp\bsp.h	211;"	d
BSP_GPIOD_PIN_15	.\bsp\bsp.h	212;"	d
BSP_GPIOE_PIN_00	.\bsp\bsp.h	215;"	d
BSP_GPIOE_PIN_01	.\bsp\bsp.h	216;"	d
BSP_GPIOE_PIN_02	.\bsp\bsp.h	217;"	d
BSP_GPIOE_PIN_03	.\bsp\bsp.h	218;"	d
BSP_GPIOE_PIN_04	.\bsp\bsp.h	219;"	d
BSP_GPIOE_PIN_05	.\bsp\bsp.h	220;"	d
BSP_GPIOE_PIN_06	.\bsp\bsp.h	221;"	d
BSP_GPIOE_PIN_07	.\bsp\bsp.h	222;"	d
BSP_GPIOE_PIN_08	.\bsp\bsp.h	223;"	d
BSP_GPIOE_PIN_09	.\bsp\bsp.h	224;"	d
BSP_GPIOE_PIN_10	.\bsp\bsp.h	225;"	d
BSP_GPIOE_PIN_11	.\bsp\bsp.h	226;"	d
BSP_GPIOE_PIN_12	.\bsp\bsp.h	227;"	d
BSP_GPIOE_PIN_13	.\bsp\bsp.h	228;"	d
BSP_GPIOE_PIN_14	.\bsp\bsp.h	229;"	d
BSP_GPIOE_PIN_15	.\bsp\bsp.h	230;"	d
BSP_GPIOE_PIN_16	.\bsp\bsp.h	231;"	d
BSP_GPIOE_PIN_17	.\bsp\bsp.h	232;"	d
BSP_GPIOE_PIN_18	.\bsp\bsp.h	233;"	d
BSP_GPIOE_PIN_19	.\bsp\bsp.h	234;"	d
BSP_GPIOE_PIN_20	.\bsp\bsp.h	235;"	d
BSP_GPIOE_PIN_21	.\bsp\bsp.h	236;"	d
BSP_GPIOE_PIN_22	.\bsp\bsp.h	237;"	d
BSP_GPIOE_PIN_23	.\bsp\bsp.h	238;"	d
BSP_GPIOE_PIN_24	.\bsp\bsp.h	239;"	d
BSP_GPIOE_PIN_25	.\bsp\bsp.h	240;"	d
BSP_GPIOE_PIN_26	.\bsp\bsp.h	241;"	d
BSP_GPIO_LEDS	.\bsp\bsp.h	143;"	d
BSP_INT_ID_ADC0	.\bsp\bsp.h	323;"	d
BSP_INT_ID_ADC1	.\bsp\bsp.h	324;"	d
BSP_INT_ID_BUS_FAULT	.\bsp\bsp.h	255;"	d
BSP_INT_ID_CAN0_BUS_OFF	.\bsp\bsp.h	296;"	d
BSP_INT_ID_CAN0_ERROR	.\bsp\bsp.h	297;"	d
BSP_INT_ID_CAN0_IMEU	.\bsp\bsp.h	301;"	d
BSP_INT_ID_CAN0_LOST_RX	.\bsp\bsp.h	302;"	d
BSP_INT_ID_CAN0_ORED_MESSAGE_BUFFER	.\bsp\bsp.h	295;"	d
BSP_INT_ID_CAN0_RX_WARNING	.\bsp\bsp.h	299;"	d
BSP_INT_ID_CAN0_TX_WARNING	.\bsp\bsp.h	298;"	d
BSP_INT_ID_CAN0_WAKE_UP	.\bsp\bsp.h	300;"	d
BSP_INT_ID_CAN1_BUS_OFF	.\bsp\bsp.h	304;"	d
BSP_INT_ID_CAN1_ERROR	.\bsp\bsp.h	305;"	d
BSP_INT_ID_CAN1_IMEU	.\bsp\bsp.h	309;"	d
BSP_INT_ID_CAN1_LOST_RX	.\bsp\bsp.h	310;"	d
BSP_INT_ID_CAN1_ORED_MESSAGE_BUFFER	.\bsp\bsp.h	303;"	d
BSP_INT_ID_CAN1_RX_WARNING	.\bsp\bsp.h	307;"	d
BSP_INT_ID_CAN1_TX_WARNING	.\bsp\bsp.h	306;"	d
BSP_INT_ID_CAN1_WAKE_UP	.\bsp\bsp.h	308;"	d
BSP_INT_ID_CMT	.\bsp\bsp.h	331;"	d
BSP_INT_ID_DAC0	.\bsp\bsp.h	347;"	d
BSP_INT_ID_DAC1	.\bsp\bsp.h	348;"	d
BSP_INT_ID_DEBUG_MONITOR	.\bsp\bsp.h	262;"	d
BSP_INT_ID_DMA0	.\bsp\bsp.h	266;"	d
BSP_INT_ID_DMA1	.\bsp\bsp.h	267;"	d
BSP_INT_ID_DMA10	.\bsp\bsp.h	276;"	d
BSP_INT_ID_DMA11	.\bsp\bsp.h	277;"	d
BSP_INT_ID_DMA12	.\bsp\bsp.h	278;"	d
BSP_INT_ID_DMA13	.\bsp\bsp.h	279;"	d
BSP_INT_ID_DMA14	.\bsp\bsp.h	280;"	d
BSP_INT_ID_DMA15	.\bsp\bsp.h	281;"	d
BSP_INT_ID_DMA2	.\bsp\bsp.h	268;"	d
BSP_INT_ID_DMA3	.\bsp\bsp.h	269;"	d
BSP_INT_ID_DMA4	.\bsp\bsp.h	270;"	d
BSP_INT_ID_DMA5	.\bsp\bsp.h	271;"	d
BSP_INT_ID_DMA6	.\bsp\bsp.h	272;"	d
BSP_INT_ID_DMA7	.\bsp\bsp.h	273;"	d
BSP_INT_ID_DMA8	.\bsp\bsp.h	274;"	d
BSP_INT_ID_DMA9	.\bsp\bsp.h	275;"	d
BSP_INT_ID_DMA_ERROR	.\bsp\bsp.h	282;"	d
BSP_INT_ID_ENET_1588_TIMER	.\bsp\bsp.h	341;"	d
BSP_INT_ID_ENET_ERROR	.\bsp\bsp.h	344;"	d
BSP_INT_ID_ENET_RECEIVE	.\bsp\bsp.h	343;"	d
BSP_INT_ID_ENET_TRANSMIT	.\bsp\bsp.h	342;"	d
BSP_INT_ID_FTFL	.\bsp\bsp.h	284;"	d
BSP_INT_ID_FTM0	.\bsp\bsp.h	328;"	d
BSP_INT_ID_FTM1	.\bsp\bsp.h	329;"	d
BSP_INT_ID_FTM2	.\bsp\bsp.h	330;"	d
BSP_INT_ID_HARD_FAULT	.\bsp\bsp.h	253;"	d
BSP_INT_ID_HSCMP0	.\bsp\bsp.h	325;"	d
BSP_INT_ID_HSCMP1	.\bsp\bsp.h	326;"	d
BSP_INT_ID_HSCMP2	.\bsp\bsp.h	327;"	d
BSP_INT_ID_I2C0	.\bsp\bsp.h	290;"	d
BSP_INT_ID_I2C1	.\bsp\bsp.h	291;"	d
BSP_INT_ID_I2S0	.\bsp\bsp.h	345;"	d
BSP_INT_ID_INITIAL_PROGRAM_COUNTER	.\bsp\bsp.h	251;"	d
BSP_INT_ID_INITIAL_STACK_POINTER	.\bsp\bsp.h	250;"	d
BSP_INT_ID_LLW	.\bsp\bsp.h	287;"	d
BSP_INT_ID_LPTIMER	.\bsp\bsp.h	351;"	d
BSP_INT_ID_LVD_LVW	.\bsp\bsp.h	286;"	d
BSP_INT_ID_MCG	.\bsp\bsp.h	350;"	d
BSP_INT_ID_MCM	.\bsp\bsp.h	283;"	d
BSP_INT_ID_NMI	.\bsp\bsp.h	252;"	d
BSP_INT_ID_PDB0	.\bsp\bsp.h	338;"	d
BSP_INT_ID_PENDABLE_SRV_REQ	.\bsp\bsp.h	264;"	d
BSP_INT_ID_PIT0	.\bsp\bsp.h	334;"	d
BSP_INT_ID_PIT1	.\bsp\bsp.h	335;"	d
BSP_INT_ID_PIT2	.\bsp\bsp.h	336;"	d
BSP_INT_ID_PIT3	.\bsp\bsp.h	337;"	d
BSP_INT_ID_PORTA	.\bsp\bsp.h	353;"	d
BSP_INT_ID_PORTB	.\bsp\bsp.h	354;"	d
BSP_INT_ID_PORTC	.\bsp\bsp.h	355;"	d
BSP_INT_ID_PORTD	.\bsp\bsp.h	356;"	d
BSP_INT_ID_PORTE	.\bsp\bsp.h	357;"	d
BSP_INT_ID_READ_COLLISION	.\bsp\bsp.h	285;"	d
BSP_INT_ID_RESERVED10	.\bsp\bsp.h	260;"	d
BSP_INT_ID_RESERVED102	.\bsp\bsp.h	352;"	d
BSP_INT_ID_RESERVED108	.\bsp\bsp.h	358;"	d
BSP_INT_ID_RESERVED109	.\bsp\bsp.h	359;"	d
BSP_INT_ID_RESERVED110	.\bsp\bsp.h	360;"	d
BSP_INT_ID_RESERVED111	.\bsp\bsp.h	361;"	d
BSP_INT_ID_RESERVED112	.\bsp\bsp.h	362;"	d
BSP_INT_ID_RESERVED113	.\bsp\bsp.h	363;"	d
BSP_INT_ID_RESERVED114	.\bsp\bsp.h	364;"	d
BSP_INT_ID_RESERVED115	.\bsp\bsp.h	365;"	d
BSP_INT_ID_RESERVED116	.\bsp\bsp.h	366;"	d
BSP_INT_ID_RESERVED117	.\bsp\bsp.h	367;"	d
BSP_INT_ID_RESERVED118	.\bsp\bsp.h	368;"	d
BSP_INT_ID_RESERVED119	.\bsp\bsp.h	369;"	d
BSP_INT_ID_RESERVED13	.\bsp\bsp.h	263;"	d
BSP_INT_ID_RESERVED4	.\bsp\bsp.h	254;"	d
BSP_INT_ID_RESERVED7	.\bsp\bsp.h	257;"	d
BSP_INT_ID_RESERVED8	.\bsp\bsp.h	258;"	d
BSP_INT_ID_RESERVED83	.\bsp\bsp.h	333;"	d
BSP_INT_ID_RESERVED9	.\bsp\bsp.h	259;"	d
BSP_INT_ID_RNGB	.\bsp\bsp.h	289;"	d
BSP_INT_ID_RTC	.\bsp\bsp.h	332;"	d
BSP_INT_ID_SDHC	.\bsp\bsp.h	346;"	d
BSP_INT_ID_SPI0	.\bsp\bsp.h	292;"	d
BSP_INT_ID_SPI1	.\bsp\bsp.h	293;"	d
BSP_INT_ID_SPI2	.\bsp\bsp.h	294;"	d
BSP_INT_ID_SVCALL	.\bsp\bsp.h	261;"	d
BSP_INT_ID_SYSTICK	.\bsp\bsp.h	265;"	d
BSP_INT_ID_TSI0	.\bsp\bsp.h	349;"	d
BSP_INT_ID_UART0_ERR	.\bsp\bsp.h	312;"	d
BSP_INT_ID_UART0_RX_TX	.\bsp\bsp.h	311;"	d
BSP_INT_ID_UART1_ERR	.\bsp\bsp.h	314;"	d
BSP_INT_ID_UART1_RX_TX	.\bsp\bsp.h	313;"	d
BSP_INT_ID_UART2_ERR	.\bsp\bsp.h	316;"	d
BSP_INT_ID_UART2_RX_TX	.\bsp\bsp.h	315;"	d
BSP_INT_ID_UART3_ERR	.\bsp\bsp.h	318;"	d
BSP_INT_ID_UART3_RX_TX	.\bsp\bsp.h	317;"	d
BSP_INT_ID_UART4_ERR	.\bsp\bsp.h	320;"	d
BSP_INT_ID_UART4_RX_TX	.\bsp\bsp.h	319;"	d
BSP_INT_ID_UART5_ERR	.\bsp\bsp.h	322;"	d
BSP_INT_ID_UART5_RX_TX	.\bsp\bsp.h	321;"	d
BSP_INT_ID_USAGE_FAULT	.\bsp\bsp.h	256;"	d
BSP_INT_ID_USB0	.\bsp\bsp.h	339;"	d
BSP_INT_ID_USBDCD	.\bsp\bsp.h	340;"	d
BSP_INT_ID_WATCHDOG	.\bsp\bsp.h	288;"	d
BSP_INT_MODULE	.\bsp\bsp_int.c	38;"	d	file:
BSP_INT_SRC_NBR	.\bsp\bsp_int.c	49;"	d	file:
BSP_Init	.\bsp\bsp.c	/^void  BSP_Init (void)$/;"	f
BSP_IntClr	.\bsp\bsp_int.c	/^void  BSP_IntClr (CPU_DATA  int_id)$/;"	f
BSP_IntDis	.\bsp\bsp_int.c	/^void  BSP_IntDis (CPU_DATA  int_id)$/;"	f
BSP_IntDisAll	.\bsp\bsp_int.c	/^void  BSP_IntDisAll (void)$/;"	f
BSP_IntEn	.\bsp\bsp_int.c	/^void  BSP_IntEn (CPU_DATA  int_id)$/;"	f
BSP_IntHandler	.\bsp\bsp_int.c	/^static  void  BSP_IntHandler (CPU_DATA  int_id)$/;"	f	file:
BSP_IntHandlerADC0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerADC0                    (void)  { BSP_IntHandler(BSP_INT_ID_ADC0);                      }$/;"	f
BSP_IntHandlerADC1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerADC1                    (void)  { BSP_IntHandler(BSP_INT_ID_ADC1);                      }$/;"	f
BSP_IntHandlerBusFault	.\bsp\bsp_int.c	/^void  BSP_IntHandlerBusFault                (void)  { BSP_IntHandler(BSP_INT_ID_BUS_FAULT);                 }$/;"	f
BSP_IntHandlerCAN0BusOff	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0BusOff              (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_BUS_OFF);              }$/;"	f
BSP_IntHandlerCAN0Error	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0Error               (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_ERROR);                }$/;"	f
BSP_IntHandlerCAN0IMEU	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0IMEU                (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_IMEU);                 }$/;"	f
BSP_IntHandlerCAN0LostRx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0LostRx              (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_LOST_RX);              }$/;"	f
BSP_IntHandlerCAN0ORedMessageBuffer	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0ORedMessageBuffer   (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_ORED_MESSAGE_BUFFER);  }$/;"	f
BSP_IntHandlerCAN0RxWarning	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0RxWarning           (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_RX_WARNING);           }$/;"	f
BSP_IntHandlerCAN0TxWarning	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0TxWarning           (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_TX_WARNING);           }$/;"	f
BSP_IntHandlerCAN0WakeUp	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN0WakeUp              (void)  { BSP_IntHandler(BSP_INT_ID_CAN0_WAKE_UP);              }$/;"	f
BSP_IntHandlerCAN1BusOff	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1BusOff              (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_BUS_OFF);              }$/;"	f
BSP_IntHandlerCAN1Error	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1Error               (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_ERROR);                }$/;"	f
BSP_IntHandlerCAN1IMEU	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1IMEU                (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_IMEU);                 }$/;"	f
BSP_IntHandlerCAN1LostRx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1LostRx              (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_LOST_RX );             }$/;"	f
BSP_IntHandlerCAN1ORedMessageBuffer	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1ORedMessageBuffer   (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_ORED_MESSAGE_BUFFER);  }$/;"	f
BSP_IntHandlerCAN1RxWarning	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1RxWarning           (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_RX_WARNING);           }$/;"	f
BSP_IntHandlerCAN1TxWarning	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1TxWarning           (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_TX_WARNING);           }$/;"	f
BSP_IntHandlerCAN1WakeUp	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCAN1WakeUp              (void)  { BSP_IntHandler(BSP_INT_ID_CAN1_WAKE_UP);              }$/;"	f
BSP_IntHandlerCMT	.\bsp\bsp_int.c	/^void  BSP_IntHandlerCMT                     (void)  { BSP_IntHandler(BSP_INT_ID_CMT);                       }$/;"	f
BSP_IntHandlerDAC0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDAC0                    (void)  { BSP_IntHandler(BSP_INT_ID_DAC0);                      }$/;"	f
BSP_IntHandlerDAC1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDAC1                    (void)  { BSP_IntHandler(BSP_INT_ID_DAC1);                      }$/;"	f
BSP_IntHandlerDMA0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA0                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA0);                      }$/;"	f
BSP_IntHandlerDMA1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA1                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA1);                      }$/;"	f
BSP_IntHandlerDMA10	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA10                   (void)  { BSP_IntHandler(BSP_INT_ID_DMA10);                     }$/;"	f
BSP_IntHandlerDMA11	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA11                   (void)  { BSP_IntHandler(BSP_INT_ID_DMA11);                     }$/;"	f
BSP_IntHandlerDMA12	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA12                   (void)  { BSP_IntHandler(BSP_INT_ID_DMA12);                     }$/;"	f
BSP_IntHandlerDMA13	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA13                   (void)  { BSP_IntHandler(BSP_INT_ID_DMA13);                     }$/;"	f
BSP_IntHandlerDMA14	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA14                   (void)  { BSP_IntHandler(BSP_INT_ID_DMA14);                     }$/;"	f
BSP_IntHandlerDMA15	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA15                   (void)  { BSP_IntHandler(BSP_INT_ID_DMA15);                     }$/;"	f
BSP_IntHandlerDMA2	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA2                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA2);                      }$/;"	f
BSP_IntHandlerDMA3	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA3                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA3);                      }$/;"	f
BSP_IntHandlerDMA4	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA4                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA4);                      }$/;"	f
BSP_IntHandlerDMA5	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA5                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA5);                      }$/;"	f
BSP_IntHandlerDMA6	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA6                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA6);                      }$/;"	f
BSP_IntHandlerDMA7	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA7                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA7);                      }$/;"	f
BSP_IntHandlerDMA8	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA8                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA8);                      }$/;"	f
BSP_IntHandlerDMA9	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMA9                    (void)  { BSP_IntHandler(BSP_INT_ID_DMA9);                      }$/;"	f
BSP_IntHandlerDMAError	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDMAError                (void)  { BSP_IntHandler(BSP_INT_ID_DMA_ERROR);                 }$/;"	f
BSP_IntHandlerDebugMonitor	.\bsp\bsp_int.c	/^void  BSP_IntHandlerDebugMonitor            (void)  { BSP_IntHandler(BSP_INT_ID_DEBUG_MONITOR);             }$/;"	f
BSP_IntHandlerDummy	.\bsp\bsp_int.c	/^static  void  BSP_IntHandlerDummy (void)$/;"	f	file:
BSP_IntHandlerEnet1588Timer	.\bsp\bsp_int.c	/^void  BSP_IntHandlerEnet1588Timer           (void)  { BSP_IntHandler(BSP_INT_ID_ENET_1588_TIMER);           }$/;"	f
BSP_IntHandlerEnetError	.\bsp\bsp_int.c	/^void  BSP_IntHandlerEnetError               (void)  { BSP_IntHandler(BSP_INT_ID_ENET_ERROR);                }$/;"	f
BSP_IntHandlerEnetReceive	.\bsp\bsp_int.c	/^void  BSP_IntHandlerEnetReceive             (void)  { BSP_IntHandler(BSP_INT_ID_ENET_RECEIVE);              }$/;"	f
BSP_IntHandlerEnetTransmit	.\bsp\bsp_int.c	/^void  BSP_IntHandlerEnetTransmit            (void)  { BSP_IntHandler(BSP_INT_ID_ENET_TRANSMIT);             }$/;"	f
BSP_IntHandlerFTFL	.\bsp\bsp_int.c	/^void  BSP_IntHandlerFTFL                    (void)  { BSP_IntHandler(BSP_INT_ID_FTFL);                      }$/;"	f
BSP_IntHandlerFTM0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerFTM0                    (void)  { BSP_IntHandler(BSP_INT_ID_FTM0);                      }$/;"	f
BSP_IntHandlerFTM1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerFTM1                    (void)  { BSP_IntHandler(BSP_INT_ID_FTM1);                      }$/;"	f
BSP_IntHandlerFTM2	.\bsp\bsp_int.c	/^void  BSP_IntHandlerFTM2                    (void)  { BSP_IntHandler(BSP_INT_ID_FTM2);                      }$/;"	f
BSP_IntHandlerHSCMP0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerHSCMP0                  (void)  { BSP_IntHandler(BSP_INT_ID_HSCMP0);                    }$/;"	f
BSP_IntHandlerHSCMP1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerHSCMP1                  (void)  { BSP_IntHandler(BSP_INT_ID_HSCMP1);                    }$/;"	f
BSP_IntHandlerHSCMP2	.\bsp\bsp_int.c	/^void  BSP_IntHandlerHSCMP2                  (void)  { BSP_IntHandler(BSP_INT_ID_HSCMP2);                    }$/;"	f
BSP_IntHandlerHardFault	.\bsp\bsp_int.c	/^void  BSP_IntHandlerHardFault               (void)  { BSP_IntHandler(BSP_INT_ID_HARD_FAULT);                }$/;"	f
BSP_IntHandlerI2C0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerI2C0                    (void)  { BSP_IntHandler(BSP_INT_ID_I2C0);                      }$/;"	f
BSP_IntHandlerI2C1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerI2C1                    (void)  { BSP_IntHandler(BSP_INT_ID_I2C1);                      }$/;"	f
BSP_IntHandlerI2S0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerI2S0                    (void)  { BSP_IntHandler(BSP_INT_ID_I2S0);                      }$/;"	f
BSP_IntHandlerInitialProgramCounter	.\bsp\bsp_int.c	/^void  BSP_IntHandlerInitialProgramCounter   (void)  { BSP_IntHandler(BSP_INT_ID_INITIAL_PROGRAM_COUNTER);   }$/;"	f
BSP_IntHandlerInitialStackPointer	.\bsp\bsp_int.c	/^void  BSP_IntHandlerInitialStackPointer     (void)  { BSP_IntHandler(BSP_INT_ID_INITIAL_STACK_POINTER);     }$/;"	f
BSP_IntHandlerLLW	.\bsp\bsp_int.c	/^void  BSP_IntHandlerLLW                     (void)  { BSP_IntHandler(BSP_INT_ID_LLW);                       }$/;"	f
BSP_IntHandlerLPTimer	.\bsp\bsp_int.c	/^void  BSP_IntHandlerLPTimer                 (void)  { BSP_IntHandler(BSP_INT_ID_LPTIMER);                   }$/;"	f
BSP_IntHandlerLVDLVW	.\bsp\bsp_int.c	/^void  BSP_IntHandlerLVDLVW                  (void)  { BSP_IntHandler(BSP_INT_ID_LVD_LVW);                   }$/;"	f
BSP_IntHandlerMCG	.\bsp\bsp_int.c	/^void  BSP_IntHandlerMCG                     (void)  { BSP_IntHandler(BSP_INT_ID_MCG);                       }$/;"	f
BSP_IntHandlerMCM	.\bsp\bsp_int.c	/^void  BSP_IntHandlerMCM                     (void)  { BSP_IntHandler(BSP_INT_ID_MCM);                       }$/;"	f
BSP_IntHandlerNMI	.\bsp\bsp_int.c	/^void  BSP_IntHandlerNMI                     (void)  { BSP_IntHandler(BSP_INT_ID_NMI);                       }$/;"	f
BSP_IntHandlerPDB0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPDB0                    (void)  { BSP_IntHandler(BSP_INT_ID_PDB0);                      }$/;"	f
BSP_IntHandlerPIT0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPIT0                    (void)  { BSP_IntHandler(BSP_INT_ID_PIT0);                      }$/;"	f
BSP_IntHandlerPIT1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPIT1                    (void)  { BSP_IntHandler(BSP_INT_ID_PIT1);                      }$/;"	f
BSP_IntHandlerPIT2	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPIT2                    (void)  { BSP_IntHandler(BSP_INT_ID_PIT2);                      }$/;"	f
BSP_IntHandlerPIT3	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPIT3                    (void)  { BSP_IntHandler(BSP_INT_ID_PIT3);                      }$/;"	f
BSP_IntHandlerPendableSrvReq	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPendableSrvReq          (void)  { BSP_IntHandler(BSP_INT_ID_PENDABLE_SRV_REQ);          }$/;"	f
BSP_IntHandlerPortA	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPortA                   (void)  { BSP_IntHandler(BSP_INT_ID_PORTA);                     }$/;"	f
BSP_IntHandlerPortB	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPortB                   (void)  { BSP_IntHandler(BSP_INT_ID_PORTB);                     }$/;"	f
BSP_IntHandlerPortC	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPortC                   (void)  { BSP_IntHandler(BSP_INT_ID_PORTC);                     }$/;"	f
BSP_IntHandlerPortD	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPortD                   (void)  { BSP_IntHandler(BSP_INT_ID_PORTD);                     }$/;"	f
BSP_IntHandlerPortE	.\bsp\bsp_int.c	/^void  BSP_IntHandlerPortE                   (void)  { BSP_IntHandler(BSP_INT_ID_PORTE);                     }$/;"	f
BSP_IntHandlerRNGB	.\bsp\bsp_int.c	/^void  BSP_IntHandlerRNGB                    (void)  { BSP_IntHandler(BSP_INT_ID_RNGB);                      }$/;"	f
BSP_IntHandlerRTC	.\bsp\bsp_int.c	/^void  BSP_IntHandlerRTC                     (void)  { BSP_IntHandler(BSP_INT_ID_RTC);                       }$/;"	f
BSP_IntHandlerReadCollision	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReadCollision           (void)  { BSP_IntHandler(BSP_INT_ID_READ_COLLISION);            }$/;"	f
BSP_IntHandlerReserved10	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved10              (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED10);                }$/;"	f
BSP_IntHandlerReserved102	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved102             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED102);               }$/;"	f
BSP_IntHandlerReserved108	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved108             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED108);               }$/;"	f
BSP_IntHandlerReserved109	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved109             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED109);               }$/;"	f
BSP_IntHandlerReserved110	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved110             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED110);               }$/;"	f
BSP_IntHandlerReserved111	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved111             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED111);               }$/;"	f
BSP_IntHandlerReserved112	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved112             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED112);               }$/;"	f
BSP_IntHandlerReserved113	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved113             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED113);               }$/;"	f
BSP_IntHandlerReserved114	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved114             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED114);               }$/;"	f
BSP_IntHandlerReserved115	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved115             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED115);               }$/;"	f
BSP_IntHandlerReserved116	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved116             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED116);               }$/;"	f
BSP_IntHandlerReserved117	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved117             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED117);               }$/;"	f
BSP_IntHandlerReserved118	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved118             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED118);               }$/;"	f
BSP_IntHandlerReserved119	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved119             (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED119);               }$/;"	f
BSP_IntHandlerReserved13	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved13              (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED13);                }$/;"	f
BSP_IntHandlerReserved4	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved4               (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED4);                 }$/;"	f
BSP_IntHandlerReserved7	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved7               (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED7);                 }$/;"	f
BSP_IntHandlerReserved8	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved8               (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED8);                 }$/;"	f
BSP_IntHandlerReserved83	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved83              (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED83);                }$/;"	f
BSP_IntHandlerReserved9	.\bsp\bsp_int.c	/^void  BSP_IntHandlerReserved9               (void)  { BSP_IntHandler(BSP_INT_ID_RESERVED9);                 }$/;"	f
BSP_IntHandlerSDHC	.\bsp\bsp_int.c	/^void  BSP_IntHandlerSDHC                    (void)  { BSP_IntHandler(BSP_INT_ID_SDHC);                      }$/;"	f
BSP_IntHandlerSPI0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerSPI0                    (void)  { BSP_IntHandler(BSP_INT_ID_SPI0);                      }$/;"	f
BSP_IntHandlerSPI1	.\bsp\bsp_int.c	/^void  BSP_IntHandlerSPI1                    (void)  { BSP_IntHandler(BSP_INT_ID_SPI1);                      }$/;"	f
BSP_IntHandlerSPI2	.\bsp\bsp_int.c	/^void  BSP_IntHandlerSPI2                    (void)  { BSP_IntHandler(BSP_INT_ID_SPI2);                      }$/;"	f
BSP_IntHandlerSVCall	.\bsp\bsp_int.c	/^void  BSP_IntHandlerSVCall                  (void)  { BSP_IntHandler(BSP_INT_ID_SVCALL);                    }$/;"	f
BSP_IntHandlerSysTick	.\bsp\bsp_int.c	/^void  BSP_IntHandlerSysTick                 (void)  { BSP_IntHandler(BSP_INT_ID_SYSTICK);                   }$/;"	f
BSP_IntHandlerTSI0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerTSI0                    (void)  { BSP_IntHandler(BSP_INT_ID_TSI0);                      }$/;"	f
BSP_IntHandlerUART0Err	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART0Err                (void)  { BSP_IntHandler(BSP_INT_ID_UART0_ERR);                 }$/;"	f
BSP_IntHandlerUART0RxTx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART0RxTx               (void)  { BSP_IntHandler(BSP_INT_ID_UART0_RX_TX);               }$/;"	f
BSP_IntHandlerUART1Err	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART1Err                (void)  { BSP_IntHandler(BSP_INT_ID_UART1_ERR);                 }$/;"	f
BSP_IntHandlerUART1RxTx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART1RxTx               (void)  { BSP_IntHandler(BSP_INT_ID_UART1_RX_TX);               }$/;"	f
BSP_IntHandlerUART2Err	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART2Err                (void)  { BSP_IntHandler(BSP_INT_ID_UART2_ERR);                 }$/;"	f
BSP_IntHandlerUART2RxTx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART2RxTx               (void)  { BSP_IntHandler(BSP_INT_ID_UART2_RX_TX);               }$/;"	f
BSP_IntHandlerUART3Err	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART3Err                (void)  { BSP_IntHandler(BSP_INT_ID_UART3_ERR);                 }$/;"	f
BSP_IntHandlerUART3RxTx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART3RxTx               (void)  { BSP_IntHandler(BSP_INT_ID_UART3_RX_TX);               }$/;"	f
BSP_IntHandlerUART4Err	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART4Err                (void)  { BSP_IntHandler(BSP_INT_ID_UART4_ERR);                 }$/;"	f
BSP_IntHandlerUART4RxTx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART4RxTx               (void)  { BSP_IntHandler(BSP_INT_ID_UART4_RX_TX);               }$/;"	f
BSP_IntHandlerUART5Err	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART5Err                (void)  { BSP_IntHandler(BSP_INT_ID_UART5_ERR);                 }$/;"	f
BSP_IntHandlerUART5RxTx	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUART5RxTx               (void)  { BSP_IntHandler(BSP_INT_ID_UART5_RX_TX);               }$/;"	f
BSP_IntHandlerUDB0	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUDB0                    (void)  { BSP_IntHandler(BSP_INT_ID_USB0);                      }$/;"	f
BSP_IntHandlerUSBDCD	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUSBDCD                  (void)  { BSP_IntHandler(BSP_INT_ID_USBDCD);                    }$/;"	f
BSP_IntHandlerUsageFault	.\bsp\bsp_int.c	/^void  BSP_IntHandlerUsageFault              (void)  { BSP_IntHandler(BSP_INT_ID_USAGE_FAULT);               }$/;"	f
BSP_IntHandlerWatchdog	.\bsp\bsp_int.c	/^void  BSP_IntHandlerWatchdog                (void)  { BSP_IntHandler(BSP_INT_ID_WATCHDOG);                  }$/;"	f
BSP_IntInit	.\bsp\bsp_int.c	/^void  BSP_IntInit (void)$/;"	f
BSP_IntPrioSet	.\bsp\bsp_int.c	/^void  BSP_IntPrioSet (CPU_DATA    int_id,$/;"	f
BSP_IntVectSet	.\bsp\bsp_int.c	/^void  BSP_IntVectSet (CPU_DATA       int_id,$/;"	f
BSP_IntVectTbl	.\bsp\bsp_int.c	/^static  CPU_FNCT_VOID  BSP_IntVectTbl[BSP_INT_SRC_NBR];$/;"	v	file:
BSP_LED_ALL	.\bsp\bsp.h	84;"	d
BSP_LED_BLUE	.\bsp\bsp.h	85;"	d
BSP_LED_GREEN	.\bsp\bsp.h	86;"	d
BSP_LED_Init	.\bsp\bsp.c	/^static  void  BSP_LED_Init (void)$/;"	f	file:
BSP_LED_ORANGE	.\bsp\bsp.h	88;"	d
BSP_LED_Off	.\bsp\bsp.c	/^void  BSP_LED_Off (CPU_INT08U led)$/;"	f
BSP_LED_On	.\bsp\bsp.c	/^void  BSP_LED_On (CPU_INT08U led)$/;"	f
BSP_LED_START_BIT	.\bsp\bsp.c	57;"	d	file:
BSP_LED_Toggle	.\bsp\bsp.c	/^void  BSP_LED_Toggle (CPU_INT08U led)$/;"	f
BSP_LED_YELLOW	.\bsp\bsp.h	87;"	d
BSP_MODULE	.\bsp\bsp.c	38;"	d	file:
BSP_OS_EXT	.\bsp\OS\bsp_os.h	56;"	d
BSP_OS_EXT	.\bsp\OS\bsp_os.h	58;"	d
BSP_OS_MODULE	.\bsp\OS\bsp_os.c	34;"	d	file:
BSP_OS_PRESENT	.\bsp\OS\bsp_os.h	37;"	d
BSP_OS_SEM	.\bsp\OS\bsp_os.h	/^typedef   OS_SEM       BSP_OS_SEM;$/;"	t
BSP_OS_SEM_VAL	.\bsp\OS\bsp_os.h	/^typedef   OS_SEM_CTR   BSP_OS_SEM_VAL;$/;"	t
BSP_OS_SemCreate	.\bsp\OS\bsp_os.c	/^CPU_BOOLEAN  BSP_OS_SemCreate (BSP_OS_SEM       *p_sem,$/;"	f
BSP_OS_SemPost	.\bsp\OS\bsp_os.c	/^CPU_BOOLEAN  BSP_OS_SemPost (BSP_OS_SEM *p_sem)$/;"	f
BSP_OS_SemWait	.\bsp\OS\bsp_os.c	/^CPU_BOOLEAN  BSP_OS_SemWait (BSP_OS_SEM  *p_sem,$/;"	f
BSP_OS_TimeDly	.\bsp\OS\bsp_os.c	/^void   BSP_OS_TimeDly (CPU_INT32U  dly_tick)$/;"	f
BSP_OS_TimeDlyMs	.\bsp\OS\bsp_os.c	/^void   BSP_OS_TimeDlyMs (CPU_INT32U  dly_ms)$/;"	f
BSP_PB1	.\bsp\bsp.h	90;"	d
BSP_PB2	.\bsp\bsp.h	91;"	d
BSP_PERIPH_ID_ADC1	.\bsp\bsp.h	393;"	d
BSP_PERIPH_ID_ADC2	.\bsp\bsp.h	394;"	d
BSP_PERIPH_ID_AFIO	.\bsp\bsp.h	387;"	d
BSP_PERIPH_ID_BKP	.\bsp\bsp.h	416;"	d
BSP_PERIPH_ID_CAN1	.\bsp\bsp.h	414;"	d
BSP_PERIPH_ID_CAN2	.\bsp\bsp.h	415;"	d
BSP_PERIPH_ID_CRC	.\bsp\bsp.h	382;"	d
BSP_PERIPH_ID_DAC	.\bsp\bsp.h	418;"	d
BSP_PERIPH_ID_DMA1	.\bsp\bsp.h	378;"	d
BSP_PERIPH_ID_DMA2	.\bsp\bsp.h	379;"	d
BSP_PERIPH_ID_ETHMAC	.\bsp\bsp.h	384;"	d
BSP_PERIPH_ID_ETHMACTX	.\bsp\bsp.h	385;"	d
BSP_PERIPH_ID_FLITF	.\bsp\bsp.h	381;"	d
BSP_PERIPH_ID_I2C1	.\bsp\bsp.h	412;"	d
BSP_PERIPH_ID_I2C2	.\bsp\bsp.h	413;"	d
BSP_PERIPH_ID_IOPA	.\bsp\bsp.h	388;"	d
BSP_PERIPH_ID_IOPB	.\bsp\bsp.h	389;"	d
BSP_PERIPH_ID_IOPC	.\bsp\bsp.h	390;"	d
BSP_PERIPH_ID_IOPD	.\bsp\bsp.h	391;"	d
BSP_PERIPH_ID_IOPE	.\bsp\bsp.h	392;"	d
BSP_PERIPH_ID_OTGFS	.\bsp\bsp.h	383;"	d
BSP_PERIPH_ID_PWR	.\bsp\bsp.h	417;"	d
BSP_PERIPH_ID_SPI1	.\bsp\bsp.h	396;"	d
BSP_PERIPH_ID_SPI2	.\bsp\bsp.h	406;"	d
BSP_PERIPH_ID_SPI3	.\bsp\bsp.h	407;"	d
BSP_PERIPH_ID_SRAM	.\bsp\bsp.h	380;"	d
BSP_PERIPH_ID_TIM1	.\bsp\bsp.h	395;"	d
BSP_PERIPH_ID_TIM2	.\bsp\bsp.h	399;"	d
BSP_PERIPH_ID_TIM3	.\bsp\bsp.h	400;"	d
BSP_PERIPH_ID_TIM4	.\bsp\bsp.h	401;"	d
BSP_PERIPH_ID_TIM5	.\bsp\bsp.h	402;"	d
BSP_PERIPH_ID_TIM6	.\bsp\bsp.h	403;"	d
BSP_PERIPH_ID_TIM7	.\bsp\bsp.h	404;"	d
BSP_PERIPH_ID_USART1	.\bsp\bsp.h	397;"	d
BSP_PERIPH_ID_USART2	.\bsp\bsp.h	408;"	d
BSP_PERIPH_ID_USART3	.\bsp\bsp.h	409;"	d
BSP_PERIPH_ID_USART4	.\bsp\bsp.h	410;"	d
BSP_PERIPH_ID_USART5	.\bsp\bsp.h	411;"	d
BSP_PERIPH_ID_WWDG	.\bsp\bsp.h	405;"	d
BSP_PLL_Init	.\bsp\bsp.c	/^static  void  BSP_PLL_Init (void)$/;"	f	file:
BSP_PRESENT	.\bsp\bsp.h	42;"	d
BSP_SER	.\bsp\bsp_ser.h	58;"	d
BSP_SER_COMM_UART_03	.\bsp\bsp_ser.h	76;"	d
BSP_SER_COMM_UART_NONE	.\bsp\bsp_ser.h	75;"	d
BSP_SER_EXT	.\bsp\bsp_ser.h	56;"	d
BSP_SER_MODULE	.\bsp\bsp_ser.c	40;"	d	file:
BSP_SER_PRESENT	.\bsp\bsp_ser.h	42;"	d
BSP_SerLock	.\bsp\bsp_ser.c	/^static  BSP_OS_SEM   BSP_SerLock;$/;"	v	file:
BSP_SerRxData	.\bsp\bsp_ser.c	/^static  CPU_INT08U   BSP_SerRxData;$/;"	v	file:
BSP_SerRxWait	.\bsp\bsp_ser.c	/^static  BSP_OS_SEM   BSP_SerRxWait;$/;"	v	file:
BSP_SerTxWait	.\bsp\bsp_ser.c	/^static  BSP_OS_SEM   BSP_SerTxWait;$/;"	v	file:
BSP_Ser_ISR_Handler	.\bsp\bsp_ser.c	/^void  BSP_Ser_ISR_Handler (void)$/;"	f
BSP_Ser_Init	.\bsp\bsp_ser.c	/^void  BSP_Ser_Init ()$/;"	f
BSP_Ser_Printf	.\bsp\bsp_ser.c	/^void  BSP_Ser_Printf (CPU_CHAR *format, ...)$/;"	f
BSP_Ser_RdByte	.\bsp\bsp_ser.c	/^CPU_INT08U  BSP_Ser_RdByte (void)$/;"	f
BSP_Ser_RdByteUnlocked	.\bsp\bsp_ser.c	/^CPU_INT08U  BSP_Ser_RdByteUnlocked (void)$/;"	f
BSP_Ser_RdStr	.\bsp\bsp_ser.c	/^void  BSP_Ser_RdStr (CPU_CHAR    *p_str,$/;"	f
BSP_Ser_WrByte	.\bsp\bsp_ser.c	/^void  BSP_Ser_WrByte(CPU_INT08U  c)$/;"	f
BSP_Ser_WrByteUnlocked	.\bsp\bsp_ser.c	/^void  BSP_Ser_WrByteUnlocked (CPU_INT08U c)$/;"	f
BSP_Ser_WrStr	.\bsp\bsp_ser.c	/^void  BSP_Ser_WrStr (CPU_CHAR  *p_str)$/;"	f
BSP_TRACE_DBG	.\app\app_cfg.h	94;"	d
BSP_TRACE_INFO	.\app\app_cfg.h	93;"	d
BSP_Tick_Init	.\bsp\bsp.c	/^void BSP_Tick_Init (void)$/;"	f
BlkAlign	.\uC-LIB\lib_mem.h	/^    CPU_SIZE_T          BlkAlign;                               \/* Align of mem pool   blks (in octets).                *\/$/;"	m	struct:mem_pool
BlkIx	.\uC-LIB\lib_mem.h	/^    MEM_POOL_IX         BlkIx;                                  \/* Ix  into mem pool's array of blk ptrs.               *\/$/;"	m	struct:mem_pool
BlkNbr	.\uC-LIB\lib_mem.h	/^    MEM_POOL_BLK_QTY    BlkNbr;                                 \/* Nbr   of mem pool   blks.                            *\/$/;"	m	struct:mem_pool
BlkSize	.\uC-LIB\lib_mem.h	/^    CPU_SIZE_T          BlkSize;                                \/* Size  of mem pool   blks (in octets).                *\/$/;"	m	struct:mem_pool
BlkSize	.\uCOS-III\Source\os.h	/^    OS_MEM_SIZE          BlkSize;                           \/* Size (in bytes) of each block of memory                *\/$/;"	m	struct:os_mem
C0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap
C1	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t C1;                                     \/**< Channel n Control Register 1, array offset: 0x10, array step: 0x28 *\/$/;"	m	struct:PDB_MemMap::__anon30
C1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap
C1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap
C1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap
C1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap
C2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap
C2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap
C2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap
C2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap
C3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap
C3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap
C4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap
C4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART_MemMap
C5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap
C5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART_MemMap
C6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap
C7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t C7816;                                   \/**< UART 7816 Control Register, offset: 0x18 *\/$/;"	m	struct:UART_MemMap
CALF_FAIL	.\bsp\drivers\adc16\adc16.h	132;"	d
CALF_NORMAL	.\bsp\drivers\adc16\adc16.h	133;"	d
CALIB	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap
CAL_BEGIN	.\bsp\drivers\adc16\adc16.h	128;"	d
CAL_BLK_NUMREC	.\bsp\drivers\adc16\adc16.h	188;"	d
CAL_OFF	.\bsp\drivers\adc16\adc16.h	129;"	d
CAN0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2086;"	d
CAN0_CRCR	.\bsp\cpu\headers\MK60DZ10.h	2116;"	d
CAN0_CS	.\bsp\cpu\headers\MK60DZ10.h	2299;"	d
CAN0_CS0	.\bsp\cpu\headers\MK60DZ10.h	2135;"	d
CAN0_CS1	.\bsp\cpu\headers\MK60DZ10.h	2136;"	d
CAN0_CS10	.\bsp\cpu\headers\MK60DZ10.h	2145;"	d
CAN0_CS11	.\bsp\cpu\headers\MK60DZ10.h	2146;"	d
CAN0_CS12	.\bsp\cpu\headers\MK60DZ10.h	2147;"	d
CAN0_CS13	.\bsp\cpu\headers\MK60DZ10.h	2148;"	d
CAN0_CS14	.\bsp\cpu\headers\MK60DZ10.h	2149;"	d
CAN0_CS15	.\bsp\cpu\headers\MK60DZ10.h	2150;"	d
CAN0_CS2	.\bsp\cpu\headers\MK60DZ10.h	2137;"	d
CAN0_CS3	.\bsp\cpu\headers\MK60DZ10.h	2138;"	d
CAN0_CS4	.\bsp\cpu\headers\MK60DZ10.h	2139;"	d
CAN0_CS5	.\bsp\cpu\headers\MK60DZ10.h	2140;"	d
CAN0_CS6	.\bsp\cpu\headers\MK60DZ10.h	2141;"	d
CAN0_CS7	.\bsp\cpu\headers\MK60DZ10.h	2142;"	d
CAN0_CS8	.\bsp\cpu\headers\MK60DZ10.h	2143;"	d
CAN0_CS9	.\bsp\cpu\headers\MK60DZ10.h	2144;"	d
CAN0_CTRL1	.\bsp\cpu\headers\MK60DZ10.h	2103;"	d
CAN0_CTRL2	.\bsp\cpu\headers\MK60DZ10.h	2114;"	d
CAN0_ECR	.\bsp\cpu\headers\MK60DZ10.h	2108;"	d
CAN0_ESR1	.\bsp\cpu\headers\MK60DZ10.h	2109;"	d
CAN0_ESR2	.\bsp\cpu\headers\MK60DZ10.h	2115;"	d
CAN0_ID	.\bsp\cpu\headers\MK60DZ10.h	2301;"	d
CAN0_ID0	.\bsp\cpu\headers\MK60DZ10.h	2151;"	d
CAN0_ID1	.\bsp\cpu\headers\MK60DZ10.h	2152;"	d
CAN0_ID10	.\bsp\cpu\headers\MK60DZ10.h	2161;"	d
CAN0_ID11	.\bsp\cpu\headers\MK60DZ10.h	2162;"	d
CAN0_ID12	.\bsp\cpu\headers\MK60DZ10.h	2163;"	d
CAN0_ID13	.\bsp\cpu\headers\MK60DZ10.h	2164;"	d
CAN0_ID14	.\bsp\cpu\headers\MK60DZ10.h	2165;"	d
CAN0_ID15	.\bsp\cpu\headers\MK60DZ10.h	2166;"	d
CAN0_ID2	.\bsp\cpu\headers\MK60DZ10.h	2153;"	d
CAN0_ID3	.\bsp\cpu\headers\MK60DZ10.h	2154;"	d
CAN0_ID4	.\bsp\cpu\headers\MK60DZ10.h	2155;"	d
CAN0_ID5	.\bsp\cpu\headers\MK60DZ10.h	2156;"	d
CAN0_ID6	.\bsp\cpu\headers\MK60DZ10.h	2157;"	d
CAN0_ID7	.\bsp\cpu\headers\MK60DZ10.h	2158;"	d
CAN0_ID8	.\bsp\cpu\headers\MK60DZ10.h	2159;"	d
CAN0_ID9	.\bsp\cpu\headers\MK60DZ10.h	2160;"	d
CAN0_IFLAG1	.\bsp\cpu\headers\MK60DZ10.h	2113;"	d
CAN0_IFLAG2	.\bsp\cpu\headers\MK60DZ10.h	2112;"	d
CAN0_IMASK1	.\bsp\cpu\headers\MK60DZ10.h	2111;"	d
CAN0_IMASK2	.\bsp\cpu\headers\MK60DZ10.h	2110;"	d
CAN0_MCR	.\bsp\cpu\headers\MK60DZ10.h	2102;"	d
CAN0_RX14MASK	.\bsp\cpu\headers\MK60DZ10.h	2106;"	d
CAN0_RX15MASK	.\bsp\cpu\headers\MK60DZ10.h	2107;"	d
CAN0_RXFGMASK	.\bsp\cpu\headers\MK60DZ10.h	2117;"	d
CAN0_RXFIR	.\bsp\cpu\headers\MK60DZ10.h	2118;"	d
CAN0_RXIMR	.\bsp\cpu\headers\MK60DZ10.h	2307;"	d
CAN0_RXIMR0	.\bsp\cpu\headers\MK60DZ10.h	2119;"	d
CAN0_RXIMR1	.\bsp\cpu\headers\MK60DZ10.h	2120;"	d
CAN0_RXIMR10	.\bsp\cpu\headers\MK60DZ10.h	2129;"	d
CAN0_RXIMR11	.\bsp\cpu\headers\MK60DZ10.h	2130;"	d
CAN0_RXIMR12	.\bsp\cpu\headers\MK60DZ10.h	2131;"	d
CAN0_RXIMR13	.\bsp\cpu\headers\MK60DZ10.h	2132;"	d
CAN0_RXIMR14	.\bsp\cpu\headers\MK60DZ10.h	2133;"	d
CAN0_RXIMR15	.\bsp\cpu\headers\MK60DZ10.h	2134;"	d
CAN0_RXIMR2	.\bsp\cpu\headers\MK60DZ10.h	2121;"	d
CAN0_RXIMR3	.\bsp\cpu\headers\MK60DZ10.h	2122;"	d
CAN0_RXIMR4	.\bsp\cpu\headers\MK60DZ10.h	2123;"	d
CAN0_RXIMR5	.\bsp\cpu\headers\MK60DZ10.h	2124;"	d
CAN0_RXIMR6	.\bsp\cpu\headers\MK60DZ10.h	2125;"	d
CAN0_RXIMR7	.\bsp\cpu\headers\MK60DZ10.h	2126;"	d
CAN0_RXIMR8	.\bsp\cpu\headers\MK60DZ10.h	2127;"	d
CAN0_RXIMR9	.\bsp\cpu\headers\MK60DZ10.h	2128;"	d
CAN0_RXMGMASK	.\bsp\cpu\headers\MK60DZ10.h	2105;"	d
CAN0_TIMER	.\bsp\cpu\headers\MK60DZ10.h	2104;"	d
CAN0_WORD0	.\bsp\cpu\headers\MK60DZ10.h	2303;"	d
CAN0_WORD00	.\bsp\cpu\headers\MK60DZ10.h	2167;"	d
CAN0_WORD01	.\bsp\cpu\headers\MK60DZ10.h	2168;"	d
CAN0_WORD010	.\bsp\cpu\headers\MK60DZ10.h	2177;"	d
CAN0_WORD011	.\bsp\cpu\headers\MK60DZ10.h	2178;"	d
CAN0_WORD012	.\bsp\cpu\headers\MK60DZ10.h	2179;"	d
CAN0_WORD013	.\bsp\cpu\headers\MK60DZ10.h	2180;"	d
CAN0_WORD014	.\bsp\cpu\headers\MK60DZ10.h	2181;"	d
CAN0_WORD015	.\bsp\cpu\headers\MK60DZ10.h	2182;"	d
CAN0_WORD02	.\bsp\cpu\headers\MK60DZ10.h	2169;"	d
CAN0_WORD03	.\bsp\cpu\headers\MK60DZ10.h	2170;"	d
CAN0_WORD04	.\bsp\cpu\headers\MK60DZ10.h	2171;"	d
CAN0_WORD05	.\bsp\cpu\headers\MK60DZ10.h	2172;"	d
CAN0_WORD06	.\bsp\cpu\headers\MK60DZ10.h	2173;"	d
CAN0_WORD07	.\bsp\cpu\headers\MK60DZ10.h	2174;"	d
CAN0_WORD08	.\bsp\cpu\headers\MK60DZ10.h	2175;"	d
CAN0_WORD09	.\bsp\cpu\headers\MK60DZ10.h	2176;"	d
CAN0_WORD1	.\bsp\cpu\headers\MK60DZ10.h	2305;"	d
CAN0_WORD10	.\bsp\cpu\headers\MK60DZ10.h	2183;"	d
CAN0_WORD11	.\bsp\cpu\headers\MK60DZ10.h	2184;"	d
CAN0_WORD110	.\bsp\cpu\headers\MK60DZ10.h	2193;"	d
CAN0_WORD111	.\bsp\cpu\headers\MK60DZ10.h	2194;"	d
CAN0_WORD112	.\bsp\cpu\headers\MK60DZ10.h	2195;"	d
CAN0_WORD113	.\bsp\cpu\headers\MK60DZ10.h	2196;"	d
CAN0_WORD114	.\bsp\cpu\headers\MK60DZ10.h	2197;"	d
CAN0_WORD115	.\bsp\cpu\headers\MK60DZ10.h	2198;"	d
CAN0_WORD12	.\bsp\cpu\headers\MK60DZ10.h	2185;"	d
CAN0_WORD13	.\bsp\cpu\headers\MK60DZ10.h	2186;"	d
CAN0_WORD14	.\bsp\cpu\headers\MK60DZ10.h	2187;"	d
CAN0_WORD15	.\bsp\cpu\headers\MK60DZ10.h	2188;"	d
CAN0_WORD16	.\bsp\cpu\headers\MK60DZ10.h	2189;"	d
CAN0_WORD17	.\bsp\cpu\headers\MK60DZ10.h	2190;"	d
CAN0_WORD18	.\bsp\cpu\headers\MK60DZ10.h	2191;"	d
CAN0_WORD19	.\bsp\cpu\headers\MK60DZ10.h	2192;"	d
CAN1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2088;"	d
CAN1_CRCR	.\bsp\cpu\headers\MK60DZ10.h	2214;"	d
CAN1_CS	.\bsp\cpu\headers\MK60DZ10.h	2300;"	d
CAN1_CS0	.\bsp\cpu\headers\MK60DZ10.h	2233;"	d
CAN1_CS1	.\bsp\cpu\headers\MK60DZ10.h	2234;"	d
CAN1_CS10	.\bsp\cpu\headers\MK60DZ10.h	2243;"	d
CAN1_CS11	.\bsp\cpu\headers\MK60DZ10.h	2244;"	d
CAN1_CS12	.\bsp\cpu\headers\MK60DZ10.h	2245;"	d
CAN1_CS13	.\bsp\cpu\headers\MK60DZ10.h	2246;"	d
CAN1_CS14	.\bsp\cpu\headers\MK60DZ10.h	2247;"	d
CAN1_CS15	.\bsp\cpu\headers\MK60DZ10.h	2248;"	d
CAN1_CS2	.\bsp\cpu\headers\MK60DZ10.h	2235;"	d
CAN1_CS3	.\bsp\cpu\headers\MK60DZ10.h	2236;"	d
CAN1_CS4	.\bsp\cpu\headers\MK60DZ10.h	2237;"	d
CAN1_CS5	.\bsp\cpu\headers\MK60DZ10.h	2238;"	d
CAN1_CS6	.\bsp\cpu\headers\MK60DZ10.h	2239;"	d
CAN1_CS7	.\bsp\cpu\headers\MK60DZ10.h	2240;"	d
CAN1_CS8	.\bsp\cpu\headers\MK60DZ10.h	2241;"	d
CAN1_CS9	.\bsp\cpu\headers\MK60DZ10.h	2242;"	d
CAN1_CTRL1	.\bsp\cpu\headers\MK60DZ10.h	2201;"	d
CAN1_CTRL2	.\bsp\cpu\headers\MK60DZ10.h	2212;"	d
CAN1_ECR	.\bsp\cpu\headers\MK60DZ10.h	2206;"	d
CAN1_ESR1	.\bsp\cpu\headers\MK60DZ10.h	2207;"	d
CAN1_ESR2	.\bsp\cpu\headers\MK60DZ10.h	2213;"	d
CAN1_ID	.\bsp\cpu\headers\MK60DZ10.h	2302;"	d
CAN1_ID0	.\bsp\cpu\headers\MK60DZ10.h	2249;"	d
CAN1_ID1	.\bsp\cpu\headers\MK60DZ10.h	2250;"	d
CAN1_ID10	.\bsp\cpu\headers\MK60DZ10.h	2259;"	d
CAN1_ID11	.\bsp\cpu\headers\MK60DZ10.h	2260;"	d
CAN1_ID12	.\bsp\cpu\headers\MK60DZ10.h	2261;"	d
CAN1_ID13	.\bsp\cpu\headers\MK60DZ10.h	2262;"	d
CAN1_ID14	.\bsp\cpu\headers\MK60DZ10.h	2263;"	d
CAN1_ID15	.\bsp\cpu\headers\MK60DZ10.h	2264;"	d
CAN1_ID2	.\bsp\cpu\headers\MK60DZ10.h	2251;"	d
CAN1_ID3	.\bsp\cpu\headers\MK60DZ10.h	2252;"	d
CAN1_ID4	.\bsp\cpu\headers\MK60DZ10.h	2253;"	d
CAN1_ID5	.\bsp\cpu\headers\MK60DZ10.h	2254;"	d
CAN1_ID6	.\bsp\cpu\headers\MK60DZ10.h	2255;"	d
CAN1_ID7	.\bsp\cpu\headers\MK60DZ10.h	2256;"	d
CAN1_ID8	.\bsp\cpu\headers\MK60DZ10.h	2257;"	d
CAN1_ID9	.\bsp\cpu\headers\MK60DZ10.h	2258;"	d
CAN1_IFLAG1	.\bsp\cpu\headers\MK60DZ10.h	2211;"	d
CAN1_IFLAG2	.\bsp\cpu\headers\MK60DZ10.h	2210;"	d
CAN1_IMASK1	.\bsp\cpu\headers\MK60DZ10.h	2209;"	d
CAN1_IMASK2	.\bsp\cpu\headers\MK60DZ10.h	2208;"	d
CAN1_MCR	.\bsp\cpu\headers\MK60DZ10.h	2200;"	d
CAN1_RX14MASK	.\bsp\cpu\headers\MK60DZ10.h	2204;"	d
CAN1_RX15MASK	.\bsp\cpu\headers\MK60DZ10.h	2205;"	d
CAN1_RXFGMASK	.\bsp\cpu\headers\MK60DZ10.h	2215;"	d
CAN1_RXFIR	.\bsp\cpu\headers\MK60DZ10.h	2216;"	d
CAN1_RXIMR	.\bsp\cpu\headers\MK60DZ10.h	2308;"	d
CAN1_RXIMR0	.\bsp\cpu\headers\MK60DZ10.h	2217;"	d
CAN1_RXIMR1	.\bsp\cpu\headers\MK60DZ10.h	2218;"	d
CAN1_RXIMR10	.\bsp\cpu\headers\MK60DZ10.h	2227;"	d
CAN1_RXIMR11	.\bsp\cpu\headers\MK60DZ10.h	2228;"	d
CAN1_RXIMR12	.\bsp\cpu\headers\MK60DZ10.h	2229;"	d
CAN1_RXIMR13	.\bsp\cpu\headers\MK60DZ10.h	2230;"	d
CAN1_RXIMR14	.\bsp\cpu\headers\MK60DZ10.h	2231;"	d
CAN1_RXIMR15	.\bsp\cpu\headers\MK60DZ10.h	2232;"	d
CAN1_RXIMR2	.\bsp\cpu\headers\MK60DZ10.h	2219;"	d
CAN1_RXIMR3	.\bsp\cpu\headers\MK60DZ10.h	2220;"	d
CAN1_RXIMR4	.\bsp\cpu\headers\MK60DZ10.h	2221;"	d
CAN1_RXIMR5	.\bsp\cpu\headers\MK60DZ10.h	2222;"	d
CAN1_RXIMR6	.\bsp\cpu\headers\MK60DZ10.h	2223;"	d
CAN1_RXIMR7	.\bsp\cpu\headers\MK60DZ10.h	2224;"	d
CAN1_RXIMR8	.\bsp\cpu\headers\MK60DZ10.h	2225;"	d
CAN1_RXIMR9	.\bsp\cpu\headers\MK60DZ10.h	2226;"	d
CAN1_RXMGMASK	.\bsp\cpu\headers\MK60DZ10.h	2203;"	d
CAN1_TIMER	.\bsp\cpu\headers\MK60DZ10.h	2202;"	d
CAN1_WORD0	.\bsp\cpu\headers\MK60DZ10.h	2304;"	d
CAN1_WORD00	.\bsp\cpu\headers\MK60DZ10.h	2265;"	d
CAN1_WORD01	.\bsp\cpu\headers\MK60DZ10.h	2266;"	d
CAN1_WORD010	.\bsp\cpu\headers\MK60DZ10.h	2275;"	d
CAN1_WORD011	.\bsp\cpu\headers\MK60DZ10.h	2276;"	d
CAN1_WORD012	.\bsp\cpu\headers\MK60DZ10.h	2277;"	d
CAN1_WORD013	.\bsp\cpu\headers\MK60DZ10.h	2278;"	d
CAN1_WORD014	.\bsp\cpu\headers\MK60DZ10.h	2279;"	d
CAN1_WORD015	.\bsp\cpu\headers\MK60DZ10.h	2280;"	d
CAN1_WORD02	.\bsp\cpu\headers\MK60DZ10.h	2267;"	d
CAN1_WORD03	.\bsp\cpu\headers\MK60DZ10.h	2268;"	d
CAN1_WORD04	.\bsp\cpu\headers\MK60DZ10.h	2269;"	d
CAN1_WORD05	.\bsp\cpu\headers\MK60DZ10.h	2270;"	d
CAN1_WORD06	.\bsp\cpu\headers\MK60DZ10.h	2271;"	d
CAN1_WORD07	.\bsp\cpu\headers\MK60DZ10.h	2272;"	d
CAN1_WORD08	.\bsp\cpu\headers\MK60DZ10.h	2273;"	d
CAN1_WORD09	.\bsp\cpu\headers\MK60DZ10.h	2274;"	d
CAN1_WORD1	.\bsp\cpu\headers\MK60DZ10.h	2306;"	d
CAN1_WORD10	.\bsp\cpu\headers\MK60DZ10.h	2281;"	d
CAN1_WORD11	.\bsp\cpu\headers\MK60DZ10.h	2282;"	d
CAN1_WORD110	.\bsp\cpu\headers\MK60DZ10.h	2291;"	d
CAN1_WORD111	.\bsp\cpu\headers\MK60DZ10.h	2292;"	d
CAN1_WORD112	.\bsp\cpu\headers\MK60DZ10.h	2293;"	d
CAN1_WORD113	.\bsp\cpu\headers\MK60DZ10.h	2294;"	d
CAN1_WORD114	.\bsp\cpu\headers\MK60DZ10.h	2295;"	d
CAN1_WORD115	.\bsp\cpu\headers\MK60DZ10.h	2296;"	d
CAN1_WORD12	.\bsp\cpu\headers\MK60DZ10.h	2283;"	d
CAN1_WORD13	.\bsp\cpu\headers\MK60DZ10.h	2284;"	d
CAN1_WORD14	.\bsp\cpu\headers\MK60DZ10.h	2285;"	d
CAN1_WORD15	.\bsp\cpu\headers\MK60DZ10.h	2286;"	d
CAN1_WORD16	.\bsp\cpu\headers\MK60DZ10.h	2287;"	d
CAN1_WORD17	.\bsp\cpu\headers\MK60DZ10.h	2288;"	d
CAN1_WORD18	.\bsp\cpu\headers\MK60DZ10.h	2289;"	d
CAN1_WORD19	.\bsp\cpu\headers\MK60DZ10.h	2290;"	d
CAN_CRCR_MBCRC	.\bsp\cpu\headers\MK60DZ10.h	2013;"	d
CAN_CRCR_MBCRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2011;"	d
CAN_CRCR_MBCRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2012;"	d
CAN_CRCR_REG	.\bsp\cpu\headers\MK60DZ10.h	1796;"	d
CAN_CRCR_TXCRC	.\bsp\cpu\headers\MK60DZ10.h	2010;"	d
CAN_CRCR_TXCRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2008;"	d
CAN_CRCR_TXCRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2009;"	d
CAN_CS_CODE	.\bsp\cpu\headers\MK60DZ10.h	2037;"	d
CAN_CS_CODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2035;"	d
CAN_CS_CODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2036;"	d
CAN_CS_DLC	.\bsp\cpu\headers\MK60DZ10.h	2028;"	d
CAN_CS_DLC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2026;"	d
CAN_CS_DLC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2027;"	d
CAN_CS_IDE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2031;"	d
CAN_CS_IDE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2032;"	d
CAN_CS_REG	.\bsp\cpu\headers\MK60DZ10.h	1799;"	d
CAN_CS_RTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	2029;"	d
CAN_CS_RTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2030;"	d
CAN_CS_SRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	2033;"	d
CAN_CS_SRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2034;"	d
CAN_CS_TIME_STAMP	.\bsp\cpu\headers\MK60DZ10.h	2025;"	d
CAN_CS_TIME_STAMP_MASK	.\bsp\cpu\headers\MK60DZ10.h	2023;"	d
CAN_CS_TIME_STAMP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2024;"	d
CAN_CTRL1_BOFFMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1884;"	d
CAN_CTRL1_BOFFMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1885;"	d
CAN_CTRL1_BOFFREC_MASK	.\bsp\cpu\headers\MK60DZ10.h	1870;"	d
CAN_CTRL1_BOFFREC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1871;"	d
CAN_CTRL1_CLKSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	1880;"	d
CAN_CTRL1_CLKSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1881;"	d
CAN_CTRL1_ERRMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1882;"	d
CAN_CTRL1_ERRMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1883;"	d
CAN_CTRL1_LBUF_MASK	.\bsp\cpu\headers\MK60DZ10.h	1866;"	d
CAN_CTRL1_LBUF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1867;"	d
CAN_CTRL1_LOM_MASK	.\bsp\cpu\headers\MK60DZ10.h	1864;"	d
CAN_CTRL1_LOM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1865;"	d
CAN_CTRL1_LPB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1878;"	d
CAN_CTRL1_LPB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1879;"	d
CAN_CTRL1_PRESDIV	.\bsp\cpu\headers\MK60DZ10.h	1897;"	d
CAN_CTRL1_PRESDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	1895;"	d
CAN_CTRL1_PRESDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1896;"	d
CAN_CTRL1_PROPSEG	.\bsp\cpu\headers\MK60DZ10.h	1863;"	d
CAN_CTRL1_PROPSEG_MASK	.\bsp\cpu\headers\MK60DZ10.h	1861;"	d
CAN_CTRL1_PROPSEG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1862;"	d
CAN_CTRL1_PSEG1	.\bsp\cpu\headers\MK60DZ10.h	1891;"	d
CAN_CTRL1_PSEG1_MASK	.\bsp\cpu\headers\MK60DZ10.h	1889;"	d
CAN_CTRL1_PSEG1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1890;"	d
CAN_CTRL1_PSEG2	.\bsp\cpu\headers\MK60DZ10.h	1888;"	d
CAN_CTRL1_PSEG2_MASK	.\bsp\cpu\headers\MK60DZ10.h	1886;"	d
CAN_CTRL1_PSEG2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1887;"	d
CAN_CTRL1_REG	.\bsp\cpu\headers\MK60DZ10.h	1783;"	d
CAN_CTRL1_RJW	.\bsp\cpu\headers\MK60DZ10.h	1894;"	d
CAN_CTRL1_RJW_MASK	.\bsp\cpu\headers\MK60DZ10.h	1892;"	d
CAN_CTRL1_RJW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1893;"	d
CAN_CTRL1_RWRNMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1874;"	d
CAN_CTRL1_RWRNMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1875;"	d
CAN_CTRL1_SMP_MASK	.\bsp\cpu\headers\MK60DZ10.h	1872;"	d
CAN_CTRL1_SMP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1873;"	d
CAN_CTRL1_TSYN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1868;"	d
CAN_CTRL1_TSYN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1869;"	d
CAN_CTRL1_TWRNMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1876;"	d
CAN_CTRL1_TWRNMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1877;"	d
CAN_CTRL2_EACEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1985;"	d
CAN_CTRL2_EACEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1986;"	d
CAN_CTRL2_MRP_MASK	.\bsp\cpu\headers\MK60DZ10.h	1989;"	d
CAN_CTRL2_MRP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1990;"	d
CAN_CTRL2_REG	.\bsp\cpu\headers\MK60DZ10.h	1794;"	d
CAN_CTRL2_RFFN	.\bsp\cpu\headers\MK60DZ10.h	1996;"	d
CAN_CTRL2_RFFN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1994;"	d
CAN_CTRL2_RFFN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1995;"	d
CAN_CTRL2_RRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	1987;"	d
CAN_CTRL2_RRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1988;"	d
CAN_CTRL2_TASD	.\bsp\cpu\headers\MK60DZ10.h	1993;"	d
CAN_CTRL2_TASD_MASK	.\bsp\cpu\headers\MK60DZ10.h	1991;"	d
CAN_CTRL2_TASD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1992;"	d
CAN_CTRL2_WRMFRZ_MASK	.\bsp\cpu\headers\MK60DZ10.h	1997;"	d
CAN_CTRL2_WRMFRZ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1998;"	d
CAN_ECR_REG	.\bsp\cpu\headers\MK60DZ10.h	1788;"	d
CAN_ECR_RXERRCNT	.\bsp\cpu\headers\MK60DZ10.h	1920;"	d
CAN_ECR_RXERRCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1918;"	d
CAN_ECR_RXERRCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1919;"	d
CAN_ECR_TXERRCNT	.\bsp\cpu\headers\MK60DZ10.h	1917;"	d
CAN_ECR_TXERRCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1915;"	d
CAN_ECR_TXERRCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1916;"	d
CAN_ESR1_ACKERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	1947;"	d
CAN_ESR1_ACKERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1948;"	d
CAN_ESR1_BIT0ERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	1949;"	d
CAN_ESR1_BIT0ERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1950;"	d
CAN_ESR1_BIT1ERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	1951;"	d
CAN_ESR1_BIT1ERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1952;"	d
CAN_ESR1_BOFFINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1926;"	d
CAN_ESR1_BOFFINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1927;"	d
CAN_ESR1_CRCERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	1945;"	d
CAN_ESR1_CRCERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1946;"	d
CAN_ESR1_ERRINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1924;"	d
CAN_ESR1_ERRINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1925;"	d
CAN_ESR1_FLTCONF	.\bsp\cpu\headers\MK60DZ10.h	1932;"	d
CAN_ESR1_FLTCONF_MASK	.\bsp\cpu\headers\MK60DZ10.h	1930;"	d
CAN_ESR1_FLTCONF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1931;"	d
CAN_ESR1_FRMERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	1943;"	d
CAN_ESR1_FRMERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1944;"	d
CAN_ESR1_IDLE_MASK	.\bsp\cpu\headers\MK60DZ10.h	1935;"	d
CAN_ESR1_IDLE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1936;"	d
CAN_ESR1_REG	.\bsp\cpu\headers\MK60DZ10.h	1789;"	d
CAN_ESR1_RWRNINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1953;"	d
CAN_ESR1_RWRNINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1954;"	d
CAN_ESR1_RXWRN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1937;"	d
CAN_ESR1_RXWRN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1938;"	d
CAN_ESR1_RX_MASK	.\bsp\cpu\headers\MK60DZ10.h	1928;"	d
CAN_ESR1_RX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1929;"	d
CAN_ESR1_STFERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	1941;"	d
CAN_ESR1_STFERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1942;"	d
CAN_ESR1_SYNCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	1957;"	d
CAN_ESR1_SYNCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1958;"	d
CAN_ESR1_TWRNINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1955;"	d
CAN_ESR1_TWRNINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1956;"	d
CAN_ESR1_TXWRN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1939;"	d
CAN_ESR1_TXWRN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1940;"	d
CAN_ESR1_TX_MASK	.\bsp\cpu\headers\MK60DZ10.h	1933;"	d
CAN_ESR1_TX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1934;"	d
CAN_ESR1_WAKINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1922;"	d
CAN_ESR1_WAKINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1923;"	d
CAN_ESR2_IMB_MASK	.\bsp\cpu\headers\MK60DZ10.h	2000;"	d
CAN_ESR2_IMB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2001;"	d
CAN_ESR2_LPTM	.\bsp\cpu\headers\MK60DZ10.h	2006;"	d
CAN_ESR2_LPTM_MASK	.\bsp\cpu\headers\MK60DZ10.h	2004;"	d
CAN_ESR2_LPTM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2005;"	d
CAN_ESR2_REG	.\bsp\cpu\headers\MK60DZ10.h	1795;"	d
CAN_ESR2_VPS_MASK	.\bsp\cpu\headers\MK60DZ10.h	2002;"	d
CAN_ESR2_VPS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2003;"	d
CAN_ID_EXT	.\bsp\cpu\headers\MK60DZ10.h	2041;"	d
CAN_ID_EXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	2039;"	d
CAN_ID_EXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2040;"	d
CAN_ID_PRIO	.\bsp\cpu\headers\MK60DZ10.h	2047;"	d
CAN_ID_PRIO_MASK	.\bsp\cpu\headers\MK60DZ10.h	2045;"	d
CAN_ID_PRIO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2046;"	d
CAN_ID_REG	.\bsp\cpu\headers\MK60DZ10.h	1800;"	d
CAN_ID_STD	.\bsp\cpu\headers\MK60DZ10.h	2044;"	d
CAN_ID_STD_MASK	.\bsp\cpu\headers\MK60DZ10.h	2042;"	d
CAN_ID_STD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2043;"	d
CAN_IFLAG1_BUF31TO8I	.\bsp\cpu\headers\MK60DZ10.h	1983;"	d
CAN_IFLAG1_BUF31TO8I_MASK	.\bsp\cpu\headers\MK60DZ10.h	1981;"	d
CAN_IFLAG1_BUF31TO8I_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1982;"	d
CAN_IFLAG1_BUF4TO0I	.\bsp\cpu\headers\MK60DZ10.h	1974;"	d
CAN_IFLAG1_BUF4TO0I_MASK	.\bsp\cpu\headers\MK60DZ10.h	1972;"	d
CAN_IFLAG1_BUF4TO0I_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1973;"	d
CAN_IFLAG1_BUF5I_MASK	.\bsp\cpu\headers\MK60DZ10.h	1975;"	d
CAN_IFLAG1_BUF5I_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1976;"	d
CAN_IFLAG1_BUF6I_MASK	.\bsp\cpu\headers\MK60DZ10.h	1977;"	d
CAN_IFLAG1_BUF6I_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1978;"	d
CAN_IFLAG1_BUF7I_MASK	.\bsp\cpu\headers\MK60DZ10.h	1979;"	d
CAN_IFLAG1_BUF7I_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1980;"	d
CAN_IFLAG1_REG	.\bsp\cpu\headers\MK60DZ10.h	1793;"	d
CAN_IFLAG2_BUFHI	.\bsp\cpu\headers\MK60DZ10.h	1970;"	d
CAN_IFLAG2_BUFHI_MASK	.\bsp\cpu\headers\MK60DZ10.h	1968;"	d
CAN_IFLAG2_BUFHI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1969;"	d
CAN_IFLAG2_REG	.\bsp\cpu\headers\MK60DZ10.h	1792;"	d
CAN_IMASK1_BUFLM	.\bsp\cpu\headers\MK60DZ10.h	1966;"	d
CAN_IMASK1_BUFLM_MASK	.\bsp\cpu\headers\MK60DZ10.h	1964;"	d
CAN_IMASK1_BUFLM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1965;"	d
CAN_IMASK1_REG	.\bsp\cpu\headers\MK60DZ10.h	1791;"	d
CAN_IMASK2_BUFHM	.\bsp\cpu\headers\MK60DZ10.h	1962;"	d
CAN_IMASK2_BUFHM_MASK	.\bsp\cpu\headers\MK60DZ10.h	1960;"	d
CAN_IMASK2_BUFHM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1961;"	d
CAN_IMASK2_REG	.\bsp\cpu\headers\MK60DZ10.h	1790;"	d
CAN_MCR_AEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1826;"	d
CAN_MCR_AEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1827;"	d
CAN_MCR_DOZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	1834;"	d
CAN_MCR_DOZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1835;"	d
CAN_MCR_FRZACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1844;"	d
CAN_MCR_FRZACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1845;"	d
CAN_MCR_FRZ_MASK	.\bsp\cpu\headers\MK60DZ10.h	1856;"	d
CAN_MCR_FRZ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1857;"	d
CAN_MCR_HALT_MASK	.\bsp\cpu\headers\MK60DZ10.h	1852;"	d
CAN_MCR_HALT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1853;"	d
CAN_MCR_IDAM	.\bsp\cpu\headers\MK60DZ10.h	1825;"	d
CAN_MCR_IDAM_MASK	.\bsp\cpu\headers\MK60DZ10.h	1823;"	d
CAN_MCR_IDAM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1824;"	d
CAN_MCR_IRMQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	1830;"	d
CAN_MCR_IRMQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1831;"	d
CAN_MCR_LPMACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1836;"	d
CAN_MCR_LPMACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1837;"	d
CAN_MCR_LPRIOEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1828;"	d
CAN_MCR_LPRIOEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1829;"	d
CAN_MCR_MAXMB	.\bsp\cpu\headers\MK60DZ10.h	1822;"	d
CAN_MCR_MAXMB_MASK	.\bsp\cpu\headers\MK60DZ10.h	1820;"	d
CAN_MCR_MAXMB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1821;"	d
CAN_MCR_MDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	1858;"	d
CAN_MCR_MDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1859;"	d
CAN_MCR_NOTRDY_MASK	.\bsp\cpu\headers\MK60DZ10.h	1850;"	d
CAN_MCR_NOTRDY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1851;"	d
CAN_MCR_REG	.\bsp\cpu\headers\MK60DZ10.h	1782;"	d
CAN_MCR_RFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1854;"	d
CAN_MCR_RFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1855;"	d
CAN_MCR_SLFWAK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1840;"	d
CAN_MCR_SLFWAK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1841;"	d
CAN_MCR_SOFTRST_MASK	.\bsp\cpu\headers\MK60DZ10.h	1846;"	d
CAN_MCR_SOFTRST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1847;"	d
CAN_MCR_SRXDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	1832;"	d
CAN_MCR_SRXDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1833;"	d
CAN_MCR_SUPV_MASK	.\bsp\cpu\headers\MK60DZ10.h	1842;"	d
CAN_MCR_SUPV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1843;"	d
CAN_MCR_WAKMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	1848;"	d
CAN_MCR_WAKMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1849;"	d
CAN_MCR_WRNEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	1838;"	d
CAN_MCR_WRNEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1839;"	d
CAN_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct CAN_MemMap {$/;"	s
CAN_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *CAN_MemMapPtr;$/;"	t
CAN_RX14MASK_REG	.\bsp\cpu\headers\MK60DZ10.h	1786;"	d
CAN_RX14MASK_RX14M	.\bsp\cpu\headers\MK60DZ10.h	1909;"	d
CAN_RX14MASK_RX14M_MASK	.\bsp\cpu\headers\MK60DZ10.h	1907;"	d
CAN_RX14MASK_RX14M_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1908;"	d
CAN_RX15MASK_REG	.\bsp\cpu\headers\MK60DZ10.h	1787;"	d
CAN_RX15MASK_RX15M	.\bsp\cpu\headers\MK60DZ10.h	1913;"	d
CAN_RX15MASK_RX15M_MASK	.\bsp\cpu\headers\MK60DZ10.h	1911;"	d
CAN_RX15MASK_RX15M_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1912;"	d
CAN_RXFGMASK_FGM	.\bsp\cpu\headers\MK60DZ10.h	2017;"	d
CAN_RXFGMASK_FGM_MASK	.\bsp\cpu\headers\MK60DZ10.h	2015;"	d
CAN_RXFGMASK_FGM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2016;"	d
CAN_RXFGMASK_REG	.\bsp\cpu\headers\MK60DZ10.h	1797;"	d
CAN_RXFIR_IDHIT	.\bsp\cpu\headers\MK60DZ10.h	2021;"	d
CAN_RXFIR_IDHIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	2019;"	d
CAN_RXFIR_IDHIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2020;"	d
CAN_RXFIR_REG	.\bsp\cpu\headers\MK60DZ10.h	1798;"	d
CAN_RXIMR_MI	.\bsp\cpu\headers\MK60DZ10.h	2077;"	d
CAN_RXIMR_MI_MASK	.\bsp\cpu\headers\MK60DZ10.h	2075;"	d
CAN_RXIMR_MI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2076;"	d
CAN_RXIMR_REG	.\bsp\cpu\headers\MK60DZ10.h	1803;"	d
CAN_RXMGMASK_MG	.\bsp\cpu\headers\MK60DZ10.h	1905;"	d
CAN_RXMGMASK_MG_MASK	.\bsp\cpu\headers\MK60DZ10.h	1903;"	d
CAN_RXMGMASK_MG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1904;"	d
CAN_RXMGMASK_REG	.\bsp\cpu\headers\MK60DZ10.h	1785;"	d
CAN_TIMER_REG	.\bsp\cpu\headers\MK60DZ10.h	1784;"	d
CAN_TIMER_TIMER	.\bsp\cpu\headers\MK60DZ10.h	1901;"	d
CAN_TIMER_TIMER_MASK	.\bsp\cpu\headers\MK60DZ10.h	1899;"	d
CAN_TIMER_TIMER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	1900;"	d
CAN_WORD0_DATA_BYTE_0	.\bsp\cpu\headers\MK60DZ10.h	2060;"	d
CAN_WORD0_DATA_BYTE_0_MASK	.\bsp\cpu\headers\MK60DZ10.h	2058;"	d
CAN_WORD0_DATA_BYTE_0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2059;"	d
CAN_WORD0_DATA_BYTE_1	.\bsp\cpu\headers\MK60DZ10.h	2057;"	d
CAN_WORD0_DATA_BYTE_1_MASK	.\bsp\cpu\headers\MK60DZ10.h	2055;"	d
CAN_WORD0_DATA_BYTE_1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2056;"	d
CAN_WORD0_DATA_BYTE_2	.\bsp\cpu\headers\MK60DZ10.h	2054;"	d
CAN_WORD0_DATA_BYTE_2_MASK	.\bsp\cpu\headers\MK60DZ10.h	2052;"	d
CAN_WORD0_DATA_BYTE_2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2053;"	d
CAN_WORD0_DATA_BYTE_3	.\bsp\cpu\headers\MK60DZ10.h	2051;"	d
CAN_WORD0_DATA_BYTE_3_MASK	.\bsp\cpu\headers\MK60DZ10.h	2049;"	d
CAN_WORD0_DATA_BYTE_3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2050;"	d
CAN_WORD0_REG	.\bsp\cpu\headers\MK60DZ10.h	1801;"	d
CAN_WORD1_DATA_BYTE_4	.\bsp\cpu\headers\MK60DZ10.h	2073;"	d
CAN_WORD1_DATA_BYTE_4_MASK	.\bsp\cpu\headers\MK60DZ10.h	2071;"	d
CAN_WORD1_DATA_BYTE_4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2072;"	d
CAN_WORD1_DATA_BYTE_5	.\bsp\cpu\headers\MK60DZ10.h	2070;"	d
CAN_WORD1_DATA_BYTE_5_MASK	.\bsp\cpu\headers\MK60DZ10.h	2068;"	d
CAN_WORD1_DATA_BYTE_5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2069;"	d
CAN_WORD1_DATA_BYTE_6	.\bsp\cpu\headers\MK60DZ10.h	2067;"	d
CAN_WORD1_DATA_BYTE_6_MASK	.\bsp\cpu\headers\MK60DZ10.h	2065;"	d
CAN_WORD1_DATA_BYTE_6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2066;"	d
CAN_WORD1_DATA_BYTE_7	.\bsp\cpu\headers\MK60DZ10.h	2064;"	d
CAN_WORD1_DATA_BYTE_7_MASK	.\bsp\cpu\headers\MK60DZ10.h	2062;"	d
CAN_WORD1_DATA_BYTE_7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2063;"	d
CAN_WORD1_REG	.\bsp\cpu\headers\MK60DZ10.h	1802;"	d
CAU_ADR_CA	.\bsp\cpu\headers\MK60DZ10.h	2612;"	d
CAU_ADR_CA0	.\bsp\cpu\headers\MK60DZ10.h	2527;"	d
CAU_ADR_CA1	.\bsp\cpu\headers\MK60DZ10.h	2528;"	d
CAU_ADR_CA2	.\bsp\cpu\headers\MK60DZ10.h	2529;"	d
CAU_ADR_CA3	.\bsp\cpu\headers\MK60DZ10.h	2530;"	d
CAU_ADR_CA4	.\bsp\cpu\headers\MK60DZ10.h	2531;"	d
CAU_ADR_CA5	.\bsp\cpu\headers\MK60DZ10.h	2532;"	d
CAU_ADR_CA6	.\bsp\cpu\headers\MK60DZ10.h	2533;"	d
CAU_ADR_CA7	.\bsp\cpu\headers\MK60DZ10.h	2534;"	d
CAU_ADR_CA8	.\bsp\cpu\headers\MK60DZ10.h	2535;"	d
CAU_ADR_CAA	.\bsp\cpu\headers\MK60DZ10.h	2526;"	d
CAU_ADR_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2385;"	d
CAU_ADR_CASR	.\bsp\cpu\headers\MK60DZ10.h	2525;"	d
CAU_ADR_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2436;"	d
CAU_ADR_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2437;"	d
CAU_ADR_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2434;"	d
CAU_ADR_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2435;"	d
CAU_ADR_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2384;"	d
CAU_ADR_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2440;"	d
CAU_ADR_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2438;"	d
CAU_ADR_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2439;"	d
CAU_ADR_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2386;"	d
CAU_AESC_CA	.\bsp\cpu\headers\MK60DZ10.h	2616;"	d
CAU_AESC_CA0	.\bsp\cpu\headers\MK60DZ10.h	2571;"	d
CAU_AESC_CA1	.\bsp\cpu\headers\MK60DZ10.h	2572;"	d
CAU_AESC_CA2	.\bsp\cpu\headers\MK60DZ10.h	2573;"	d
CAU_AESC_CA3	.\bsp\cpu\headers\MK60DZ10.h	2574;"	d
CAU_AESC_CA4	.\bsp\cpu\headers\MK60DZ10.h	2575;"	d
CAU_AESC_CA5	.\bsp\cpu\headers\MK60DZ10.h	2576;"	d
CAU_AESC_CA6	.\bsp\cpu\headers\MK60DZ10.h	2577;"	d
CAU_AESC_CA7	.\bsp\cpu\headers\MK60DZ10.h	2578;"	d
CAU_AESC_CA8	.\bsp\cpu\headers\MK60DZ10.h	2579;"	d
CAU_AESC_CAA	.\bsp\cpu\headers\MK60DZ10.h	2570;"	d
CAU_AESC_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2397;"	d
CAU_AESC_CASR	.\bsp\cpu\headers\MK60DZ10.h	2569;"	d
CAU_AESC_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2468;"	d
CAU_AESC_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2469;"	d
CAU_AESC_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2466;"	d
CAU_AESC_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2467;"	d
CAU_AESC_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2396;"	d
CAU_AESC_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2472;"	d
CAU_AESC_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2470;"	d
CAU_AESC_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2471;"	d
CAU_AESC_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2398;"	d
CAU_AESIC_CA	.\bsp\cpu\headers\MK60DZ10.h	2617;"	d
CAU_AESIC_CA0	.\bsp\cpu\headers\MK60DZ10.h	2582;"	d
CAU_AESIC_CA1	.\bsp\cpu\headers\MK60DZ10.h	2583;"	d
CAU_AESIC_CA2	.\bsp\cpu\headers\MK60DZ10.h	2584;"	d
CAU_AESIC_CA3	.\bsp\cpu\headers\MK60DZ10.h	2585;"	d
CAU_AESIC_CA4	.\bsp\cpu\headers\MK60DZ10.h	2586;"	d
CAU_AESIC_CA5	.\bsp\cpu\headers\MK60DZ10.h	2587;"	d
CAU_AESIC_CA6	.\bsp\cpu\headers\MK60DZ10.h	2588;"	d
CAU_AESIC_CA7	.\bsp\cpu\headers\MK60DZ10.h	2589;"	d
CAU_AESIC_CA8	.\bsp\cpu\headers\MK60DZ10.h	2590;"	d
CAU_AESIC_CAA	.\bsp\cpu\headers\MK60DZ10.h	2581;"	d
CAU_AESIC_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2400;"	d
CAU_AESIC_CASR	.\bsp\cpu\headers\MK60DZ10.h	2580;"	d
CAU_AESIC_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2476;"	d
CAU_AESIC_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2477;"	d
CAU_AESIC_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2474;"	d
CAU_AESIC_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2475;"	d
CAU_AESIC_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2399;"	d
CAU_AESIC_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2480;"	d
CAU_AESIC_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2478;"	d
CAU_AESIC_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2479;"	d
CAU_AESIC_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2401;"	d
CAU_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2489;"	d
CAU_DIRECT	.\bsp\cpu\headers\MK60DZ10.h	2609;"	d
CAU_DIRECT0	.\bsp\cpu\headers\MK60DZ10.h	2591;"	d
CAU_DIRECT1	.\bsp\cpu\headers\MK60DZ10.h	2592;"	d
CAU_DIRECT10	.\bsp\cpu\headers\MK60DZ10.h	2601;"	d
CAU_DIRECT11	.\bsp\cpu\headers\MK60DZ10.h	2602;"	d
CAU_DIRECT12	.\bsp\cpu\headers\MK60DZ10.h	2603;"	d
CAU_DIRECT13	.\bsp\cpu\headers\MK60DZ10.h	2604;"	d
CAU_DIRECT14	.\bsp\cpu\headers\MK60DZ10.h	2605;"	d
CAU_DIRECT15	.\bsp\cpu\headers\MK60DZ10.h	2606;"	d
CAU_DIRECT2	.\bsp\cpu\headers\MK60DZ10.h	2593;"	d
CAU_DIRECT3	.\bsp\cpu\headers\MK60DZ10.h	2594;"	d
CAU_DIRECT4	.\bsp\cpu\headers\MK60DZ10.h	2595;"	d
CAU_DIRECT5	.\bsp\cpu\headers\MK60DZ10.h	2596;"	d
CAU_DIRECT6	.\bsp\cpu\headers\MK60DZ10.h	2597;"	d
CAU_DIRECT7	.\bsp\cpu\headers\MK60DZ10.h	2598;"	d
CAU_DIRECT8	.\bsp\cpu\headers\MK60DZ10.h	2599;"	d
CAU_DIRECT9	.\bsp\cpu\headers\MK60DZ10.h	2600;"	d
CAU_DIRECT_REG	.\bsp\cpu\headers\MK60DZ10.h	2377;"	d
CAU_LDR_CA	.\bsp\cpu\headers\MK60DZ10.h	2610;"	d
CAU_LDR_CA0	.\bsp\cpu\headers\MK60DZ10.h	2505;"	d
CAU_LDR_CA1	.\bsp\cpu\headers\MK60DZ10.h	2506;"	d
CAU_LDR_CA2	.\bsp\cpu\headers\MK60DZ10.h	2507;"	d
CAU_LDR_CA3	.\bsp\cpu\headers\MK60DZ10.h	2508;"	d
CAU_LDR_CA4	.\bsp\cpu\headers\MK60DZ10.h	2509;"	d
CAU_LDR_CA5	.\bsp\cpu\headers\MK60DZ10.h	2510;"	d
CAU_LDR_CA6	.\bsp\cpu\headers\MK60DZ10.h	2511;"	d
CAU_LDR_CA7	.\bsp\cpu\headers\MK60DZ10.h	2512;"	d
CAU_LDR_CA8	.\bsp\cpu\headers\MK60DZ10.h	2513;"	d
CAU_LDR_CAA	.\bsp\cpu\headers\MK60DZ10.h	2504;"	d
CAU_LDR_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2379;"	d
CAU_LDR_CASR	.\bsp\cpu\headers\MK60DZ10.h	2503;"	d
CAU_LDR_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2420;"	d
CAU_LDR_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2421;"	d
CAU_LDR_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2418;"	d
CAU_LDR_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2419;"	d
CAU_LDR_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2378;"	d
CAU_LDR_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2424;"	d
CAU_LDR_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2422;"	d
CAU_LDR_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2423;"	d
CAU_LDR_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2380;"	d
CAU_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct CAU_MemMap {$/;"	s
CAU_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *CAU_MemMapPtr;$/;"	t
CAU_RADR_CA	.\bsp\cpu\headers\MK60DZ10.h	2613;"	d
CAU_RADR_CA0	.\bsp\cpu\headers\MK60DZ10.h	2538;"	d
CAU_RADR_CA1	.\bsp\cpu\headers\MK60DZ10.h	2539;"	d
CAU_RADR_CA2	.\bsp\cpu\headers\MK60DZ10.h	2540;"	d
CAU_RADR_CA3	.\bsp\cpu\headers\MK60DZ10.h	2541;"	d
CAU_RADR_CA4	.\bsp\cpu\headers\MK60DZ10.h	2542;"	d
CAU_RADR_CA5	.\bsp\cpu\headers\MK60DZ10.h	2543;"	d
CAU_RADR_CA6	.\bsp\cpu\headers\MK60DZ10.h	2544;"	d
CAU_RADR_CA7	.\bsp\cpu\headers\MK60DZ10.h	2545;"	d
CAU_RADR_CA8	.\bsp\cpu\headers\MK60DZ10.h	2546;"	d
CAU_RADR_CAA	.\bsp\cpu\headers\MK60DZ10.h	2537;"	d
CAU_RADR_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2388;"	d
CAU_RADR_CASR	.\bsp\cpu\headers\MK60DZ10.h	2536;"	d
CAU_RADR_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2444;"	d
CAU_RADR_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2445;"	d
CAU_RADR_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2442;"	d
CAU_RADR_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2443;"	d
CAU_RADR_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2387;"	d
CAU_RADR_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2448;"	d
CAU_RADR_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2446;"	d
CAU_RADR_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2447;"	d
CAU_RADR_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2389;"	d
CAU_ROTL_CA	.\bsp\cpu\headers\MK60DZ10.h	2615;"	d
CAU_ROTL_CA0	.\bsp\cpu\headers\MK60DZ10.h	2560;"	d
CAU_ROTL_CA1	.\bsp\cpu\headers\MK60DZ10.h	2561;"	d
CAU_ROTL_CA2	.\bsp\cpu\headers\MK60DZ10.h	2562;"	d
CAU_ROTL_CA3	.\bsp\cpu\headers\MK60DZ10.h	2563;"	d
CAU_ROTL_CA4	.\bsp\cpu\headers\MK60DZ10.h	2564;"	d
CAU_ROTL_CA5	.\bsp\cpu\headers\MK60DZ10.h	2565;"	d
CAU_ROTL_CA6	.\bsp\cpu\headers\MK60DZ10.h	2566;"	d
CAU_ROTL_CA7	.\bsp\cpu\headers\MK60DZ10.h	2567;"	d
CAU_ROTL_CA8	.\bsp\cpu\headers\MK60DZ10.h	2568;"	d
CAU_ROTL_CAA	.\bsp\cpu\headers\MK60DZ10.h	2559;"	d
CAU_ROTL_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2394;"	d
CAU_ROTL_CASR	.\bsp\cpu\headers\MK60DZ10.h	2558;"	d
CAU_ROTL_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2460;"	d
CAU_ROTL_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2461;"	d
CAU_ROTL_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2458;"	d
CAU_ROTL_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2459;"	d
CAU_ROTL_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2393;"	d
CAU_ROTL_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2464;"	d
CAU_ROTL_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2462;"	d
CAU_ROTL_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2463;"	d
CAU_ROTL_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2395;"	d
CAU_STR_CA	.\bsp\cpu\headers\MK60DZ10.h	2611;"	d
CAU_STR_CA0	.\bsp\cpu\headers\MK60DZ10.h	2516;"	d
CAU_STR_CA1	.\bsp\cpu\headers\MK60DZ10.h	2517;"	d
CAU_STR_CA2	.\bsp\cpu\headers\MK60DZ10.h	2518;"	d
CAU_STR_CA3	.\bsp\cpu\headers\MK60DZ10.h	2519;"	d
CAU_STR_CA4	.\bsp\cpu\headers\MK60DZ10.h	2520;"	d
CAU_STR_CA5	.\bsp\cpu\headers\MK60DZ10.h	2521;"	d
CAU_STR_CA6	.\bsp\cpu\headers\MK60DZ10.h	2522;"	d
CAU_STR_CA7	.\bsp\cpu\headers\MK60DZ10.h	2523;"	d
CAU_STR_CA8	.\bsp\cpu\headers\MK60DZ10.h	2524;"	d
CAU_STR_CAA	.\bsp\cpu\headers\MK60DZ10.h	2515;"	d
CAU_STR_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2382;"	d
CAU_STR_CASR	.\bsp\cpu\headers\MK60DZ10.h	2514;"	d
CAU_STR_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2428;"	d
CAU_STR_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2429;"	d
CAU_STR_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2426;"	d
CAU_STR_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2427;"	d
CAU_STR_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2381;"	d
CAU_STR_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2432;"	d
CAU_STR_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2430;"	d
CAU_STR_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2431;"	d
CAU_STR_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2383;"	d
CAU_XOR_CA	.\bsp\cpu\headers\MK60DZ10.h	2614;"	d
CAU_XOR_CA0	.\bsp\cpu\headers\MK60DZ10.h	2549;"	d
CAU_XOR_CA1	.\bsp\cpu\headers\MK60DZ10.h	2550;"	d
CAU_XOR_CA2	.\bsp\cpu\headers\MK60DZ10.h	2551;"	d
CAU_XOR_CA3	.\bsp\cpu\headers\MK60DZ10.h	2552;"	d
CAU_XOR_CA4	.\bsp\cpu\headers\MK60DZ10.h	2553;"	d
CAU_XOR_CA5	.\bsp\cpu\headers\MK60DZ10.h	2554;"	d
CAU_XOR_CA6	.\bsp\cpu\headers\MK60DZ10.h	2555;"	d
CAU_XOR_CA7	.\bsp\cpu\headers\MK60DZ10.h	2556;"	d
CAU_XOR_CA8	.\bsp\cpu\headers\MK60DZ10.h	2557;"	d
CAU_XOR_CAA	.\bsp\cpu\headers\MK60DZ10.h	2548;"	d
CAU_XOR_CAA_REG	.\bsp\cpu\headers\MK60DZ10.h	2391;"	d
CAU_XOR_CASR	.\bsp\cpu\headers\MK60DZ10.h	2547;"	d
CAU_XOR_CASR_DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2452;"	d
CAU_XOR_CASR_DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2453;"	d
CAU_XOR_CASR_IC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2450;"	d
CAU_XOR_CASR_IC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2451;"	d
CAU_XOR_CASR_REG	.\bsp\cpu\headers\MK60DZ10.h	2390;"	d
CAU_XOR_CASR_VER	.\bsp\cpu\headers\MK60DZ10.h	2456;"	d
CAU_XOR_CASR_VER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2454;"	d
CAU_XOR_CASR_VER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2455;"	d
CAU_XOR_CA_REG	.\bsp\cpu\headers\MK60DZ10.h	2392;"	d
CCER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CCER;                                   \/**< Configuration Code Extension Register, offset: 0x1E8 *\/$/;"	m	struct:ETM_MemMap
CCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CCR;                                    \/**< Configuration Code Register, offset: 0x4 *\/$/;"	m	struct:ETM_MemMap
CCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap
CDNE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CDNE;                                    \/**< Clear DONE Status Bit Register, offset: 0x1C *\/$/;"	m	struct:DMA_MemMap
CEEI	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CEEI;                                    \/**< Clear Enable Error Interrupt Register, offset: 0x18 *\/$/;"	m	struct:DMA_MemMap
CERQ	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CERQ;                                    \/**< Clear Enable Request Register, offset: 0x1A *\/$/;"	m	struct:DMA_MemMap
CERR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CERR;                                    \/**< Clear Error Register, offset: 0x1E *\/$/;"	m	struct:DMA_MemMap
CESR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CESR;                                   \/**< Control\/Error Status Register, offset: 0x0 *\/$/;"	m	struct:MPU_MemMap
CFG1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CFG1;                                   \/**< ADC configuration register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap
CFG2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CFG2;                                   \/**< Configuration register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap
CFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CFIFO;                                   \/**< UART FIFO Control Register, offset: 0x11 *\/$/;"	m	struct:UART_MemMap
CFSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CFSR;                                   \/**< Configurable Fault Status Registers, offset: 0xD28 *\/$/;"	m	struct:SCB_MemMap
CGH1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CGH1;                                    \/**< CMT Carrier Generator High Data Register 1, offset: 0x0 *\/$/;"	m	struct:CMT_MemMap
CGH2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CGH2;                                    \/**< CMT Carrier Generator High Data Register 2, offset: 0x2 *\/$/;"	m	struct:CMT_MemMap
CGL1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CGL1;                                    \/**< CMT Carrier Generator Low Data Register 1, offset: 0x1 *\/$/;"	m	struct:CMT_MemMap
CGL2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CGL2;                                    \/**< CMT Carrier Generator Low Data Register 2, offset: 0x3 *\/$/;"	m	struct:CMT_MemMap
CH	.\bsp\cpu\headers\MK60DZ10.h	/^  } CH[2];$/;"	m	struct:PDB_MemMap	typeref:struct:PDB_MemMap::__anon30
CHANNEL	.\bsp\cpu\headers\MK60DZ10.h	/^  } CHANNEL[4];$/;"	m	struct:ENET_MemMap	typeref:struct:ENET_MemMap::__anon24
CHANNEL	.\bsp\cpu\headers\MK60DZ10.h	/^  } CHANNEL[4];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon32
CHCFG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CHCFG[16];                               \/**< Channel Configuration Register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap
CID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:DWT_MemMap
CID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:FPB_MemMap
CID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:ITM_MemMap
CID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:TPIU_MemMap
CID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:DWT_MemMap
CID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:FPB_MemMap
CID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:ITM_MemMap
CID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:TPIU_MemMap
CID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:DWT_MemMap
CID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:FPB_MemMap
CID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:ITM_MemMap
CID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:TPIU_MemMap
CID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:DWT_MemMap
CID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:FPB_MemMap
CID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:ITM_MemMap
CID4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CID4;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:TPIU_MemMap
CIDR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR0;                                  \/**< Component Identification Register 0, offset: 0xFF0 *\/$/;"	m	struct:ETB_MemMap
CIDR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR0;                                  \/**< Component Identification Register 0, offset: 0xFF0 *\/$/;"	m	struct:ETF_MemMap
CIDR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR0;                                  \/**< Component Identification Register 0, offset: 0xFF0 *\/$/;"	m	struct:ETM_MemMap
CIDR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR1;                                  \/**< Component Identification Register 1, offset: 0xFF4 *\/$/;"	m	struct:ETB_MemMap
CIDR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR1;                                  \/**< Component Identification Register 1, offset: 0xFF4 *\/$/;"	m	struct:ETF_MemMap
CIDR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR1;                                  \/**< Component Identification Register 1, offset: 0xFF4 *\/$/;"	m	struct:ETM_MemMap
CIDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR2;                                  \/**< Component Identification Register 2, offset: 0xFF8 *\/$/;"	m	struct:ETB_MemMap
CIDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR2;                                  \/**< Component Identification Register 2, offset: 0xFF8 *\/$/;"	m	struct:ETF_MemMap
CIDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR2;                                  \/**< Component Identification Register 2, offset: 0xFF8 *\/$/;"	m	struct:ETM_MemMap
CIDR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR3;                                  \/**< Component Identification Register 3, offset: 0xFFC *\/$/;"	m	struct:ETB_MemMap
CIDR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR3;                                  \/**< Component Identification Register 3, offset: 0xFFC *\/$/;"	m	struct:ETF_MemMap
CIDR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CIDR3;                                  \/**< Component Identification Register 3, offset: 0xFFC *\/$/;"	m	struct:ETM_MemMap
CINT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CINT;                                    \/**< Clear Interrupt Request Register, offset: 0x1F *\/$/;"	m	struct:DMA_MemMap
CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t CITER_ELINKNO;                          \/**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon21
CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t CITER_ELINKYES;                         \/**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon21
CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:ETB_MemMap
CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:ETF_MemMap
CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:ETM_MemMap
CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:TPIU_MemMap
CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:ETB_MemMap
CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:ETF_MemMap
CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:ETM_MemMap
CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:TPIU_MemMap
CLK50	.\bsp\drivers\mcg\mcg.h	/^  CLK50 = 24 \/\/ special case for external 50 MHz canned osc$/;"	e	enum:crystal_val
CLKDIV1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap
CLKDIV2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLKDIV2;                                \/**< System Clock Divider Register 2, offset: 0x1048 *\/$/;"	m	struct:SIM_MemMap
CLM0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLM0;                                   \/**< ADC minus-side general calibration value register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap
CLM0	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLM0;$/;"	m	struct:adc_cal
CLM1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLM1;                                   \/**< ADC minus-side general calibration value register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap
CLM1	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLM1;$/;"	m	struct:adc_cal
CLM2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLM2;                                   \/**< ADC minus-side general calibration value register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap
CLM2	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLM2;$/;"	m	struct:adc_cal
CLM3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLM3;                                   \/**< ADC minus-side general calibration value register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap
CLM3	.\bsp\drivers\adc16\adc16.h	/^uint16_t  CLM3;$/;"	m	struct:adc_cal
CLM4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLM4;                                   \/**< ADC minus-side general calibration value register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap
CLM4	.\bsp\drivers\adc16\adc16.h	/^uint16_t  CLM4;$/;"	m	struct:adc_cal
CLMD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLMD;                                   \/**< ADC minus-side general calibration value register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap
CLMD	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLMD;$/;"	m	struct:adc_cal
CLMS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLMS;                                   \/**< ADC minus-side general calibration value register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap
CLMS	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLMS;$/;"	m	struct:adc_cal
CLOCK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLOCK;                                  \/**< Clock Register, offset: 0x4 *\/$/;"	m	struct:USBDCD_MemMap
CLP0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLP0;                                   \/**< ADC plus-side general calibration value register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap
CLP0	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLP0;$/;"	m	struct:adc_cal
CLP1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLP1;                                   \/**< ADC plus-side general calibration value register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap
CLP1	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLP1;$/;"	m	struct:adc_cal
CLP2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLP2;                                   \/**< ADC plus-side general calibration value register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap
CLP2	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLP2;$/;"	m	struct:adc_cal
CLP3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLP3;                                   \/**< ADC plus-side general calibration value register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap
CLP3	.\bsp\drivers\adc16\adc16.h	/^uint16_t  CLP3;$/;"	m	struct:adc_cal
CLP4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLP4;                                   \/**< ADC plus-side general calibration value register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap
CLP4	.\bsp\drivers\adc16\adc16.h	/^uint16_t  CLP4;$/;"	m	struct:adc_cal
CLPD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLPD;                                   \/**< ADC plus-side general calibration value register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap
CLPD	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLPD;$/;"	m	struct:adc_cal
CLPS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CLPS;                                   \/**< ADC plus-side general calibration value register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap
CLPS	.\bsp\drivers\adc16\adc16.h	/^uint8_t   CLPS;$/;"	m	struct:adc_cal
CMD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CMD;                                    \/**< RNGB Command Register, offset: 0x4 *\/$/;"	m	struct:RNG_MemMap
CMD1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CMD1;                                    \/**< CMT Modulator Data Register Mark High, offset: 0x6 *\/$/;"	m	struct:CMT_MemMap
CMD2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CMD2;                                    \/**< CMT Modulator Data Register Mark Low, offset: 0x7 *\/$/;"	m	struct:CMT_MemMap
CMD3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CMD3;                                    \/**< CMT Modulator Data Register Space High, offset: 0x8 *\/$/;"	m	struct:CMT_MemMap
CMD4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CMD4;                                    \/**< CMT Modulator Data Register Space Low, offset: 0x9 *\/$/;"	m	struct:CMT_MemMap
CMDARG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CMDARG;                                 \/**< Command Argument Register, offset: 0x8 *\/$/;"	m	struct:SDHC_MemMap
CMDRSP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CMDRSP[4];                              \/**< Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:SDHC_MemMap
CMP0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2748;"	d
CMP0_CR0	.\bsp\cpu\headers\MK60DZ10.h	2766;"	d
CMP0_CR1	.\bsp\cpu\headers\MK60DZ10.h	2767;"	d
CMP0_DACCR	.\bsp\cpu\headers\MK60DZ10.h	2770;"	d
CMP0_FPR	.\bsp\cpu\headers\MK60DZ10.h	2768;"	d
CMP0_MUXCR	.\bsp\cpu\headers\MK60DZ10.h	2771;"	d
CMP0_SCR	.\bsp\cpu\headers\MK60DZ10.h	2769;"	d
CMP1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2750;"	d
CMP1_CR0	.\bsp\cpu\headers\MK60DZ10.h	2773;"	d
CMP1_CR1	.\bsp\cpu\headers\MK60DZ10.h	2774;"	d
CMP1_DACCR	.\bsp\cpu\headers\MK60DZ10.h	2777;"	d
CMP1_FPR	.\bsp\cpu\headers\MK60DZ10.h	2775;"	d
CMP1_MUXCR	.\bsp\cpu\headers\MK60DZ10.h	2778;"	d
CMP1_SCR	.\bsp\cpu\headers\MK60DZ10.h	2776;"	d
CMP2_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2752;"	d
CMP2_CR0	.\bsp\cpu\headers\MK60DZ10.h	2780;"	d
CMP2_CR1	.\bsp\cpu\headers\MK60DZ10.h	2781;"	d
CMP2_DACCR	.\bsp\cpu\headers\MK60DZ10.h	2784;"	d
CMP2_FPR	.\bsp\cpu\headers\MK60DZ10.h	2782;"	d
CMP2_MUXCR	.\bsp\cpu\headers\MK60DZ10.h	2785;"	d
CMP2_SCR	.\bsp\cpu\headers\MK60DZ10.h	2783;"	d
CMPH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CMPH;                                    \/**< Compare High Register, offset: 0x3 *\/$/;"	m	struct:EWM_MemMap
CMPL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CMPL;                                    \/**< Compare Low Register, offset: 0x2 *\/$/;"	m	struct:EWM_MemMap
CMP_CR0_FILTER_CNT	.\bsp\cpu\headers\MK60DZ10.h	2686;"	d
CMP_CR0_FILTER_CNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	2684;"	d
CMP_CR0_FILTER_CNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2685;"	d
CMP_CR0_HYSTCTR	.\bsp\cpu\headers\MK60DZ10.h	2683;"	d
CMP_CR0_HYSTCTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	2681;"	d
CMP_CR0_HYSTCTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2682;"	d
CMP_CR0_REG	.\bsp\cpu\headers\MK60DZ10.h	2659;"	d
CMP_CR1_COS_MASK	.\bsp\cpu\headers\MK60DZ10.h	2692;"	d
CMP_CR1_COS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2693;"	d
CMP_CR1_EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2688;"	d
CMP_CR1_EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2689;"	d
CMP_CR1_INV_MASK	.\bsp\cpu\headers\MK60DZ10.h	2694;"	d
CMP_CR1_INV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2695;"	d
CMP_CR1_OPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2690;"	d
CMP_CR1_OPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2691;"	d
CMP_CR1_PMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2696;"	d
CMP_CR1_PMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2697;"	d
CMP_CR1_REG	.\bsp\cpu\headers\MK60DZ10.h	2660;"	d
CMP_CR1_SE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2700;"	d
CMP_CR1_SE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2701;"	d
CMP_CR1_WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2698;"	d
CMP_CR1_WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2699;"	d
CMP_DACCR_DACEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2727;"	d
CMP_DACCR_DACEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2728;"	d
CMP_DACCR_REG	.\bsp\cpu\headers\MK60DZ10.h	2663;"	d
CMP_DACCR_VOSEL	.\bsp\cpu\headers\MK60DZ10.h	2724;"	d
CMP_DACCR_VOSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2722;"	d
CMP_DACCR_VOSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2723;"	d
CMP_DACCR_VRSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2725;"	d
CMP_DACCR_VRSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2726;"	d
CMP_FPR_FILT_PER	.\bsp\cpu\headers\MK60DZ10.h	2705;"	d
CMP_FPR_FILT_PER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2703;"	d
CMP_FPR_FILT_PER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2704;"	d
CMP_FPR_REG	.\bsp\cpu\headers\MK60DZ10.h	2661;"	d
CMP_MUXCR_MEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2736;"	d
CMP_MUXCR_MEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2737;"	d
CMP_MUXCR_MSEL	.\bsp\cpu\headers\MK60DZ10.h	2732;"	d
CMP_MUXCR_MSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2730;"	d
CMP_MUXCR_MSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2731;"	d
CMP_MUXCR_PEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2738;"	d
CMP_MUXCR_PEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2739;"	d
CMP_MUXCR_PSEL	.\bsp\cpu\headers\MK60DZ10.h	2735;"	d
CMP_MUXCR_PSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2733;"	d
CMP_MUXCR_PSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2734;"	d
CMP_MUXCR_REG	.\bsp\cpu\headers\MK60DZ10.h	2664;"	d
CMP_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct CMP_MemMap {$/;"	s
CMP_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_SCR_CFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	2709;"	d
CMP_SCR_CFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2710;"	d
CMP_SCR_CFR_MASK	.\bsp\cpu\headers\MK60DZ10.h	2711;"	d
CMP_SCR_CFR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2712;"	d
CMP_SCR_COUT_MASK	.\bsp\cpu\headers\MK60DZ10.h	2707;"	d
CMP_SCR_COUT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2708;"	d
CMP_SCR_DMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2719;"	d
CMP_SCR_DMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2720;"	d
CMP_SCR_IEF_MASK	.\bsp\cpu\headers\MK60DZ10.h	2713;"	d
CMP_SCR_IEF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2714;"	d
CMP_SCR_IER_MASK	.\bsp\cpu\headers\MK60DZ10.h	2715;"	d
CMP_SCR_IER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2716;"	d
CMP_SCR_REG	.\bsp\cpu\headers\MK60DZ10.h	2662;"	d
CMP_SCR_SMELB_MASK	.\bsp\cpu\headers\MK60DZ10.h	2717;"	d
CMP_SCR_SMELB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2718;"	d
CMR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap
CMT_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	2930;"	d
CMT_CGH1	.\bsp\cpu\headers\MK60DZ10.h	2944;"	d
CMT_CGH1_PH	.\bsp\cpu\headers\MK60DZ10.h	2863;"	d
CMT_CGH1_PH_MASK	.\bsp\cpu\headers\MK60DZ10.h	2861;"	d
CMT_CGH1_PH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2862;"	d
CMT_CGH1_REG	.\bsp\cpu\headers\MK60DZ10.h	2833;"	d
CMT_CGH2	.\bsp\cpu\headers\MK60DZ10.h	2946;"	d
CMT_CGH2_REG	.\bsp\cpu\headers\MK60DZ10.h	2835;"	d
CMT_CGH2_SH	.\bsp\cpu\headers\MK60DZ10.h	2871;"	d
CMT_CGH2_SH_MASK	.\bsp\cpu\headers\MK60DZ10.h	2869;"	d
CMT_CGH2_SH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2870;"	d
CMT_CGL1	.\bsp\cpu\headers\MK60DZ10.h	2945;"	d
CMT_CGL1_PL	.\bsp\cpu\headers\MK60DZ10.h	2867;"	d
CMT_CGL1_PL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2865;"	d
CMT_CGL1_PL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2866;"	d
CMT_CGL1_REG	.\bsp\cpu\headers\MK60DZ10.h	2834;"	d
CMT_CGL2	.\bsp\cpu\headers\MK60DZ10.h	2947;"	d
CMT_CGL2_REG	.\bsp\cpu\headers\MK60DZ10.h	2836;"	d
CMT_CGL2_SL	.\bsp\cpu\headers\MK60DZ10.h	2875;"	d
CMT_CGL2_SL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2873;"	d
CMT_CGL2_SL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2874;"	d
CMT_CMD1	.\bsp\cpu\headers\MK60DZ10.h	2950;"	d
CMT_CMD1_MB	.\bsp\cpu\headers\MK60DZ10.h	2902;"	d
CMT_CMD1_MB_MASK	.\bsp\cpu\headers\MK60DZ10.h	2900;"	d
CMT_CMD1_MB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2901;"	d
CMT_CMD1_REG	.\bsp\cpu\headers\MK60DZ10.h	2839;"	d
CMT_CMD2	.\bsp\cpu\headers\MK60DZ10.h	2951;"	d
CMT_CMD2_MB	.\bsp\cpu\headers\MK60DZ10.h	2906;"	d
CMT_CMD2_MB_MASK	.\bsp\cpu\headers\MK60DZ10.h	2904;"	d
CMT_CMD2_MB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2905;"	d
CMT_CMD2_REG	.\bsp\cpu\headers\MK60DZ10.h	2840;"	d
CMT_CMD3	.\bsp\cpu\headers\MK60DZ10.h	2952;"	d
CMT_CMD3_REG	.\bsp\cpu\headers\MK60DZ10.h	2841;"	d
CMT_CMD3_SB	.\bsp\cpu\headers\MK60DZ10.h	2910;"	d
CMT_CMD3_SB_MASK	.\bsp\cpu\headers\MK60DZ10.h	2908;"	d
CMT_CMD3_SB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2909;"	d
CMT_CMD4	.\bsp\cpu\headers\MK60DZ10.h	2953;"	d
CMT_CMD4_REG	.\bsp\cpu\headers\MK60DZ10.h	2842;"	d
CMT_CMD4_SB	.\bsp\cpu\headers\MK60DZ10.h	2914;"	d
CMT_CMD4_SB_MASK	.\bsp\cpu\headers\MK60DZ10.h	2912;"	d
CMT_CMD4_SB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2913;"	d
CMT_DMA	.\bsp\cpu\headers\MK60DZ10.h	2955;"	d
CMT_DMA_DMA_MASK	.\bsp\cpu\headers\MK60DZ10.h	2920;"	d
CMT_DMA_DMA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2921;"	d
CMT_DMA_REG	.\bsp\cpu\headers\MK60DZ10.h	2844;"	d
CMT_MSC	.\bsp\cpu\headers\MK60DZ10.h	2949;"	d
CMT_MSC_BASE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2890;"	d
CMT_MSC_BASE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2891;"	d
CMT_MSC_CMTDIV	.\bsp\cpu\headers\MK60DZ10.h	2896;"	d
CMT_MSC_CMTDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	2894;"	d
CMT_MSC_CMTDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2895;"	d
CMT_MSC_EOCF_MASK	.\bsp\cpu\headers\MK60DZ10.h	2897;"	d
CMT_MSC_EOCF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2898;"	d
CMT_MSC_EOCIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	2886;"	d
CMT_MSC_EOCIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2887;"	d
CMT_MSC_EXSPC_MASK	.\bsp\cpu\headers\MK60DZ10.h	2892;"	d
CMT_MSC_EXSPC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2893;"	d
CMT_MSC_FSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	2888;"	d
CMT_MSC_FSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2889;"	d
CMT_MSC_MCGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2884;"	d
CMT_MSC_MCGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2885;"	d
CMT_MSC_REG	.\bsp\cpu\headers\MK60DZ10.h	2838;"	d
CMT_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct CMT_MemMap {$/;"	s
CMT_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *CMT_MemMapPtr;$/;"	t
CMT_OC	.\bsp\cpu\headers\MK60DZ10.h	2948;"	d
CMT_OC_CMTPOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2879;"	d
CMT_OC_CMTPOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2880;"	d
CMT_OC_IROL_MASK	.\bsp\cpu\headers\MK60DZ10.h	2881;"	d
CMT_OC_IROL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2882;"	d
CMT_OC_IROPEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	2877;"	d
CMT_OC_IROPEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2878;"	d
CMT_OC_REG	.\bsp\cpu\headers\MK60DZ10.h	2837;"	d
CMT_PPS	.\bsp\cpu\headers\MK60DZ10.h	2954;"	d
CMT_PPS_PPSDIV	.\bsp\cpu\headers\MK60DZ10.h	2918;"	d
CMT_PPS_PPSDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	2916;"	d
CMT_PPS_PPSDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	2917;"	d
CMT_PPS_REG	.\bsp\cpu\headers\MK60DZ10.h	2843;"	d
CNR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap
CNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNT;                                    \/**< Counter Register, offset: 0x8 *\/$/;"	m	struct:PDB_MemMap
CNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:FTM_MemMap
CNTIN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTIN;                                  \/**< Counter Initial Value, offset: 0x4C *\/$/;"	m	struct:FTM_MemMap
CNTR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR1;                                  \/**< Counter Register, offset: 0x100 *\/$/;"	m	struct:TSI_MemMap
CNTR11	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR11;                                 \/**< Counter Register, offset: 0x114 *\/$/;"	m	struct:TSI_MemMap
CNTR13	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR13;                                 \/**< Counter Register, offset: 0x118 *\/$/;"	m	struct:TSI_MemMap
CNTR15	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR15;                                 \/**< Counter Register, offset: 0x11C *\/$/;"	m	struct:TSI_MemMap
CNTR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR3;                                  \/**< Counter Register, offset: 0x104 *\/$/;"	m	struct:TSI_MemMap
CNTR5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR5;                                  \/**< Counter Register, offset: 0x108 *\/$/;"	m	struct:TSI_MemMap
CNTR7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR7;                                  \/**< Counter Register, offset: 0x10C *\/$/;"	m	struct:TSI_MemMap
CNTR9	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTR9;                                  \/**< Counter Register, offset: 0x110 *\/$/;"	m	struct:TSI_MemMap
CNTRLDVR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CNTRLDVR1;                              \/**< Free-running counter reload value, offset: 0x140 *\/$/;"	m	struct:ETM_MemMap
COCO_COMPLETE	.\bsp\drivers\adc16\adc16.h	29;"	d
COCO_NOT	.\bsp\drivers\adc16\adc16.h	30;"	d
COMBINE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t COMBINE;                                \/**< Function for Linked Channels, offset: 0x64 *\/$/;"	m	struct:FTM_MemMap
COMP	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 3, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon23
COMP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t COMP[8];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 7, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:FPB_MemMap
COMPARATOR	.\bsp\cpu\headers\MK60DZ10.h	/^  } COMPARATOR[4];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon23
COMPARE1	.\bsp\drivers\adc16\adc16.h	/^  uint16_t COMPARE1; $/;"	m	struct:adc_cfg
COMPARE2	.\bsp\drivers\adc16\adc16.h	/^  uint16_t COMPARE2; $/;"	m	struct:adc_cfg
CONF	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:FTM_MemMap
CONFIG1	.\bsp\drivers\adc16\adc16.h	/^  uint8_t  CONFIG1; $/;"	m	struct:adc_cfg
CONFIG2	.\bsp\drivers\adc16\adc16.h	/^  uint8_t  CONFIG2; $/;"	m	struct:adc_cfg
CONFIG_1	.\bsp\cpu\vectors.h	293;"	d
CONFIG_2	.\bsp\cpu\vectors.h	294;"	d
CONFIG_3	.\bsp\cpu\vectors.h	295;"	d
CONFIG_4	.\bsp\cpu\vectors.h	296;"	d
CONTROL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CONTROL;                                \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:USBDCD_MemMap
CONTROL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CONTROL;                                 \/**< USB OTG Control Register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap
CONTROLS	.\bsp\cpu\headers\MK60DZ10.h	/^  } CONTROLS[8];$/;"	m	struct:FTM_MemMap	typeref:struct:FTM_MemMap::__anon27
CORE_CLK_MHZ	.\bsp\bsp.h	102;"	d
CORE_CLK_MHZ	.\bsp\platforms\k60_tower.h	31;"	d
CPICNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CPICNT;                                 \/**< CPI Count Register, offset: 0x8 *\/$/;"	m	struct:DWT_MemMap
CPUID	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap
CPUUsage	.\uCOS-III\Source\os.h	/^    OS_CPU_USAGE         CPUUsage;                          \/* CPU Usage of task (0.00-100.00%)                       *\/$/;"	m	struct:os_tcb
CPUUsageMax	.\uCOS-III\Source\os.h	/^    OS_CPU_USAGE         CPUUsageMax;                       \/* CPU Usage of task (0.00-100.00%) - Peak                *\/$/;"	m	struct:os_tcb
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT08U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT16U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT32U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT08U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT16U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT32U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT08U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT16U  CPU_ADDR;$/;"	t
CPU_ADDR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT32U  CPU_ADDR;$/;"	t
CPU_ALIGN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_DATA    CPU_ALIGN;                                 \/* Defines CPU data-word-alignment size.                *\/$/;"	t
CPU_ALIGN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_DATA    CPU_ALIGN;                                 \/* Defines CPU data-word-alignment size.                *\/$/;"	t
CPU_ALIGN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_DATA    CPU_ALIGN;                                 \/* Defines CPU data-word-alignment size.                *\/$/;"	t
CPU_BIT_BAND_PERIPH_BASE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	67;"	d	file:
CPU_BIT_BAND_PERIPH_BASE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	67;"	d	file:
CPU_BIT_BAND_PERIPH_BASE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	70;"	d	file:
CPU_BIT_BAND_PERIPH_REG_HI	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	66;"	d	file:
CPU_BIT_BAND_PERIPH_REG_HI	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	66;"	d	file:
CPU_BIT_BAND_PERIPH_REG_HI	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	69;"	d	file:
CPU_BIT_BAND_PERIPH_REG_LO	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	65;"	d	file:
CPU_BIT_BAND_PERIPH_REG_LO	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	65;"	d	file:
CPU_BIT_BAND_PERIPH_REG_LO	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	68;"	d	file:
CPU_BIT_BAND_SRAM_BASE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	62;"	d	file:
CPU_BIT_BAND_SRAM_BASE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	62;"	d	file:
CPU_BIT_BAND_SRAM_BASE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	65;"	d	file:
CPU_BIT_BAND_SRAM_REG_HI	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	61;"	d	file:
CPU_BIT_BAND_SRAM_REG_HI	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	61;"	d	file:
CPU_BIT_BAND_SRAM_REG_HI	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	64;"	d	file:
CPU_BIT_BAND_SRAM_REG_LO	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	60;"	d	file:
CPU_BIT_BAND_SRAM_REG_LO	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	60;"	d	file:
CPU_BIT_BAND_SRAM_REG_LO	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	63;"	d	file:
CPU_BOOLEAN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  unsigned  char        CPU_BOOLEAN;                     \/*  8-bit boolean or logical                            *\/$/;"	t
CPU_BOOLEAN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  unsigned  char        CPU_BOOLEAN;                     \/*  8-bit boolean or logical                            *\/$/;"	t
CPU_BOOLEAN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  unsigned  char        CPU_BOOLEAN;                     \/*  8-bit boolean or logical                            *\/$/;"	t
CPU_BitBandClr	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^void  CPU_BitBandClr (CPU_ADDR    addr,$/;"	f
CPU_BitBandClr	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^void  CPU_BitBandClr (CPU_ADDR    addr,$/;"	f
CPU_BitBandClr	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^void  CPU_BitBandClr (CPU_ADDR    addr,$/;"	f
CPU_BitBandSet	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^void  CPU_BitBandSet (CPU_ADDR    addr,$/;"	f
CPU_BitBandSet	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^void  CPU_BitBandSet (CPU_ADDR    addr,$/;"	f
CPU_BitBandSet	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^void  CPU_BitBandSet (CPU_ADDR    addr,$/;"	f
CPU_CFG_ADDR_SIZE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	166;"	d
CPU_CFG_ADDR_SIZE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	166;"	d
CPU_CFG_ADDR_SIZE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	169;"	d
CPU_CFG_CRITICAL_METHOD	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	295;"	d
CPU_CFG_CRITICAL_METHOD	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	295;"	d
CPU_CFG_CRITICAL_METHOD	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	298;"	d
CPU_CFG_DATA_SIZE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	167;"	d
CPU_CFG_DATA_SIZE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	167;"	d
CPU_CFG_DATA_SIZE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	170;"	d
CPU_CFG_DATA_SIZE_MAX	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	168;"	d
CPU_CFG_DATA_SIZE_MAX	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	168;"	d
CPU_CFG_DATA_SIZE_MAX	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	171;"	d
CPU_CFG_ENDIAN_TYPE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	170;"	d
CPU_CFG_ENDIAN_TYPE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	170;"	d
CPU_CFG_ENDIAN_TYPE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	173;"	d
CPU_CFG_INT_DIS_MEAS_EN	.\app\cpu_cfg.h	136;"	d
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR	.\app\cpu_cfg.h	140;"	d
CPU_CFG_LEAD_ZEROS_ASM_PRESENT	.\app\cpu_cfg.h	163;"	d
CPU_CFG_LEAD_ZEROS_ASM_PRESENT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	356;"	d
CPU_CFG_LEAD_ZEROS_ASM_PRESENT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	356;"	d
CPU_CFG_LEAD_ZEROS_ASM_PRESENT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	359;"	d
CPU_CFG_MODULE_PRESENT	.\app\cpu_cfg.h	44;"	d
CPU_CFG_NAME_EN	.\app\cpu_cfg.h	64;"	d
CPU_CFG_NAME_SIZE	.\app\cpu_cfg.h	69;"	d
CPU_CFG_STK_GROWTH	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	215;"	d
CPU_CFG_STK_GROWTH	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	215;"	d
CPU_CFG_STK_GROWTH	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	218;"	d
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	359;"	d
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	359;"	d
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	362;"	d
CPU_CFG_TS_32_EN	.\app\cpu_cfg.h	99;"	d
CPU_CFG_TS_64_EN	.\app\cpu_cfg.h	100;"	d
CPU_CFG_TS_EN	.\uC-CPU\cpu_core.h	132;"	d
CPU_CFG_TS_EN	.\uC-CPU\cpu_core.h	138;"	d
CPU_CFG_TS_EN	.\uC-CPU\cpu_core.h	140;"	d
CPU_CFG_TS_TMR_EN	.\uC-CPU\cpu_core.h	145;"	d
CPU_CFG_TS_TMR_EN	.\uC-CPU\cpu_core.h	147;"	d
CPU_CFG_TS_TMR_SIZE	.\app\cpu_cfg.h	106;"	d
CPU_CHAR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef            char        CPU_CHAR;                        \/*  8-bit character                                     *\/$/;"	t
CPU_CHAR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef            char        CPU_CHAR;                        \/*  8-bit character                                     *\/$/;"	t
CPU_CHAR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef            char        CPU_CHAR;                        \/*  8-bit character                                     *\/$/;"	t
CPU_CORE_EXT	.\uC-CPU\cpu_core.h	60;"	d
CPU_CORE_EXT	.\uC-CPU\cpu_core.h	62;"	d
CPU_CORE_MODULE	.\uC-CPU\cpu_core.c	42;"	d	file:
CPU_CORE_MODULE_PRESENT	.\uC-CPU\cpu_core.h	50;"	d
CPU_CORE_VERSION	.\uC-CPU\cpu_def.h	74;"	d
CPU_CRITICAL_ENTER	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	315;"	d
CPU_CRITICAL_ENTER	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	324;"	d
CPU_CRITICAL_ENTER	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	315;"	d
CPU_CRITICAL_ENTER	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	324;"	d
CPU_CRITICAL_ENTER	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	318;"	d
CPU_CRITICAL_ENTER	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	327;"	d
CPU_CRITICAL_EXIT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	319;"	d
CPU_CRITICAL_EXIT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	325;"	d
CPU_CRITICAL_EXIT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	319;"	d
CPU_CRITICAL_EXIT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	325;"	d
CPU_CRITICAL_EXIT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	322;"	d
CPU_CRITICAL_EXIT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	328;"	d
CPU_CRITICAL_METHOD_INT_DIS_EN	.\uC-CPU\cpu_def.h	206;"	d
CPU_CRITICAL_METHOD_NONE	.\uC-CPU\cpu_def.h	205;"	d
CPU_CRITICAL_METHOD_STATUS_LOCAL	.\uC-CPU\cpu_def.h	208;"	d
CPU_CRITICAL_METHOD_STATUS_STK	.\uC-CPU\cpu_def.h	207;"	d
CPU_CntLeadZeros	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_CntLeadZeros:$/;"	l
CPU_CntLeadZeros	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_CntLeadZeros:$/;"	l
CPU_CntLeadZeros	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_CntLeadZeros$/;"	l
CPU_CntLeadZeros	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntLeadZeros (CPU_DATA  val)$/;"	f
CPU_CntLeadZeros08	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntLeadZeros08 (CPU_INT08U  val)$/;"	f
CPU_CntLeadZeros16	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntLeadZeros16 (CPU_INT16U  val)$/;"	f
CPU_CntLeadZeros32	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntLeadZeros32 (CPU_INT32U  val)$/;"	f
CPU_CntLeadZeros64	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntLeadZeros64 (CPU_INT64U  val)$/;"	f
CPU_CntLeadZerosTbl	.\uC-CPU\cpu_core.c	/^static  const  CPU_INT08U  CPU_CntLeadZerosTbl[256] = {                             \/* Data vals :                      *\/$/;"	v	file:
CPU_CntTrailZeros	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_CntTrailZeros:$/;"	l
CPU_CntTrailZeros	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_CntTrailZeros:$/;"	l
CPU_CntTrailZeros	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_CntTrailZeros$/;"	l
CPU_CntTrailZeros	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntTrailZeros (CPU_DATA  val)$/;"	f
CPU_CntTrailZeros08	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntTrailZeros08 (CPU_INT08U  val)$/;"	f
CPU_CntTrailZeros16	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntTrailZeros16 (CPU_INT16U  val)$/;"	f
CPU_CntTrailZeros32	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntTrailZeros32 (CPU_INT32U  val)$/;"	f
CPU_CntTrailZeros64	.\uC-CPU\cpu_core.c	/^CPU_DATA  CPU_CntTrailZeros64 (CPU_INT64U  val)$/;"	f
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT08U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT16U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT32U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT08U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT16U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT32U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT08U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT16U  CPU_DATA;$/;"	t
CPU_DATA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT32U  CPU_DATA;$/;"	t
CPU_DEF_MODULE_PRESENT	.\uC-CPU\cpu_def.h	44;"	d
CPU_ENDIAN_TYPE_BIG	.\uC-CPU\cpu_def.h	107;"	d
CPU_ENDIAN_TYPE_LITTLE	.\uC-CPU\cpu_def.h	108;"	d
CPU_ENDIAN_TYPE_NONE	.\uC-CPU\cpu_def.h	106;"	d
CPU_ERR	.\uC-CPU\cpu_core.h	/^} CPU_ERR;$/;"	t	typeref:enum:cpu_err
CPU_ERR_NAME_SIZE	.\uC-CPU\cpu_core.h	/^    CPU_ERR_NAME_SIZE                       =      1000u,$/;"	e	enum:cpu_err
CPU_ERR_NONE	.\uC-CPU\cpu_core.h	/^    CPU_ERR_NONE                            =         0u,$/;"	e	enum:cpu_err
CPU_ERR_NULL_PTR	.\uC-CPU\cpu_core.h	/^    CPU_ERR_NULL_PTR                        =        10u,$/;"	e	enum:cpu_err
CPU_ERR_TS_FREQ_INVALID	.\uC-CPU\cpu_core.h	/^    CPU_ERR_TS_FREQ_INVALID                 =      2000u$/;"	e	enum:cpu_err
CPU_FNCT_PTR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef            void      (*CPU_FNCT_PTR )(void *p_obj);     \/* See Note #2b.                                        *\/$/;"	t
CPU_FNCT_PTR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef            void      (*CPU_FNCT_PTR )(void *p_obj);     \/* See Note #2b.                                        *\/$/;"	t
CPU_FNCT_PTR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef            void      (*CPU_FNCT_PTR )(void *p_obj);     \/* See Note #2b.                                        *\/$/;"	t
CPU_FNCT_VOID	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef            void      (*CPU_FNCT_VOID)(void);            \/* See Note #2a.                                        *\/$/;"	t
CPU_FNCT_VOID	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef            void      (*CPU_FNCT_VOID)(void);            \/* See Note #2a.                                        *\/$/;"	t
CPU_FNCT_VOID	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef            void      (*CPU_FNCT_VOID)(void);            \/* See Note #2a.                                        *\/$/;"	t
CPU_FP32	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef            float       CPU_FP32;                        \/* 32-bit floating point                                *\/$/;"	t
CPU_FP32	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef            float       CPU_FP32;                        \/* 32-bit floating point                                *\/$/;"	t
CPU_FP32	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef            float       CPU_FP32;                        \/* 32-bit floating point                                *\/$/;"	t
CPU_FP64	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef            double      CPU_FP64;                        \/* 64-bit floating point                                *\/$/;"	t
CPU_FP64	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef            double      CPU_FP64;                        \/* 64-bit floating point                                *\/$/;"	t
CPU_FP64	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef            double      CPU_FP64;                        \/* 64-bit floating point                                *\/$/;"	t
CPU_INT08S	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef    signed  char        CPU_INT08S;                      \/*  8-bit   signed integer                              *\/$/;"	t
CPU_INT08S	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef    signed  char        CPU_INT08S;                      \/*  8-bit   signed integer                              *\/$/;"	t
CPU_INT08S	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef    signed  char        CPU_INT08S;                      \/*  8-bit   signed integer                              *\/$/;"	t
CPU_INT08U	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  unsigned  char        CPU_INT08U;                      \/*  8-bit unsigned integer                              *\/$/;"	t
CPU_INT08U	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  unsigned  char        CPU_INT08U;                      \/*  8-bit unsigned integer                              *\/$/;"	t
CPU_INT08U	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  unsigned  char        CPU_INT08U;                      \/*  8-bit unsigned integer                              *\/$/;"	t
CPU_INT16S	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef    signed  short       CPU_INT16S;                      \/* 16-bit   signed integer                              *\/$/;"	t
CPU_INT16S	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef    signed  short       CPU_INT16S;                      \/* 16-bit   signed integer                              *\/$/;"	t
CPU_INT16S	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef    signed  short       CPU_INT16S;                      \/* 16-bit   signed integer                              *\/$/;"	t
CPU_INT16U	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  unsigned  short       CPU_INT16U;                      \/* 16-bit unsigned integer                              *\/$/;"	t
CPU_INT16U	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  unsigned  short       CPU_INT16U;                      \/* 16-bit unsigned integer                              *\/$/;"	t
CPU_INT16U	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  unsigned  short       CPU_INT16U;                      \/* 16-bit unsigned integer                              *\/$/;"	t
CPU_INT32S	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef    signed  int         CPU_INT32S;                      \/* 32-bit   signed integer                              *\/$/;"	t
CPU_INT32S	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef    signed  int         CPU_INT32S;                      \/* 32-bit   signed integer                              *\/$/;"	t
CPU_INT32S	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef    signed  int         CPU_INT32S;                      \/* 32-bit   signed integer                              *\/$/;"	t
CPU_INT32U	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  unsigned  int         CPU_INT32U;                      \/* 32-bit unsigned integer                              *\/$/;"	t
CPU_INT32U	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  unsigned  int         CPU_INT32U;                      \/* 32-bit unsigned integer                              *\/$/;"	t
CPU_INT32U	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  unsigned  int         CPU_INT32U;                      \/* 32-bit unsigned integer                              *\/$/;"	t
CPU_INT64S	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef    signed  long  long  CPU_INT64S;                      \/* 64-bit   signed integer                              *\/$/;"	t
CPU_INT64S	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef    signed  long  long  CPU_INT64S;                      \/* 64-bit   signed integer                              *\/$/;"	t
CPU_INT64S	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef    signed  long  long  CPU_INT64S;                      \/* 64-bit   signed integer                              *\/$/;"	t
CPU_INT64U	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  unsigned  long  long  CPU_INT64U;                      \/* 64-bit unsigned integer                              *\/$/;"	t
CPU_INT64U	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  unsigned  long  long  CPU_INT64U;                      \/* 64-bit unsigned integer                              *\/$/;"	t
CPU_INT64U	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  unsigned  long  long  CPU_INT64U;                      \/* 64-bit unsigned integer                              *\/$/;"	t
CPU_INT_BUSFAULT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	408;"	d
CPU_INT_BUSFAULT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	408;"	d
CPU_INT_BUSFAULT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	411;"	d
CPU_INT_DBGMON	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	415;"	d
CPU_INT_DBGMON	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	415;"	d
CPU_INT_DBGMON	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	418;"	d
CPU_INT_DIS	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	308;"	d
CPU_INT_DIS	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	308;"	d
CPU_INT_DIS	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	311;"	d
CPU_INT_EN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	309;"	d
CPU_INT_EN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	309;"	d
CPU_INT_EN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	312;"	d
CPU_INT_EXT0	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	419;"	d
CPU_INT_EXT0	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	419;"	d
CPU_INT_EXT0	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	422;"	d
CPU_INT_HFAULT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	406;"	d
CPU_INT_HFAULT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	406;"	d
CPU_INT_HFAULT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	409;"	d
CPU_INT_MEM	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	407;"	d
CPU_INT_MEM	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	407;"	d
CPU_INT_MEM	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	410;"	d
CPU_INT_NMI	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	405;"	d
CPU_INT_NMI	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	405;"	d
CPU_INT_NMI	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	408;"	d
CPU_INT_PENDSV	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	417;"	d
CPU_INT_PENDSV	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	417;"	d
CPU_INT_PENDSV	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	420;"	d
CPU_INT_RESET	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	404;"	d
CPU_INT_RESET	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	404;"	d
CPU_INT_RESET	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	407;"	d
CPU_INT_RSVD_07	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	410;"	d
CPU_INT_RSVD_07	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	410;"	d
CPU_INT_RSVD_07	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	413;"	d
CPU_INT_RSVD_08	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	411;"	d
CPU_INT_RSVD_08	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	411;"	d
CPU_INT_RSVD_08	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	414;"	d
CPU_INT_RSVD_09	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	412;"	d
CPU_INT_RSVD_09	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	412;"	d
CPU_INT_RSVD_09	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	415;"	d
CPU_INT_RSVD_10	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	413;"	d
CPU_INT_RSVD_10	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	413;"	d
CPU_INT_RSVD_10	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	416;"	d
CPU_INT_RSVD_13	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	416;"	d
CPU_INT_RSVD_13	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	416;"	d
CPU_INT_RSVD_13	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	419;"	d
CPU_INT_SRC_POS_MAX	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	58;"	d	file:
CPU_INT_SRC_POS_MAX	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	58;"	d	file:
CPU_INT_SRC_POS_MAX	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	61;"	d	file:
CPU_INT_STK_PTR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	403;"	d
CPU_INT_STK_PTR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	403;"	d
CPU_INT_STK_PTR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	406;"	d
CPU_INT_SVCALL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	414;"	d
CPU_INT_SVCALL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	414;"	d
CPU_INT_SVCALL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	417;"	d
CPU_INT_SYSTICK	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	418;"	d
CPU_INT_SYSTICK	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	418;"	d
CPU_INT_SYSTICK	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	421;"	d
CPU_INT_USAGEFAULT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	409;"	d
CPU_INT_USAGEFAULT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	409;"	d
CPU_INT_USAGEFAULT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	412;"	d
CPU_Init	.\uC-CPU\cpu_core.c	/^void  CPU_Init (void)$/;"	f
CPU_IntDis	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_IntDis:$/;"	l
CPU_IntDis	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_IntDis$/;"	l
CPU_IntDis	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_IntDis$/;"	l
CPU_IntDisMeasCtr	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_INT16U       CPU_IntDisMeasCtr;               \/* Nbr tot    ints dis'd ctr.                           *\/$/;"	v
CPU_IntDisMeasInit	.\uC-CPU\cpu_core.c	/^static  void  CPU_IntDisMeasInit (void)$/;"	f	file:
CPU_IntDisMeasMaxCalc	.\uC-CPU\cpu_core.c	/^static  CPU_TS_TMR  CPU_IntDisMeasMaxCalc (CPU_TS_TMR  time_tot_cnts)$/;"	f	file:
CPU_IntDisMeasMaxCurGet	.\uC-CPU\cpu_core.c	/^CPU_TS_TMR  CPU_IntDisMeasMaxCurGet (void)$/;"	f
CPU_IntDisMeasMaxCurReset	.\uC-CPU\cpu_core.c	/^CPU_TS_TMR  CPU_IntDisMeasMaxCurReset (void)$/;"	f
CPU_IntDisMeasMaxCur_cnts	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_IntDisMeasMaxCur_cnts;       \/* ...     resetable max time dis'd.                    *\/$/;"	v
CPU_IntDisMeasMaxGet	.\uC-CPU\cpu_core.c	/^CPU_TS_TMR  CPU_IntDisMeasMaxGet (void)$/;"	f
CPU_IntDisMeasMax_cnts	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_IntDisMeasMax_cnts;          \/* ... non-resetable max time dis'd.                    *\/$/;"	v
CPU_IntDisMeasOvrhd_cnts	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_IntDisMeasOvrhd_cnts;        \/* ...        time meas ovrhd.                          *\/$/;"	v
CPU_IntDisMeasStart	.\uC-CPU\cpu_core.c	/^void  CPU_IntDisMeasStart (void)$/;"	f
CPU_IntDisMeasStart_cnts	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_IntDisMeasStart_cnts;        \/* ...  start time.                                     *\/$/;"	v
CPU_IntDisMeasStop	.\uC-CPU\cpu_core.c	/^void  CPU_IntDisMeasStop (void)$/;"	f
CPU_IntDisMeasStop_cnts	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_IntDisMeasStop_cnts;         \/* ...  stop  time.                                     *\/$/;"	v
CPU_IntDisNestCtr	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_INT16U       CPU_IntDisNestCtr;               \/* Nbr nested ints dis'd ctr.                           *\/$/;"	v
CPU_IntEn	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_IntEn:$/;"	l
CPU_IntEn	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_IntEn$/;"	l
CPU_IntEn	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_IntEn$/;"	l
CPU_IntSrcDis	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^void  CPU_IntSrcDis (CPU_INT08U  pos)$/;"	f
CPU_IntSrcDis	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^void  CPU_IntSrcDis (CPU_INT08U  pos)$/;"	f
CPU_IntSrcDis	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^void  CPU_IntSrcDis (CPU_INT08U  pos)$/;"	f
CPU_IntSrcEn	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^void  CPU_IntSrcEn (CPU_INT08U  pos)$/;"	f
CPU_IntSrcEn	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^void  CPU_IntSrcEn (CPU_INT08U  pos)$/;"	f
CPU_IntSrcEn	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^void  CPU_IntSrcEn (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPendClr	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^void  CPU_IntSrcPendClr (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPendClr	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^void  CPU_IntSrcPendClr (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPendClr	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^void  CPU_IntSrcPendClr (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPrioGet	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPrioGet	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPrioGet	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)$/;"	f
CPU_IntSrcPrioSet	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	/^void  CPU_IntSrcPrioSet (CPU_INT08U  pos,$/;"	f
CPU_IntSrcPrioSet	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	/^void  CPU_IntSrcPrioSet (CPU_INT08U  pos,$/;"	f
CPU_IntSrcPrioSet	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	/^void  CPU_IntSrcPrioSet (CPU_INT08U  pos,$/;"	f
CPU_MK60N512VMD100	.\bsp\common\common.h	17;"	d
CPU_MK60N512VMD100	.\bsp\platforms\k60_tower.h	24;"	d
CPU_MODULE_PRESENT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	48;"	d
CPU_MODULE_PRESENT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	48;"	d
CPU_MODULE_PRESENT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	51;"	d
CPU_MSK_NVIC_ICSR_VECT_ACTIVE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	589;"	d
CPU_MSK_NVIC_ICSR_VECT_ACTIVE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	597;"	d
CPU_MSK_NVIC_ICSR_VECT_ACTIVE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	592;"	d
CPU_Name	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_CHAR         CPU_Name[CPU_CFG_NAME_SIZE];     \/* CPU host name.                                       *\/$/;"	v
CPU_NameClr	.\uC-CPU\cpu_core.c	/^void  CPU_NameClr (void)$/;"	f
CPU_NameGet	.\uC-CPU\cpu_core.c	/^void  CPU_NameGet (CPU_CHAR  *p_name,$/;"	f
CPU_NameInit	.\uC-CPU\cpu_core.c	/^static  void  CPU_NameInit (void)$/;"	f	file:
CPU_NameSet	.\uC-CPU\cpu_core.c	/^void  CPU_NameSet (const  CPU_CHAR  *p_name,$/;"	f
CPU_REG08	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  volatile  CPU_INT08U  CPU_REG08;                       \/*  8-bit register                                      *\/$/;"	t
CPU_REG08	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  volatile  CPU_INT08U  CPU_REG08;                       \/*  8-bit register                                      *\/$/;"	t
CPU_REG08	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  volatile  CPU_INT08U  CPU_REG08;                       \/*  8-bit register                                      *\/$/;"	t
CPU_REG16	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  volatile  CPU_INT16U  CPU_REG16;                       \/* 16-bit register                                      *\/$/;"	t
CPU_REG16	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  volatile  CPU_INT16U  CPU_REG16;                       \/* 16-bit register                                      *\/$/;"	t
CPU_REG16	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  volatile  CPU_INT16U  CPU_REG16;                       \/* 16-bit register                                      *\/$/;"	t
CPU_REG32	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  volatile  CPU_INT32U  CPU_REG32;                       \/* 32-bit register                                      *\/$/;"	t
CPU_REG32	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  volatile  CPU_INT32U  CPU_REG32;                       \/* 32-bit register                                      *\/$/;"	t
CPU_REG32	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  volatile  CPU_INT32U  CPU_REG32;                       \/* 32-bit register                                      *\/$/;"	t
CPU_REG64	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  volatile  CPU_INT64U  CPU_REG64;                       \/* 64-bit register                                      *\/$/;"	t
CPU_REG64	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  volatile  CPU_INT64U  CPU_REG64;                       \/* 64-bit register                                      *\/$/;"	t
CPU_REG64	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  volatile  CPU_INT64U  CPU_REG64;                       \/* 64-bit register                                      *\/$/;"	t
CPU_REG_DBG_CTRL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	478;"	d
CPU_REG_DBG_CTRL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	479;"	d
CPU_REG_DBG_CTRL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	481;"	d
CPU_REG_DBG_DATA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	480;"	d
CPU_REG_DBG_DATA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	481;"	d
CPU_REG_DBG_DATA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	483;"	d
CPU_REG_DBG_INT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	481;"	d
CPU_REG_DBG_INT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	482;"	d
CPU_REG_DBG_INT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	484;"	d
CPU_REG_DBG_SELECT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	479;"	d
CPU_REG_DBG_SELECT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	480;"	d
CPU_REG_DBG_SELECT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	482;"	d
CPU_REG_MPU_CTRL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	473;"	d
CPU_REG_MPU_CTRL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	474;"	d
CPU_REG_MPU_CTRL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	476;"	d
CPU_REG_MPU_REG_ATTR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	476;"	d
CPU_REG_MPU_REG_ATTR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	477;"	d
CPU_REG_MPU_REG_ATTR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	479;"	d
CPU_REG_MPU_REG_BASE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	475;"	d
CPU_REG_MPU_REG_BASE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	476;"	d
CPU_REG_MPU_REG_BASE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	478;"	d
CPU_REG_MPU_REG_NBR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	474;"	d
CPU_REG_MPU_REG_NBR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	475;"	d
CPU_REG_MPU_REG_NBR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	477;"	d
CPU_REG_MPU_TYPE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	472;"	d
CPU_REG_MPU_TYPE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	473;"	d
CPU_REG_MPU_TYPE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	475;"	d
CPU_REG_NVIC_ACTIVE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	437;"	d
CPU_REG_NVIC_ACTIVE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	437;"	d
CPU_REG_NVIC_ACTIVE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	440;"	d
CPU_REG_NVIC_AFR0	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	460;"	d
CPU_REG_NVIC_AFR0	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	461;"	d
CPU_REG_NVIC_AFR0	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	463;"	d
CPU_REG_NVIC_AFSR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	455;"	d
CPU_REG_NVIC_AFSR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	455;"	d
CPU_REG_NVIC_AFSR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	458;"	d
CPU_REG_NVIC_AIRCR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	443;"	d
CPU_REG_NVIC_AIRCR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	443;"	d
CPU_REG_NVIC_AIRCR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	446;"	d
CPU_REG_NVIC_AIRCR_ENDIANNESS	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	516;"	d
CPU_REG_NVIC_AIRCR_ENDIANNESS	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	521;"	d
CPU_REG_NVIC_AIRCR_ENDIANNESS	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	519;"	d
CPU_REG_NVIC_AIRCR_SYSRESETREQ	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	517;"	d
CPU_REG_NVIC_AIRCR_SYSRESETREQ	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	522;"	d
CPU_REG_NVIC_AIRCR_SYSRESETREQ	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	520;"	d
CPU_REG_NVIC_AIRCR_VECTCLRACTIVE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	518;"	d
CPU_REG_NVIC_AIRCR_VECTCLRACTIVE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	523;"	d
CPU_REG_NVIC_AIRCR_VECTCLRACTIVE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	521;"	d
CPU_REG_NVIC_AIRCR_VECTRESET	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	519;"	d
CPU_REG_NVIC_AIRCR_VECTRESET	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	524;"	d
CPU_REG_NVIC_AIRCR_VECTRESET	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	522;"	d
CPU_REG_NVIC_BFAR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	454;"	d
CPU_REG_NVIC_BFAR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	454;"	d
CPU_REG_NVIC_BFAR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	457;"	d
CPU_REG_NVIC_CCR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	445;"	d
CPU_REG_NVIC_CCR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	445;"	d
CPU_REG_NVIC_CCR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	448;"	d
CPU_REG_NVIC_CCR_BFHFNMIGN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	528;"	d
CPU_REG_NVIC_CCR_BFHFNMIGN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	533;"	d
CPU_REG_NVIC_CCR_BFHFNMIGN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	531;"	d
CPU_REG_NVIC_CCR_DIV_0_TRP	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	529;"	d
CPU_REG_NVIC_CCR_DIV_0_TRP	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	534;"	d
CPU_REG_NVIC_CCR_DIV_0_TRP	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	532;"	d
CPU_REG_NVIC_CCR_NONBASETHRDENA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	532;"	d
CPU_REG_NVIC_CCR_NONBASETHRDENA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	537;"	d
CPU_REG_NVIC_CCR_NONBASETHRDENA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	535;"	d
CPU_REG_NVIC_CCR_STKALIGN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	527;"	d
CPU_REG_NVIC_CCR_STKALIGN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	532;"	d
CPU_REG_NVIC_CCR_STKALIGN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	530;"	d
CPU_REG_NVIC_CCR_UNALIGN_TRP	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	530;"	d
CPU_REG_NVIC_CCR_UNALIGN_TRP	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	535;"	d
CPU_REG_NVIC_CCR_UNALIGN_TRP	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	533;"	d
CPU_REG_NVIC_CCR_USERSETMPEND	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	531;"	d
CPU_REG_NVIC_CCR_USERSETMPEND	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	536;"	d
CPU_REG_NVIC_CCR_USERSETMPEND	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	534;"	d
CPU_REG_NVIC_CFSR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	450;"	d
CPU_REG_NVIC_CFSR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	450;"	d
CPU_REG_NVIC_CFSR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	453;"	d
CPU_REG_NVIC_CFSR_BFARVALID	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	557;"	d
CPU_REG_NVIC_CFSR_BFARVALID	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	562;"	d
CPU_REG_NVIC_CFSR_BFARVALID	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	560;"	d
CPU_REG_NVIC_CFSR_DACCVIOL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	566;"	d
CPU_REG_NVIC_CFSR_DACCVIOL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	571;"	d
CPU_REG_NVIC_CFSR_DACCVIOL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	569;"	d
CPU_REG_NVIC_CFSR_DIVBYZERO	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	551;"	d
CPU_REG_NVIC_CFSR_DIVBYZERO	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	556;"	d
CPU_REG_NVIC_CFSR_DIVBYZERO	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	554;"	d
CPU_REG_NVIC_CFSR_IACCVIOL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	567;"	d
CPU_REG_NVIC_CFSR_IACCVIOL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	572;"	d
CPU_REG_NVIC_CFSR_IACCVIOL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	570;"	d
CPU_REG_NVIC_CFSR_IBUSERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	562;"	d
CPU_REG_NVIC_CFSR_IBUSERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	567;"	d
CPU_REG_NVIC_CFSR_IBUSERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	565;"	d
CPU_REG_NVIC_CFSR_IMPRECISERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	560;"	d
CPU_REG_NVIC_CFSR_IMPRECISERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	565;"	d
CPU_REG_NVIC_CFSR_IMPRECISERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	563;"	d
CPU_REG_NVIC_CFSR_INVPC	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	554;"	d
CPU_REG_NVIC_CFSR_INVPC	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	559;"	d
CPU_REG_NVIC_CFSR_INVPC	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	557;"	d
CPU_REG_NVIC_CFSR_INVSTATE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	555;"	d
CPU_REG_NVIC_CFSR_INVSTATE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	560;"	d
CPU_REG_NVIC_CFSR_INVSTATE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	558;"	d
CPU_REG_NVIC_CFSR_MMARVALID	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	563;"	d
CPU_REG_NVIC_CFSR_MMARVALID	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	568;"	d
CPU_REG_NVIC_CFSR_MMARVALID	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	566;"	d
CPU_REG_NVIC_CFSR_MSTKERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	564;"	d
CPU_REG_NVIC_CFSR_MSTKERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	569;"	d
CPU_REG_NVIC_CFSR_MSTKERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	567;"	d
CPU_REG_NVIC_CFSR_MUNSTKERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	565;"	d
CPU_REG_NVIC_CFSR_MUNSTKERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	570;"	d
CPU_REG_NVIC_CFSR_MUNSTKERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	568;"	d
CPU_REG_NVIC_CFSR_NOCP	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	553;"	d
CPU_REG_NVIC_CFSR_NOCP	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	558;"	d
CPU_REG_NVIC_CFSR_NOCP	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	556;"	d
CPU_REG_NVIC_CFSR_PRECISERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	561;"	d
CPU_REG_NVIC_CFSR_PRECISERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	566;"	d
CPU_REG_NVIC_CFSR_PRECISERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	564;"	d
CPU_REG_NVIC_CFSR_STKERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	558;"	d
CPU_REG_NVIC_CFSR_STKERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	563;"	d
CPU_REG_NVIC_CFSR_STKERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	561;"	d
CPU_REG_NVIC_CFSR_UNALIGNED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	552;"	d
CPU_REG_NVIC_CFSR_UNALIGNED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	557;"	d
CPU_REG_NVIC_CFSR_UNALIGNED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	555;"	d
CPU_REG_NVIC_CFSR_UNDEFINSTR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	556;"	d
CPU_REG_NVIC_CFSR_UNDEFINSTR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	561;"	d
CPU_REG_NVIC_CFSR_UNDEFINSTR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	559;"	d
CPU_REG_NVIC_CFSR_UNSTKERR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	559;"	d
CPU_REG_NVIC_CFSR_UNSTKERR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	564;"	d
CPU_REG_NVIC_CFSR_UNSTKERR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	562;"	d
CPU_REG_NVIC_CLREN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	434;"	d
CPU_REG_NVIC_CLREN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	434;"	d
CPU_REG_NVIC_CLREN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	437;"	d
CPU_REG_NVIC_CLRPEND	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	436;"	d
CPU_REG_NVIC_CLRPEND	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	436;"	d
CPU_REG_NVIC_CLRPEND	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	439;"	d
CPU_REG_NVIC_CPACR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	456;"	d
CPU_REG_NVIC_CPACR_CP10_FULL_ACCESS	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	587;"	d
CPU_REG_NVIC_CPACR_CP11_FULL_ACCESS	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	588;"	d
CPU_REG_NVIC_CPUID	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	440;"	d
CPU_REG_NVIC_CPUID	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	440;"	d
CPU_REG_NVIC_CPUID	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	443;"	d
CPU_REG_NVIC_DFR0	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	459;"	d
CPU_REG_NVIC_DFR0	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	460;"	d
CPU_REG_NVIC_DFR0	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	462;"	d
CPU_REG_NVIC_DFSR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	452;"	d
CPU_REG_NVIC_DFSR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	452;"	d
CPU_REG_NVIC_DFSR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	455;"	d
CPU_REG_NVIC_DFSR_BKPT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	578;"	d
CPU_REG_NVIC_DFSR_BKPT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	583;"	d
CPU_REG_NVIC_DFSR_BKPT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	581;"	d
CPU_REG_NVIC_DFSR_DWTTRAP	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	577;"	d
CPU_REG_NVIC_DFSR_DWTTRAP	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	582;"	d
CPU_REG_NVIC_DFSR_DWTTRAP	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	580;"	d
CPU_REG_NVIC_DFSR_EXTERNAL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	575;"	d
CPU_REG_NVIC_DFSR_EXTERNAL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	580;"	d
CPU_REG_NVIC_DFSR_EXTERNAL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	578;"	d
CPU_REG_NVIC_DFSR_HALTED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	579;"	d
CPU_REG_NVIC_DFSR_HALTED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	584;"	d
CPU_REG_NVIC_DFSR_HALTED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	582;"	d
CPU_REG_NVIC_DFSR_VCATCH	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	576;"	d
CPU_REG_NVIC_DFSR_VCATCH	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	581;"	d
CPU_REG_NVIC_DFSR_VCATCH	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	579;"	d
CPU_REG_NVIC_HFSR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	451;"	d
CPU_REG_NVIC_HFSR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	451;"	d
CPU_REG_NVIC_HFSR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	454;"	d
CPU_REG_NVIC_HFSR_DEBUGEVT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	570;"	d
CPU_REG_NVIC_HFSR_DEBUGEVT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	575;"	d
CPU_REG_NVIC_HFSR_DEBUGEVT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	573;"	d
CPU_REG_NVIC_HFSR_FORCED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	571;"	d
CPU_REG_NVIC_HFSR_FORCED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	576;"	d
CPU_REG_NVIC_HFSR_FORCED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	574;"	d
CPU_REG_NVIC_HFSR_VECTTBL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	572;"	d
CPU_REG_NVIC_HFSR_VECTTBL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	577;"	d
CPU_REG_NVIC_HFSR_VECTTBL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	575;"	d
CPU_REG_NVIC_ICSR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	441;"	d
CPU_REG_NVIC_ICSR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	441;"	d
CPU_REG_NVIC_ICSR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	444;"	d
CPU_REG_NVIC_ICSR_ISRPENDING	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	509;"	d
CPU_REG_NVIC_ICSR_ISRPENDING	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	514;"	d
CPU_REG_NVIC_ICSR_ISRPENDING	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	512;"	d
CPU_REG_NVIC_ICSR_ISRPREEMPT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	508;"	d
CPU_REG_NVIC_ICSR_ISRPREEMPT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	513;"	d
CPU_REG_NVIC_ICSR_ISRPREEMPT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	511;"	d
CPU_REG_NVIC_ICSR_NMIPENDSET	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	503;"	d
CPU_REG_NVIC_ICSR_NMIPENDSET	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	508;"	d
CPU_REG_NVIC_ICSR_NMIPENDSET	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	506;"	d
CPU_REG_NVIC_ICSR_PENDSTCLR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	507;"	d
CPU_REG_NVIC_ICSR_PENDSTCLR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	512;"	d
CPU_REG_NVIC_ICSR_PENDSTCLR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	510;"	d
CPU_REG_NVIC_ICSR_PENDSTSET	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	506;"	d
CPU_REG_NVIC_ICSR_PENDSTSET	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	511;"	d
CPU_REG_NVIC_ICSR_PENDSTSET	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	509;"	d
CPU_REG_NVIC_ICSR_PENDSVCLR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	505;"	d
CPU_REG_NVIC_ICSR_PENDSVCLR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	510;"	d
CPU_REG_NVIC_ICSR_PENDSVCLR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	508;"	d
CPU_REG_NVIC_ICSR_PENDSVSET	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	504;"	d
CPU_REG_NVIC_ICSR_PENDSVSET	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	509;"	d
CPU_REG_NVIC_ICSR_PENDSVSET	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	507;"	d
CPU_REG_NVIC_ICSR_RETTOBASE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	510;"	d
CPU_REG_NVIC_ICSR_RETTOBASE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	515;"	d
CPU_REG_NVIC_ICSR_RETTOBASE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	513;"	d
CPU_REG_NVIC_ISAFR0	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	465;"	d
CPU_REG_NVIC_ISAFR0	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	466;"	d
CPU_REG_NVIC_ISAFR0	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	468;"	d
CPU_REG_NVIC_ISAFR1	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	466;"	d
CPU_REG_NVIC_ISAFR1	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	467;"	d
CPU_REG_NVIC_ISAFR1	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	469;"	d
CPU_REG_NVIC_ISAFR2	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	467;"	d
CPU_REG_NVIC_ISAFR2	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	468;"	d
CPU_REG_NVIC_ISAFR2	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	470;"	d
CPU_REG_NVIC_ISAFR3	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	468;"	d
CPU_REG_NVIC_ISAFR3	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	469;"	d
CPU_REG_NVIC_ISAFR3	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	471;"	d
CPU_REG_NVIC_ISAFR4	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	469;"	d
CPU_REG_NVIC_ISAFR4	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	470;"	d
CPU_REG_NVIC_ISAFR4	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	472;"	d
CPU_REG_NVIC_MMFAR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	453;"	d
CPU_REG_NVIC_MMFAR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	453;"	d
CPU_REG_NVIC_MMFAR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	456;"	d
CPU_REG_NVIC_MMFR0	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	461;"	d
CPU_REG_NVIC_MMFR0	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	462;"	d
CPU_REG_NVIC_MMFR0	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	464;"	d
CPU_REG_NVIC_MMFR1	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	462;"	d
CPU_REG_NVIC_MMFR1	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	463;"	d
CPU_REG_NVIC_MMFR1	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	465;"	d
CPU_REG_NVIC_MMFR2	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	463;"	d
CPU_REG_NVIC_MMFR2	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	464;"	d
CPU_REG_NVIC_MMFR2	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	466;"	d
CPU_REG_NVIC_MMFR3	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	464;"	d
CPU_REG_NVIC_MMFR3	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	465;"	d
CPU_REG_NVIC_MMFR3	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	467;"	d
CPU_REG_NVIC_NVIC	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	427;"	d
CPU_REG_NVIC_NVIC	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	427;"	d
CPU_REG_NVIC_NVIC	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	430;"	d
CPU_REG_NVIC_PFR0	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	457;"	d
CPU_REG_NVIC_PFR0	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	458;"	d
CPU_REG_NVIC_PFR0	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	460;"	d
CPU_REG_NVIC_PFR1	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	458;"	d
CPU_REG_NVIC_PFR1	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	459;"	d
CPU_REG_NVIC_PFR1	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	461;"	d
CPU_REG_NVIC_PRIO	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	438;"	d
CPU_REG_NVIC_PRIO	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	438;"	d
CPU_REG_NVIC_PRIO	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	441;"	d
CPU_REG_NVIC_SCR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	444;"	d
CPU_REG_NVIC_SCR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	444;"	d
CPU_REG_NVIC_SCR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	447;"	d
CPU_REG_NVIC_SCR_SEVONPEND	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	522;"	d
CPU_REG_NVIC_SCR_SEVONPEND	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	527;"	d
CPU_REG_NVIC_SCR_SEVONPEND	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	525;"	d
CPU_REG_NVIC_SCR_SLEEPDEEP	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	523;"	d
CPU_REG_NVIC_SCR_SLEEPDEEP	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	528;"	d
CPU_REG_NVIC_SCR_SLEEPDEEP	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	526;"	d
CPU_REG_NVIC_SCR_SLEEPONEXIT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	524;"	d
CPU_REG_NVIC_SCR_SLEEPONEXIT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	529;"	d
CPU_REG_NVIC_SCR_SLEEPONEXIT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	527;"	d
CPU_REG_NVIC_SETEN	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	433;"	d
CPU_REG_NVIC_SETEN	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	433;"	d
CPU_REG_NVIC_SETEN	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	436;"	d
CPU_REG_NVIC_SETPEND	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	435;"	d
CPU_REG_NVIC_SETPEND	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	435;"	d
CPU_REG_NVIC_SETPEND	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	438;"	d
CPU_REG_NVIC_SHCSR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	449;"	d
CPU_REG_NVIC_SHCSR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	449;"	d
CPU_REG_NVIC_SHCSR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	452;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	547;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	552;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	550;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTENA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	536;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTENA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	541;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTENA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	539;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	539;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	544;"	d
CPU_REG_NVIC_SHCSR_BUSFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	542;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	548;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	553;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	551;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTENA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	537;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTENA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	542;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTENA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	540;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	540;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	545;"	d
CPU_REG_NVIC_SHCSR_MEMFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	543;"	d
CPU_REG_NVIC_SHCSR_MONITORACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	544;"	d
CPU_REG_NVIC_SHCSR_MONITORACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	549;"	d
CPU_REG_NVIC_SHCSR_MONITORACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	547;"	d
CPU_REG_NVIC_SHCSR_PENDSVACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	543;"	d
CPU_REG_NVIC_SHCSR_PENDSVACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	548;"	d
CPU_REG_NVIC_SHCSR_PENDSVACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	546;"	d
CPU_REG_NVIC_SHCSR_SVCALLACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	545;"	d
CPU_REG_NVIC_SHCSR_SVCALLACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	550;"	d
CPU_REG_NVIC_SHCSR_SVCALLACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	548;"	d
CPU_REG_NVIC_SHCSR_SVCALLPENDED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	538;"	d
CPU_REG_NVIC_SHCSR_SVCALLPENDED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	543;"	d
CPU_REG_NVIC_SHCSR_SVCALLPENDED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	541;"	d
CPU_REG_NVIC_SHCSR_SYSTICKACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	542;"	d
CPU_REG_NVIC_SHCSR_SYSTICKACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	547;"	d
CPU_REG_NVIC_SHCSR_SYSTICKACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	545;"	d
CPU_REG_NVIC_SHCSR_USGFAULTACT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	546;"	d
CPU_REG_NVIC_SHCSR_USGFAULTACT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	551;"	d
CPU_REG_NVIC_SHCSR_USGFAULTACT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	549;"	d
CPU_REG_NVIC_SHCSR_USGFAULTENA	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	535;"	d
CPU_REG_NVIC_SHCSR_USGFAULTENA	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	540;"	d
CPU_REG_NVIC_SHCSR_USGFAULTENA	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	538;"	d
CPU_REG_NVIC_SHCSR_USGFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	541;"	d
CPU_REG_NVIC_SHCSR_USGFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	546;"	d
CPU_REG_NVIC_SHCSR_USGFAULTPENDED	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	544;"	d
CPU_REG_NVIC_SHPRI1	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	446;"	d
CPU_REG_NVIC_SHPRI1	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	446;"	d
CPU_REG_NVIC_SHPRI1	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	449;"	d
CPU_REG_NVIC_SHPRI2	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	447;"	d
CPU_REG_NVIC_SHPRI2	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	447;"	d
CPU_REG_NVIC_SHPRI2	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	450;"	d
CPU_REG_NVIC_SHPRI3	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	448;"	d
CPU_REG_NVIC_SHPRI3	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	448;"	d
CPU_REG_NVIC_SHPRI3	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	451;"	d
CPU_REG_NVIC_ST_CAL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	431;"	d
CPU_REG_NVIC_ST_CAL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	431;"	d
CPU_REG_NVIC_ST_CAL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	434;"	d
CPU_REG_NVIC_ST_CAL_NOREF	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	499;"	d
CPU_REG_NVIC_ST_CAL_NOREF	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	504;"	d
CPU_REG_NVIC_ST_CAL_NOREF	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	502;"	d
CPU_REG_NVIC_ST_CAL_SKEW	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	500;"	d
CPU_REG_NVIC_ST_CAL_SKEW	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	505;"	d
CPU_REG_NVIC_ST_CAL_SKEW	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	503;"	d
CPU_REG_NVIC_ST_CTRL	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	428;"	d
CPU_REG_NVIC_ST_CTRL	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	428;"	d
CPU_REG_NVIC_ST_CTRL	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	431;"	d
CPU_REG_NVIC_ST_CTRL_CLKSOURCE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	493;"	d
CPU_REG_NVIC_ST_CTRL_CLKSOURCE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	498;"	d
CPU_REG_NVIC_ST_CTRL_CLKSOURCE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	496;"	d
CPU_REG_NVIC_ST_CTRL_COUNTFLAG	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	492;"	d
CPU_REG_NVIC_ST_CTRL_COUNTFLAG	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	497;"	d
CPU_REG_NVIC_ST_CTRL_COUNTFLAG	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	495;"	d
CPU_REG_NVIC_ST_CTRL_ENABLE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	495;"	d
CPU_REG_NVIC_ST_CTRL_ENABLE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	500;"	d
CPU_REG_NVIC_ST_CTRL_ENABLE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	498;"	d
CPU_REG_NVIC_ST_CTRL_TICKINT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	494;"	d
CPU_REG_NVIC_ST_CTRL_TICKINT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	499;"	d
CPU_REG_NVIC_ST_CTRL_TICKINT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	497;"	d
CPU_REG_NVIC_ST_CURRENT	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	430;"	d
CPU_REG_NVIC_ST_CURRENT	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	430;"	d
CPU_REG_NVIC_ST_CURRENT	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	433;"	d
CPU_REG_NVIC_ST_RELOAD	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	429;"	d
CPU_REG_NVIC_ST_RELOAD	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	429;"	d
CPU_REG_NVIC_ST_RELOAD	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	432;"	d
CPU_REG_NVIC_SW_TRIG	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	470;"	d
CPU_REG_NVIC_SW_TRIG	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	471;"	d
CPU_REG_NVIC_SW_TRIG	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	473;"	d
CPU_REG_NVIC_VTOR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	442;"	d
CPU_REG_NVIC_VTOR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	442;"	d
CPU_REG_NVIC_VTOR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	445;"	d
CPU_REG_NVIC_VTOR_TBLBASE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	513;"	d
CPU_REG_NVIC_VTOR_TBLBASE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	518;"	d
CPU_REG_NVIC_VTOR_TBLBASE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	516;"	d
CPU_REG_SCB_FPCAR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	485;"	d
CPU_REG_SCB_FPCCR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	484;"	d
CPU_REG_SCB_FPDSCR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	486;"	d
CPU_RevBits	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_RevBits:$/;"	l
CPU_RevBits	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_RevBits:$/;"	l
CPU_RevBits	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_RevBits$/;"	l
CPU_SIZE_T	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_ADDR    CPU_SIZE_T;                                \/* Defines CPU standard 'size_t'   size.                *\/$/;"	t
CPU_SIZE_T	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_ADDR    CPU_SIZE_T;                                \/* Defines CPU standard 'size_t'   size.                *\/$/;"	t
CPU_SIZE_T	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_ADDR    CPU_SIZE_T;                                \/* Defines CPU standard 'size_t'   size.                *\/$/;"	t
CPU_SR	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT32U                 CPU_SR;                     \/* Defines   CPU status register size (see Note #3b).   *\/$/;"	t
CPU_SR	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT32U                 CPU_SR;                     \/* Defines   CPU status register size (see Note #3b).   *\/$/;"	t
CPU_SR	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT32U                 CPU_SR;                     \/* Defines   CPU status register size (see Note #3b).   *\/$/;"	t
CPU_SR_ALLOC	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	301;"	d
CPU_SR_ALLOC	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	303;"	d
CPU_SR_ALLOC	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	301;"	d
CPU_SR_ALLOC	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	303;"	d
CPU_SR_ALLOC	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	304;"	d
CPU_SR_ALLOC	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	306;"	d
CPU_SR_Restore	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_SR_Restore:                                  @ See Note #2.$/;"	l
CPU_SR_Restore	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_SR_Restore                                  ; See Note #2.$/;"	l
CPU_SR_Restore	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_SR_Restore                                  ; See Note #2.$/;"	l
CPU_SR_Save	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_SR_Save:$/;"	l
CPU_SR_Save	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_SR_Save$/;"	l
CPU_SR_Save	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_SR_Save$/;"	l
CPU_STK	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_INT32U             CPU_STK;                        \/* Defines CPU stack word size (in octets).             *\/$/;"	t
CPU_STK	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_INT32U             CPU_STK;                        \/* Defines CPU stack word size (in octets).             *\/$/;"	t
CPU_STK	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_INT32U             CPU_STK;                        \/* Defines CPU stack word size (in octets).             *\/$/;"	t
CPU_STK_GROWTH_HI_TO_LO	.\uC-CPU\cpu_def.h	127;"	d
CPU_STK_GROWTH_LO_TO_HI	.\uC-CPU\cpu_def.h	126;"	d
CPU_STK_GROWTH_NONE	.\uC-CPU\cpu_def.h	125;"	d
CPU_STK_SIZE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef  CPU_ADDR               CPU_STK_SIZE;                   \/* Defines CPU stack      size (in number of CPU_STKs). *\/$/;"	t
CPU_STK_SIZE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef  CPU_ADDR               CPU_STK_SIZE;                   \/* Defines CPU stack      size (in number of CPU_STKs). *\/$/;"	t
CPU_STK_SIZE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef  CPU_ADDR               CPU_STK_SIZE;                   \/* Defines CPU stack      size (in number of CPU_STKs). *\/$/;"	t
CPU_SW_EXCEPTION	.\uC-CPU\cpu_core.h	382;"	d
CPU_SW_Exception	.\uC-CPU\cpu_core.c	/^void  CPU_SW_Exception (void)$/;"	f
CPU_TIME_MEAS_NBR_MAX	.\uC-CPU\cpu_core.h	158;"	d
CPU_TIME_MEAS_NBR_MIN	.\uC-CPU\cpu_core.h	157;"	d
CPU_TS	.\uC-CPU\cpu_core.h	/^typedef  CPU_TS32    CPU_TS;                                    \/* Req'd for backwards-compatibility.                   *\/$/;"	t
CPU_TS32	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT32U  CPU_TS32;$/;"	t
CPU_TS64	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT64U  CPU_TS64;$/;"	t
CPU_TS_32_Accum	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS32         CPU_TS_32_Accum;                 \/* 32-bit accum'd ts  (in ts tmr cnts).                 *\/$/;"	v
CPU_TS_32_TmrPrev	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_TS_32_TmrPrev;               \/* 32-bit ts prev tmr (in ts tmr cnts).                 *\/$/;"	v
CPU_TS_64_Accum	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS64         CPU_TS_64_Accum;                 \/* 64-bit accum'd ts  (in ts tmr cnts).                 *\/$/;"	v
CPU_TS_64_TmrPrev	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR       CPU_TS_64_TmrPrev;               \/* 64-bit ts prev tmr (in ts tmr cnts).                 *\/$/;"	v
CPU_TS_Get32	.\uC-CPU\cpu_core.c	/^CPU_TS32  CPU_TS_Get32 (void)$/;"	f
CPU_TS_Get64	.\uC-CPU\cpu_core.c	/^CPU_TS64  CPU_TS_Get64 (void)$/;"	f
CPU_TS_Init	.\uC-CPU\cpu_core.c	/^static  void  CPU_TS_Init (void)$/;"	f	file:
CPU_TS_TMR	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT08U  CPU_TS_TMR;$/;"	t
CPU_TS_TMR	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT16U  CPU_TS_TMR;$/;"	t
CPU_TS_TMR	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT32U  CPU_TS_TMR;$/;"	t
CPU_TS_TMR	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT64U  CPU_TS_TMR;$/;"	t
CPU_TS_TMR_FREQ	.\uC-CPU\cpu_core.h	/^typedef  CPU_INT32U  CPU_TS_TMR_FREQ;$/;"	t
CPU_TS_TmrFreqGet	.\uC-CPU\cpu_core.c	/^CPU_TS_TMR_FREQ  CPU_TS_TmrFreqGet (CPU_ERR  *p_err)$/;"	f
CPU_TS_TmrFreqSet	.\uC-CPU\cpu_core.c	/^void  CPU_TS_TmrFreqSet (CPU_TS_TMR_FREQ  freq_hz)$/;"	f
CPU_TS_TmrFreq_Hz	.\uC-CPU\cpu_core.h	/^CPU_CORE_EXT  CPU_TS_TMR_FREQ  CPU_TS_TmrFreq_Hz;               \/* CPU ts tmr freq (in Hz).                             *\/$/;"	v
CPU_TS_TmrInit	.\bsp\bsp.c	/^void  CPU_TS_TmrInit (void)$/;"	f
CPU_TS_TmrRd	.\bsp\bsp.c	/^CPU_TS  CPU_TS_TmrRd (void)$/;"	f
CPU_TS_Update	.\uC-CPU\cpu_core.c	/^void  CPU_TS_Update (void)$/;"	f
CPU_TYPE_CREATE	.\uC-CPU\cpu_core.h	454;"	d
CPU_TYPE_CREATE	.\uC-CPU\cpu_core.h	463;"	d
CPU_TYPE_CREATE	.\uC-CPU\cpu_core.h	470;"	d
CPU_TYPE_CREATE	.\uC-CPU\cpu_core.h	476;"	d
CPU_VAL_IGNORED	.\uC-CPU\cpu_core.h	409;"	d
CPU_VAL_UNUSED	.\uC-CPU\cpu_core.h	406;"	d
CPU_VOID	.\uC-CPU\ARM-Cortex-M4\GNU\cpu.h	/^typedef            void        CPU_VOID;$/;"	t
CPU_VOID	.\uC-CPU\ARM-Cortex-M4\IAR\cpu.h	/^typedef            void        CPU_VOID;$/;"	t
CPU_VOID	.\uC-CPU\ARM-Cortex-M4\RealView\cpu.h	/^typedef            void        CPU_VOID;$/;"	t
CPU_WORD_SIZE_08	.\uC-CPU\cpu_def.h	99;"	d
CPU_WORD_SIZE_16	.\uC-CPU\cpu_def.h	100;"	d
CPU_WORD_SIZE_32	.\uC-CPU\cpu_def.h	101;"	d
CPU_WORD_SIZE_64	.\uC-CPU\cpu_def.h	102;"	d
CPU_WaitForExcept	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_WaitForExcept:$/;"	l
CPU_WaitForExcept	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_WaitForExcept:$/;"	l
CPU_WaitForExcept	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_WaitForExcept$/;"	l
CPU_WaitForInt	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_a.asm	/^CPU_WaitForInt:$/;"	l
CPU_WaitForInt	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_a.asm	/^CPU_WaitForInt:$/;"	l
CPU_WaitForInt	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_a.asm	/^CPU_WaitForInt$/;"	l
CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CR;                                     \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DMA_MemMap
CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CR;                                     \/**< I2S Control Register, offset: 0x10 *\/$/;"	m	struct:I2S_MemMap
CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CR;                                     \/**< Main Control Register, offset: 0x0 *\/$/;"	m	struct:ETM_MemMap
CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CR;                                     \/**< RNGB Control Register, offset: 0x8 *\/$/;"	m	struct:RNG_MemMap
CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap
CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap
CR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap
CR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap
CRC	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CRC;                                    \/**< CRC Data Register, offset: 0x0 *\/$/;"	m	union:CRC_MemMap::__anon9
CRCH	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t CRCH;                                   \/**< CRC_CRCH register., offset: 0x2 *\/$/;"	m	struct:CRC_MemMap::__anon9::__anon10
CRCHL	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t CRCHL;                                   \/**< CRC_CRCHL register., offset: 0x2 *\/$/;"	m	struct:CRC_MemMap::__anon9::__anon11
CRCHU	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t CRCHU;                                   \/**< CRC_CRCHU register., offset: 0x3 *\/$/;"	m	struct:CRC_MemMap::__anon9::__anon11
CRCL	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t CRCL;                                   \/**< CRC_CRCL register., offset: 0x0 *\/$/;"	m	struct:CRC_MemMap::__anon9::__anon10
CRCLL	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t CRCLL;                                   \/**< CRC_CRCLL register., offset: 0x0 *\/$/;"	m	struct:CRC_MemMap::__anon9::__anon11
CRCLU	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t CRCLU;                                   \/**< CRC_CRCLU register., offset: 0x1 *\/$/;"	m	struct:CRC_MemMap::__anon9::__anon11
CRCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CRCR;                                   \/**< CRC Register, offset: 0x44 *\/$/;"	m	struct:CAN_MemMap
CRC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	3157;"	d
CRC_CRC	.\bsp\cpu\headers\MK60DZ10.h	3171;"	d
CRC_CRCH	.\bsp\cpu\headers\MK60DZ10.h	3175;"	d
CRC_CRCHL	.\bsp\cpu\headers\MK60DZ10.h	3178;"	d
CRC_CRCHL_CRCHL	.\bsp\cpu\headers\MK60DZ10.h	3087;"	d
CRC_CRCHL_CRCHL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3085;"	d
CRC_CRCHL_CRCHL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3086;"	d
CRC_CRCHL_REG	.\bsp\cpu\headers\MK60DZ10.h	3029;"	d
CRC_CRCHU	.\bsp\cpu\headers\MK60DZ10.h	3179;"	d
CRC_CRCHU_CRCHU	.\bsp\cpu\headers\MK60DZ10.h	3091;"	d
CRC_CRCHU_CRCHU_MASK	.\bsp\cpu\headers\MK60DZ10.h	3089;"	d
CRC_CRCHU_CRCHU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3090;"	d
CRC_CRCHU_REG	.\bsp\cpu\headers\MK60DZ10.h	3030;"	d
CRC_CRCH_CRCH	.\bsp\cpu\headers\MK60DZ10.h	3075;"	d
CRC_CRCH_CRCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	3073;"	d
CRC_CRCH_CRCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3074;"	d
CRC_CRCH_REG	.\bsp\cpu\headers\MK60DZ10.h	3026;"	d
CRC_CRCL	.\bsp\cpu\headers\MK60DZ10.h	3174;"	d
CRC_CRCLL	.\bsp\cpu\headers\MK60DZ10.h	3176;"	d
CRC_CRCLL_CRCLL	.\bsp\cpu\headers\MK60DZ10.h	3079;"	d
CRC_CRCLL_CRCLL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3077;"	d
CRC_CRCLL_CRCLL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3078;"	d
CRC_CRCLL_REG	.\bsp\cpu\headers\MK60DZ10.h	3027;"	d
CRC_CRCLU	.\bsp\cpu\headers\MK60DZ10.h	3177;"	d
CRC_CRCLU_CRCLU	.\bsp\cpu\headers\MK60DZ10.h	3083;"	d
CRC_CRCLU_CRCLU_MASK	.\bsp\cpu\headers\MK60DZ10.h	3081;"	d
CRC_CRCLU_CRCLU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3082;"	d
CRC_CRCLU_REG	.\bsp\cpu\headers\MK60DZ10.h	3028;"	d
CRC_CRCL_CRCL	.\bsp\cpu\headers\MK60DZ10.h	3071;"	d
CRC_CRCL_CRCL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3069;"	d
CRC_CRCL_CRCL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3070;"	d
CRC_CRCL_REG	.\bsp\cpu\headers\MK60DZ10.h	3025;"	d
CRC_CRC_HL	.\bsp\cpu\headers\MK60DZ10.h	3064;"	d
CRC_CRC_HL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3062;"	d
CRC_CRC_HL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3063;"	d
CRC_CRC_HU	.\bsp\cpu\headers\MK60DZ10.h	3067;"	d
CRC_CRC_HU_MASK	.\bsp\cpu\headers\MK60DZ10.h	3065;"	d
CRC_CRC_HU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3066;"	d
CRC_CRC_LL	.\bsp\cpu\headers\MK60DZ10.h	3058;"	d
CRC_CRC_LL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3056;"	d
CRC_CRC_LL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3057;"	d
CRC_CRC_LU	.\bsp\cpu\headers\MK60DZ10.h	3061;"	d
CRC_CRC_LU_MASK	.\bsp\cpu\headers\MK60DZ10.h	3059;"	d
CRC_CRC_LU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3060;"	d
CRC_CRC_REG	.\bsp\cpu\headers\MK60DZ10.h	3024;"	d
CRC_CTRL	.\bsp\cpu\headers\MK60DZ10.h	3173;"	d
CRC_CTRLHU	.\bsp\cpu\headers\MK60DZ10.h	3186;"	d
CRC_CTRLHU_FXOR_MASK	.\bsp\cpu\headers\MK60DZ10.h	3141;"	d
CRC_CTRLHU_FXOR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3142;"	d
CRC_CTRLHU_REG	.\bsp\cpu\headers\MK60DZ10.h	3039;"	d
CRC_CTRLHU_TCRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	3137;"	d
CRC_CTRLHU_TCRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3138;"	d
CRC_CTRLHU_TOT	.\bsp\cpu\headers\MK60DZ10.h	3148;"	d
CRC_CTRLHU_TOTR	.\bsp\cpu\headers\MK60DZ10.h	3145;"	d
CRC_CTRLHU_TOTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	3143;"	d
CRC_CTRLHU_TOTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3144;"	d
CRC_CTRLHU_TOT_MASK	.\bsp\cpu\headers\MK60DZ10.h	3146;"	d
CRC_CTRLHU_TOT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3147;"	d
CRC_CTRLHU_WAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	3139;"	d
CRC_CTRLHU_WAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3140;"	d
CRC_CTRL_FXOR_MASK	.\bsp\cpu\headers\MK60DZ10.h	3128;"	d
CRC_CTRL_FXOR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3129;"	d
CRC_CTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	3038;"	d
CRC_CTRL_TCRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	3124;"	d
CRC_CTRL_TCRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3125;"	d
CRC_CTRL_TOT	.\bsp\cpu\headers\MK60DZ10.h	3135;"	d
CRC_CTRL_TOTR	.\bsp\cpu\headers\MK60DZ10.h	3132;"	d
CRC_CTRL_TOTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	3130;"	d
CRC_CTRL_TOTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3131;"	d
CRC_CTRL_TOT_MASK	.\bsp\cpu\headers\MK60DZ10.h	3133;"	d
CRC_CTRL_TOT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3134;"	d
CRC_CTRL_WAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	3126;"	d
CRC_CTRL_WAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3127;"	d
CRC_GPOLY	.\bsp\cpu\headers\MK60DZ10.h	3172;"	d
CRC_GPOLYH	.\bsp\cpu\headers\MK60DZ10.h	3181;"	d
CRC_GPOLYHL	.\bsp\cpu\headers\MK60DZ10.h	3184;"	d
CRC_GPOLYHL_GPOLYHL	.\bsp\cpu\headers\MK60DZ10.h	3118;"	d
CRC_GPOLYHL_GPOLYHL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3116;"	d
CRC_GPOLYHL_GPOLYHL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3117;"	d
CRC_GPOLYHL_REG	.\bsp\cpu\headers\MK60DZ10.h	3036;"	d
CRC_GPOLYHU	.\bsp\cpu\headers\MK60DZ10.h	3185;"	d
CRC_GPOLYHU_GPOLYHU	.\bsp\cpu\headers\MK60DZ10.h	3122;"	d
CRC_GPOLYHU_GPOLYHU_MASK	.\bsp\cpu\headers\MK60DZ10.h	3120;"	d
CRC_GPOLYHU_GPOLYHU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3121;"	d
CRC_GPOLYHU_REG	.\bsp\cpu\headers\MK60DZ10.h	3037;"	d
CRC_GPOLYH_GPOLYH	.\bsp\cpu\headers\MK60DZ10.h	3106;"	d
CRC_GPOLYH_GPOLYH_MASK	.\bsp\cpu\headers\MK60DZ10.h	3104;"	d
CRC_GPOLYH_GPOLYH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3105;"	d
CRC_GPOLYH_REG	.\bsp\cpu\headers\MK60DZ10.h	3033;"	d
CRC_GPOLYL	.\bsp\cpu\headers\MK60DZ10.h	3180;"	d
CRC_GPOLYLL	.\bsp\cpu\headers\MK60DZ10.h	3182;"	d
CRC_GPOLYLL_GPOLYLL	.\bsp\cpu\headers\MK60DZ10.h	3110;"	d
CRC_GPOLYLL_GPOLYLL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3108;"	d
CRC_GPOLYLL_GPOLYLL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3109;"	d
CRC_GPOLYLL_REG	.\bsp\cpu\headers\MK60DZ10.h	3034;"	d
CRC_GPOLYLU	.\bsp\cpu\headers\MK60DZ10.h	3183;"	d
CRC_GPOLYLU_GPOLYLU	.\bsp\cpu\headers\MK60DZ10.h	3114;"	d
CRC_GPOLYLU_GPOLYLU_MASK	.\bsp\cpu\headers\MK60DZ10.h	3112;"	d
CRC_GPOLYLU_GPOLYLU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3113;"	d
CRC_GPOLYLU_REG	.\bsp\cpu\headers\MK60DZ10.h	3035;"	d
CRC_GPOLYL_GPOLYL	.\bsp\cpu\headers\MK60DZ10.h	3102;"	d
CRC_GPOLYL_GPOLYL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3100;"	d
CRC_GPOLYL_GPOLYL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3101;"	d
CRC_GPOLYL_REG	.\bsp\cpu\headers\MK60DZ10.h	3032;"	d
CRC_GPOLY_HIGH	.\bsp\cpu\headers\MK60DZ10.h	3098;"	d
CRC_GPOLY_HIGH_MASK	.\bsp\cpu\headers\MK60DZ10.h	3096;"	d
CRC_GPOLY_HIGH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3097;"	d
CRC_GPOLY_LOW	.\bsp\cpu\headers\MK60DZ10.h	3095;"	d
CRC_GPOLY_LOW_MASK	.\bsp\cpu\headers\MK60DZ10.h	3093;"	d
CRC_GPOLY_LOW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3094;"	d
CRC_GPOLY_REG	.\bsp\cpu\headers\MK60DZ10.h	3031;"	d
CRC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct CRC_MemMap {$/;"	s
CRC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *CRC_MemMapPtr;$/;"	t
CRS	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CRS;                                    \/**< Control Register, array offset: 0x10, array step: 0x100 *\/$/;"	m	struct:AXBS_MemMap::__anon7
CS	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CS;                                     \/**< Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::__anon8
CS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CS;                                      \/**< LLWU Control and Status Register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap
CS	.\bsp\cpu\headers\MK60DZ10.h	/^  } CS[6];$/;"	m	struct:FB_MemMap	typeref:struct:FB_MemMap::__anon25
CSAR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CSAR;                                   \/**< Chip select address register, array offset: 0x0, array step: 0xC *\/$/;"	m	struct:FB_MemMap::__anon25
CSCR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CSCR;                                   \/**< Chip select control register, array offset: 0x8, array step: 0xC *\/$/;"	m	struct:FB_MemMap::__anon25
CSMR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CSMR;                                   \/**< Chip select mask register, array offset: 0x4, array step: 0xC *\/$/;"	m	struct:FB_MemMap::__anon25
CSPMCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CSPMCR;                                 \/**< Chip select port multiplexing control register, offset: 0x60 *\/$/;"	m	struct:FB_MemMap
CSPSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CSPSR;                                  \/**< Current Parallel Port Size Register, offset: 0x4 *\/$/;"	m	struct:TPIU_MemMap
CSR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint16_t CSR;                                    \/**< TCD Control and Status, array offset: 0x101C, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
CSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap
CSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap
CTAR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CTAR[2];                                \/**< DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 *\/$/;"	m	union:SPI_MemMap::__anon33
CTAR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CTAR_SLAVE[1];                          \/**< DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 *\/$/;"	m	union:SPI_MemMap::__anon33
CTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CTL;                                    \/**< Control Register, offset: 0x20 *\/$/;"	m	struct:ETB_MemMap
CTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CTL;                                     \/**< Control Register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap
CTRL	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CTRL;                                   \/**< CRC Control Register, offset: 0x8 *\/$/;"	m	union:CRC_MemMap::__anon15
CTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap
CTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:FPB_MemMap
CTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t CTRL;                                    \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:EWM_MemMap
CTRL1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CTRL1;                                  \/**< Control 1 Register, offset: 0x4 *\/$/;"	m	struct:CAN_MemMap
CTRL2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CTRL2;                                  \/**< Control 2 Register, offset: 0x34 *\/$/;"	m	struct:CAN_MemMap
CTRLHU	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t CTRLHU;                                  \/**< CRC_CTRLHU register., offset: 0xB *\/$/;"	m	struct:CRC_MemMap::__anon15::__anon16
CTRL_ACCESS8BIT	.\bsp\cpu\headers\MK60DZ10.h	/^    } CTRL_ACCESS8BIT;$/;"	m	union:CRC_MemMap::__anon15	typeref:struct:CRC_MemMap::__anon15::__anon16
CV1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CV1;                                    \/**< Compare value registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap
CV2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CV2;                                    \/**< Compare value registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap
CVAL	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon32
CVR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap
CYCCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t CYCCNT;                                 \/**< Cycle Count Register, offset: 0x4 *\/$/;"	m	struct:DWT_MemMap
CallbackPtr	.\uCOS-III\Source\os.h	/^    OS_TMR_CALLBACK_PTR  CallbackPtr;                       \/* Function to call when timer expires                    *\/$/;"	m	struct:os_tmr
CallbackPtrArg	.\uCOS-III\Source\os.h	/^    void                *CallbackPtrArg;                    \/* Argument to pass to function when timer expires        *\/$/;"	m	struct:os_tmr
Chk_Align_16	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Chk_Align_16:                               ; check if both dest & src 16-bit aligned$/;"	l
Chk_Align_16	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Chk_Align_16                                ; check if both dest & src 16-bit aligned$/;"	l
Chk_Align_32	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Chk_Align_32:                               ; check if both dest & src 32-bit aligned$/;"	l
Chk_Align_32	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Chk_Align_32                                ; check if both dest & src 32-bit aligned$/;"	l
CnSC	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:FTM_MemMap::__anon27
CnV	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:FTM_MemMap::__anon27
Copy_08_1	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_08_1:$/;"	l
Copy_08_1	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_08_1$/;"	l
Copy_08_2	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_08_2:$/;"	l
Copy_08_2	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_08_2$/;"	l
Copy_16_1	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_16_1:$/;"	l
Copy_16_1	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_16_1$/;"	l
Copy_16_2	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_16_2:$/;"	l
Copy_16_2	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_16_2$/;"	l
Copy_32_1	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_32_1:$/;"	l
Copy_32_1	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_32_1$/;"	l
Copy_32_2	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_32_2:$/;"	l
Copy_32_2	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_32_2$/;"	l
Copy_32_3	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Copy_32_3:$/;"	l
Copy_32_3	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Copy_32_3$/;"	l
CoreDebug_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	3257;"	d
CoreDebug_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct CoreDebug_MemMap {$/;"	s
CoreDebug_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_base_DCRDR_REG	.\bsp\cpu\headers\MK60DZ10.h	3232;"	d
CoreDebug_base_DCRSR_REG	.\bsp\cpu\headers\MK60DZ10.h	3231;"	d
CoreDebug_base_DEMCR_REG	.\bsp\cpu\headers\MK60DZ10.h	3233;"	d
CoreDebug_base_DHCSR_Read_REG	.\bsp\cpu\headers\MK60DZ10.h	3229;"	d
CoreDebug_base_DHCSR_Write_REG	.\bsp\cpu\headers\MK60DZ10.h	3230;"	d
Ctr	.\uCOS-III\Source\os.h	/^    OS_SEM_CTR           Ctr;$/;"	m	struct:os_sem
CtxSwCtr	.\uCOS-III\Source\os.h	/^    OS_CTX_SW_CTR        CtxSwCtr;                          \/* Number of time the task was switched in                *\/$/;"	m	struct:os_tcb
CyclesDelta	.\uCOS-III\Source\os.h	/^    CPU_TS               CyclesDelta;                       \/* value of OS_TS_GET() - .CyclesStart                    *\/$/;"	m	struct:os_tcb
CyclesStart	.\uCOS-III\Source\os.h	/^    CPU_TS               CyclesStart;                       \/* Snapshot of cycle counter at start of task resumption  *\/$/;"	m	struct:os_tcb
CyclesTotal	.\uCOS-III\Source\os.h	/^    OS_CYCLES            CyclesTotal;                       \/* Total number of # of cycles the task has been running  *\/$/;"	m	struct:os_tcb
CyclesTotalPrev	.\uCOS-III\Source\os.h	/^    OS_CYCLES            CyclesTotalPrev;                   \/* Snapshot of previous # of cycles                       *\/$/;"	m	struct:os_tcb
D	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap
D	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap
DAC	.\bsp\cpu\headers\MK60DZ10.h	/^  } DAC[2];$/;"	m	struct:PDB_MemMap	typeref:struct:PDB_MemMap::__anon31
DAC0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	3398;"	d
DAC0_C0	.\bsp\cpu\headers\MK60DZ10.h	3447;"	d
DAC0_C1	.\bsp\cpu\headers\MK60DZ10.h	3448;"	d
DAC0_C2	.\bsp\cpu\headers\MK60DZ10.h	3449;"	d
DAC0_DAT0H	.\bsp\cpu\headers\MK60DZ10.h	3415;"	d
DAC0_DAT0L	.\bsp\cpu\headers\MK60DZ10.h	3414;"	d
DAC0_DAT10H	.\bsp\cpu\headers\MK60DZ10.h	3435;"	d
DAC0_DAT10L	.\bsp\cpu\headers\MK60DZ10.h	3434;"	d
DAC0_DAT11H	.\bsp\cpu\headers\MK60DZ10.h	3437;"	d
DAC0_DAT11L	.\bsp\cpu\headers\MK60DZ10.h	3436;"	d
DAC0_DAT12H	.\bsp\cpu\headers\MK60DZ10.h	3439;"	d
DAC0_DAT12L	.\bsp\cpu\headers\MK60DZ10.h	3438;"	d
DAC0_DAT13H	.\bsp\cpu\headers\MK60DZ10.h	3441;"	d
DAC0_DAT13L	.\bsp\cpu\headers\MK60DZ10.h	3440;"	d
DAC0_DAT14H	.\bsp\cpu\headers\MK60DZ10.h	3443;"	d
DAC0_DAT14L	.\bsp\cpu\headers\MK60DZ10.h	3442;"	d
DAC0_DAT15H	.\bsp\cpu\headers\MK60DZ10.h	3445;"	d
DAC0_DAT15L	.\bsp\cpu\headers\MK60DZ10.h	3444;"	d
DAC0_DAT1H	.\bsp\cpu\headers\MK60DZ10.h	3417;"	d
DAC0_DAT1L	.\bsp\cpu\headers\MK60DZ10.h	3416;"	d
DAC0_DAT2H	.\bsp\cpu\headers\MK60DZ10.h	3419;"	d
DAC0_DAT2L	.\bsp\cpu\headers\MK60DZ10.h	3418;"	d
DAC0_DAT3H	.\bsp\cpu\headers\MK60DZ10.h	3421;"	d
DAC0_DAT3L	.\bsp\cpu\headers\MK60DZ10.h	3420;"	d
DAC0_DAT4H	.\bsp\cpu\headers\MK60DZ10.h	3423;"	d
DAC0_DAT4L	.\bsp\cpu\headers\MK60DZ10.h	3422;"	d
DAC0_DAT5H	.\bsp\cpu\headers\MK60DZ10.h	3425;"	d
DAC0_DAT5L	.\bsp\cpu\headers\MK60DZ10.h	3424;"	d
DAC0_DAT6H	.\bsp\cpu\headers\MK60DZ10.h	3427;"	d
DAC0_DAT6L	.\bsp\cpu\headers\MK60DZ10.h	3426;"	d
DAC0_DAT7H	.\bsp\cpu\headers\MK60DZ10.h	3429;"	d
DAC0_DAT7L	.\bsp\cpu\headers\MK60DZ10.h	3428;"	d
DAC0_DAT8H	.\bsp\cpu\headers\MK60DZ10.h	3431;"	d
DAC0_DAT8L	.\bsp\cpu\headers\MK60DZ10.h	3430;"	d
DAC0_DAT9H	.\bsp\cpu\headers\MK60DZ10.h	3433;"	d
DAC0_DAT9L	.\bsp\cpu\headers\MK60DZ10.h	3432;"	d
DAC0_DATH	.\bsp\cpu\headers\MK60DZ10.h	3491;"	d
DAC0_DATL	.\bsp\cpu\headers\MK60DZ10.h	3489;"	d
DAC0_SR	.\bsp\cpu\headers\MK60DZ10.h	3446;"	d
DAC1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	3400;"	d
DAC1_C0	.\bsp\cpu\headers\MK60DZ10.h	3484;"	d
DAC1_C1	.\bsp\cpu\headers\MK60DZ10.h	3485;"	d
DAC1_C2	.\bsp\cpu\headers\MK60DZ10.h	3486;"	d
DAC1_DAT0H	.\bsp\cpu\headers\MK60DZ10.h	3452;"	d
DAC1_DAT0L	.\bsp\cpu\headers\MK60DZ10.h	3451;"	d
DAC1_DAT10H	.\bsp\cpu\headers\MK60DZ10.h	3472;"	d
DAC1_DAT10L	.\bsp\cpu\headers\MK60DZ10.h	3471;"	d
DAC1_DAT11H	.\bsp\cpu\headers\MK60DZ10.h	3474;"	d
DAC1_DAT11L	.\bsp\cpu\headers\MK60DZ10.h	3473;"	d
DAC1_DAT12H	.\bsp\cpu\headers\MK60DZ10.h	3476;"	d
DAC1_DAT12L	.\bsp\cpu\headers\MK60DZ10.h	3475;"	d
DAC1_DAT13H	.\bsp\cpu\headers\MK60DZ10.h	3478;"	d
DAC1_DAT13L	.\bsp\cpu\headers\MK60DZ10.h	3477;"	d
DAC1_DAT14H	.\bsp\cpu\headers\MK60DZ10.h	3480;"	d
DAC1_DAT14L	.\bsp\cpu\headers\MK60DZ10.h	3479;"	d
DAC1_DAT15H	.\bsp\cpu\headers\MK60DZ10.h	3482;"	d
DAC1_DAT15L	.\bsp\cpu\headers\MK60DZ10.h	3481;"	d
DAC1_DAT1H	.\bsp\cpu\headers\MK60DZ10.h	3454;"	d
DAC1_DAT1L	.\bsp\cpu\headers\MK60DZ10.h	3453;"	d
DAC1_DAT2H	.\bsp\cpu\headers\MK60DZ10.h	3456;"	d
DAC1_DAT2L	.\bsp\cpu\headers\MK60DZ10.h	3455;"	d
DAC1_DAT3H	.\bsp\cpu\headers\MK60DZ10.h	3458;"	d
DAC1_DAT3L	.\bsp\cpu\headers\MK60DZ10.h	3457;"	d
DAC1_DAT4H	.\bsp\cpu\headers\MK60DZ10.h	3460;"	d
DAC1_DAT4L	.\bsp\cpu\headers\MK60DZ10.h	3459;"	d
DAC1_DAT5H	.\bsp\cpu\headers\MK60DZ10.h	3462;"	d
DAC1_DAT5L	.\bsp\cpu\headers\MK60DZ10.h	3461;"	d
DAC1_DAT6H	.\bsp\cpu\headers\MK60DZ10.h	3464;"	d
DAC1_DAT6L	.\bsp\cpu\headers\MK60DZ10.h	3463;"	d
DAC1_DAT7H	.\bsp\cpu\headers\MK60DZ10.h	3466;"	d
DAC1_DAT7L	.\bsp\cpu\headers\MK60DZ10.h	3465;"	d
DAC1_DAT8H	.\bsp\cpu\headers\MK60DZ10.h	3468;"	d
DAC1_DAT8L	.\bsp\cpu\headers\MK60DZ10.h	3467;"	d
DAC1_DAT9H	.\bsp\cpu\headers\MK60DZ10.h	3470;"	d
DAC1_DAT9L	.\bsp\cpu\headers\MK60DZ10.h	3469;"	d
DAC1_DATH	.\bsp\cpu\headers\MK60DZ10.h	3492;"	d
DAC1_DATL	.\bsp\cpu\headers\MK60DZ10.h	3490;"	d
DAC1_SR	.\bsp\cpu\headers\MK60DZ10.h	3483;"	d
DACCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap
DAC_C0_DACBBIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3356;"	d
DAC_C0_DACBBIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3357;"	d
DAC_C0_DACBTIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3358;"	d
DAC_C0_DACBTIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3359;"	d
DAC_C0_DACBWIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3360;"	d
DAC_C0_DACBWIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3361;"	d
DAC_C0_DACEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3370;"	d
DAC_C0_DACEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3371;"	d
DAC_C0_DACRFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	3368;"	d
DAC_C0_DACRFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3369;"	d
DAC_C0_DACSWTRG_MASK	.\bsp\cpu\headers\MK60DZ10.h	3364;"	d
DAC_C0_DACSWTRG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3365;"	d
DAC_C0_DACTRGSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	3366;"	d
DAC_C0_DACTRGSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3367;"	d
DAC_C0_LPEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3362;"	d
DAC_C0_LPEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3363;"	d
DAC_C0_REG	.\bsp\cpu\headers\MK60DZ10.h	3322;"	d
DAC_C1_DACBFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3373;"	d
DAC_C1_DACBFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3374;"	d
DAC_C1_DACBFMD	.\bsp\cpu\headers\MK60DZ10.h	3377;"	d
DAC_C1_DACBFMD_MASK	.\bsp\cpu\headers\MK60DZ10.h	3375;"	d
DAC_C1_DACBFMD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3376;"	d
DAC_C1_DACBFWM	.\bsp\cpu\headers\MK60DZ10.h	3380;"	d
DAC_C1_DACBFWM_MASK	.\bsp\cpu\headers\MK60DZ10.h	3378;"	d
DAC_C1_DACBFWM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3379;"	d
DAC_C1_DMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3381;"	d
DAC_C1_DMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3382;"	d
DAC_C1_REG	.\bsp\cpu\headers\MK60DZ10.h	3323;"	d
DAC_C2_DACBFRP	.\bsp\cpu\headers\MK60DZ10.h	3389;"	d
DAC_C2_DACBFRP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3387;"	d
DAC_C2_DACBFRP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3388;"	d
DAC_C2_DACBFUP	.\bsp\cpu\headers\MK60DZ10.h	3386;"	d
DAC_C2_DACBFUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3384;"	d
DAC_C2_DACBFUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3385;"	d
DAC_C2_REG	.\bsp\cpu\headers\MK60DZ10.h	3324;"	d
DAC_DATH_DATA	.\bsp\cpu\headers\MK60DZ10.h	3347;"	d
DAC_DATH_DATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3345;"	d
DAC_DATH_DATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3346;"	d
DAC_DATH_REG	.\bsp\cpu\headers\MK60DZ10.h	3320;"	d
DAC_DATL_DATA	.\bsp\cpu\headers\MK60DZ10.h	3343;"	d
DAC_DATL_DATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3341;"	d
DAC_DATL_DATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3342;"	d
DAC_DATL_REG	.\bsp\cpu\headers\MK60DZ10.h	3319;"	d
DAC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct DAC_MemMap {$/;"	s
DAC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *DAC_MemMapPtr;$/;"	t
DAC_SR_DACBFRPBF_MASK	.\bsp\cpu\headers\MK60DZ10.h	3349;"	d
DAC_SR_DACBFRPBF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3350;"	d
DAC_SR_DACBFRPTF_MASK	.\bsp\cpu\headers\MK60DZ10.h	3351;"	d
DAC_SR_DACBFRPTF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3352;"	d
DAC_SR_DACBFWMF_MASK	.\bsp\cpu\headers\MK60DZ10.h	3353;"	d
DAC_SR_DACBFWMF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3354;"	d
DAC_SR_REG	.\bsp\cpu\headers\MK60DZ10.h	3321;"	d
DADDR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t DADDR;                                  \/**< TCD Destination Address, array offset: 0x1010, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
DAT	.\bsp\cpu\headers\MK60DZ10.h	/^  } DAT[16];$/;"	m	struct:DAC_MemMap	typeref:struct:DAC_MemMap::__anon18
DATA_L	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t DATA_L;                                 \/**< Cache Data Storage (lower word), array offset: 0x204, array step: index*0x40, index2*0x8 *\/$/;"	m	struct:FMC_MemMap::__anon26
DATA_U	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t DATA_U;                                 \/**< Cache Data Storage (upper word), array offset: 0x200, array step: index*0x40, index2*0x8 *\/$/;"	m	struct:FMC_MemMap::__anon26
DATH	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon18
DATL	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon18
DATPORT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DATPORT;                                \/**< Buffer Data Port Register, offset: 0x20 *\/$/;"	m	struct:SDHC_MemMap
DBGMCU_CR	.\bsp\bsp.c	102;"	d	file:
DBGMCU_CR_TRACE_IOEN_MASK	.\bsp\bsp.c	111;"	d	file:
DBGMCU_CR_TRACE_MODE_ASYNC	.\bsp\bsp.c	112;"	d	file:
DBGMCU_CR_TRACE_MODE_MASK	.\bsp\bsp.c	116;"	d	file:
DBGMCU_CR_TRACE_MODE_SYNC_01	.\bsp\bsp.c	113;"	d	file:
DBGMCU_CR_TRACE_MODE_SYNC_02	.\bsp\bsp.c	114;"	d	file:
DBGMCU_CR_TRACE_MODE_SYNC_04	.\bsp\bsp.c	115;"	d	file:
DCHPRI0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI0;                                 \/**< Channel n Priority Register, offset: 0x103 *\/$/;"	m	struct:DMA_MemMap
DCHPRI1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI1;                                 \/**< Channel n Priority Register, offset: 0x102 *\/$/;"	m	struct:DMA_MemMap
DCHPRI10	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI10;                                \/**< Channel n Priority Register, offset: 0x109 *\/$/;"	m	struct:DMA_MemMap
DCHPRI11	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI11;                                \/**< Channel n Priority Register, offset: 0x108 *\/$/;"	m	struct:DMA_MemMap
DCHPRI12	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI12;                                \/**< Channel n Priority Register, offset: 0x10F *\/$/;"	m	struct:DMA_MemMap
DCHPRI13	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI13;                                \/**< Channel n Priority Register, offset: 0x10E *\/$/;"	m	struct:DMA_MemMap
DCHPRI14	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI14;                                \/**< Channel n Priority Register, offset: 0x10D *\/$/;"	m	struct:DMA_MemMap
DCHPRI15	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI15;                                \/**< Channel n Priority Register, offset: 0x10C *\/$/;"	m	struct:DMA_MemMap
DCHPRI2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI2;                                 \/**< Channel n Priority Register, offset: 0x101 *\/$/;"	m	struct:DMA_MemMap
DCHPRI3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI3;                                 \/**< Channel n Priority Register, offset: 0x100 *\/$/;"	m	struct:DMA_MemMap
DCHPRI4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI4;                                 \/**< Channel n Priority Register, offset: 0x107 *\/$/;"	m	struct:DMA_MemMap
DCHPRI5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI5;                                 \/**< Channel n Priority Register, offset: 0x106 *\/$/;"	m	struct:DMA_MemMap
DCHPRI6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI6;                                 \/**< Channel n Priority Register, offset: 0x105 *\/$/;"	m	struct:DMA_MemMap
DCHPRI7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI7;                                 \/**< Channel n Priority Register, offset: 0x104 *\/$/;"	m	struct:DMA_MemMap
DCHPRI8	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI8;                                 \/**< Channel n Priority Register, offset: 0x10B *\/$/;"	m	struct:DMA_MemMap
DCHPRI9	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DCHPRI9;                                 \/**< Channel n Priority Register, offset: 0x10A *\/$/;"	m	struct:DMA_MemMap
DCRDR	.\bsp\cpu\headers\MK60DZ10.h	3274;"	d
DCRSR	.\bsp\cpu\headers\MK60DZ10.h	3273;"	d
DEADTIME	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEADTIME;                               \/**< Deadtime Insertion Control, offset: 0x68 *\/$/;"	m	struct:FTM_MemMap
DEBUG	.\bsp\common\common.h	15;"	d
DEBUG_PRINT	.\bsp\common\common.h	16;"	d
DEBUG_PRINT	.\bsp\platforms\k60_tower.h	16;"	d
DEF_ABS	.\uC-LIB\lib_def.h	1284;"	d
DEF_ACTIVE	.\uC-LIB\lib_def.h	155;"	d
DEF_ALIGN_MAX_NBR_OCTETS	.\uC-LIB\lib_def.h	247;"	d
DEF_BIT	.\uC-LIB\lib_def.h	566;"	d
DEF_BIT08	.\uC-LIB\lib_def.h	594;"	d
DEF_BIT16	.\uC-LIB\lib_def.h	596;"	d
DEF_BIT32	.\uC-LIB\lib_def.h	598;"	d
DEF_BIT64	.\uC-LIB\lib_def.h	600;"	d
DEF_BIT_00	.\uC-LIB\lib_def.h	173;"	d
DEF_BIT_01	.\uC-LIB\lib_def.h	174;"	d
DEF_BIT_02	.\uC-LIB\lib_def.h	175;"	d
DEF_BIT_03	.\uC-LIB\lib_def.h	176;"	d
DEF_BIT_04	.\uC-LIB\lib_def.h	177;"	d
DEF_BIT_05	.\uC-LIB\lib_def.h	178;"	d
DEF_BIT_06	.\uC-LIB\lib_def.h	179;"	d
DEF_BIT_07	.\uC-LIB\lib_def.h	180;"	d
DEF_BIT_08	.\uC-LIB\lib_def.h	182;"	d
DEF_BIT_09	.\uC-LIB\lib_def.h	183;"	d
DEF_BIT_10	.\uC-LIB\lib_def.h	184;"	d
DEF_BIT_11	.\uC-LIB\lib_def.h	185;"	d
DEF_BIT_12	.\uC-LIB\lib_def.h	186;"	d
DEF_BIT_13	.\uC-LIB\lib_def.h	187;"	d
DEF_BIT_14	.\uC-LIB\lib_def.h	188;"	d
DEF_BIT_15	.\uC-LIB\lib_def.h	189;"	d
DEF_BIT_16	.\uC-LIB\lib_def.h	191;"	d
DEF_BIT_17	.\uC-LIB\lib_def.h	192;"	d
DEF_BIT_18	.\uC-LIB\lib_def.h	193;"	d
DEF_BIT_19	.\uC-LIB\lib_def.h	194;"	d
DEF_BIT_20	.\uC-LIB\lib_def.h	195;"	d
DEF_BIT_21	.\uC-LIB\lib_def.h	196;"	d
DEF_BIT_22	.\uC-LIB\lib_def.h	197;"	d
DEF_BIT_23	.\uC-LIB\lib_def.h	198;"	d
DEF_BIT_24	.\uC-LIB\lib_def.h	200;"	d
DEF_BIT_25	.\uC-LIB\lib_def.h	201;"	d
DEF_BIT_26	.\uC-LIB\lib_def.h	202;"	d
DEF_BIT_27	.\uC-LIB\lib_def.h	203;"	d
DEF_BIT_28	.\uC-LIB\lib_def.h	204;"	d
DEF_BIT_29	.\uC-LIB\lib_def.h	205;"	d
DEF_BIT_30	.\uC-LIB\lib_def.h	206;"	d
DEF_BIT_31	.\uC-LIB\lib_def.h	207;"	d
DEF_BIT_32	.\uC-LIB\lib_def.h	209;"	d
DEF_BIT_33	.\uC-LIB\lib_def.h	210;"	d
DEF_BIT_34	.\uC-LIB\lib_def.h	211;"	d
DEF_BIT_35	.\uC-LIB\lib_def.h	212;"	d
DEF_BIT_36	.\uC-LIB\lib_def.h	213;"	d
DEF_BIT_37	.\uC-LIB\lib_def.h	214;"	d
DEF_BIT_38	.\uC-LIB\lib_def.h	215;"	d
DEF_BIT_39	.\uC-LIB\lib_def.h	216;"	d
DEF_BIT_40	.\uC-LIB\lib_def.h	218;"	d
DEF_BIT_41	.\uC-LIB\lib_def.h	219;"	d
DEF_BIT_42	.\uC-LIB\lib_def.h	220;"	d
DEF_BIT_43	.\uC-LIB\lib_def.h	221;"	d
DEF_BIT_44	.\uC-LIB\lib_def.h	222;"	d
DEF_BIT_45	.\uC-LIB\lib_def.h	223;"	d
DEF_BIT_46	.\uC-LIB\lib_def.h	224;"	d
DEF_BIT_47	.\uC-LIB\lib_def.h	225;"	d
DEF_BIT_48	.\uC-LIB\lib_def.h	227;"	d
DEF_BIT_49	.\uC-LIB\lib_def.h	228;"	d
DEF_BIT_50	.\uC-LIB\lib_def.h	229;"	d
DEF_BIT_51	.\uC-LIB\lib_def.h	230;"	d
DEF_BIT_52	.\uC-LIB\lib_def.h	231;"	d
DEF_BIT_53	.\uC-LIB\lib_def.h	232;"	d
DEF_BIT_54	.\uC-LIB\lib_def.h	233;"	d
DEF_BIT_55	.\uC-LIB\lib_def.h	234;"	d
DEF_BIT_56	.\uC-LIB\lib_def.h	236;"	d
DEF_BIT_57	.\uC-LIB\lib_def.h	237;"	d
DEF_BIT_58	.\uC-LIB\lib_def.h	238;"	d
DEF_BIT_59	.\uC-LIB\lib_def.h	239;"	d
DEF_BIT_60	.\uC-LIB\lib_def.h	240;"	d
DEF_BIT_61	.\uC-LIB\lib_def.h	241;"	d
DEF_BIT_62	.\uC-LIB\lib_def.h	242;"	d
DEF_BIT_63	.\uC-LIB\lib_def.h	243;"	d
DEF_BIT_CLR	.\uC-LIB\lib_def.h	868;"	d
DEF_BIT_CLR	.\uC-LIB\lib_def.h	873;"	d
DEF_BIT_CLR	.\uC-LIB\lib_def.h	879;"	d
DEF_BIT_CLR	.\uC-LIB\lib_def.h	886;"	d
DEF_BIT_CLR_08	.\uC-LIB\lib_def.h	839;"	d
DEF_BIT_CLR_16	.\uC-LIB\lib_def.h	841;"	d
DEF_BIT_CLR_32	.\uC-LIB\lib_def.h	843;"	d
DEF_BIT_CLR_64	.\uC-LIB\lib_def.h	845;"	d
DEF_BIT_FIELD	.\uC-LIB\lib_def.h	696;"	d
DEF_BIT_FIELD_08	.\uC-LIB\lib_def.h	725;"	d
DEF_BIT_FIELD_16	.\uC-LIB\lib_def.h	729;"	d
DEF_BIT_FIELD_32	.\uC-LIB\lib_def.h	733;"	d
DEF_BIT_FIELD_64	.\uC-LIB\lib_def.h	737;"	d
DEF_BIT_IS_CLR	.\uC-LIB\lib_def.h	948;"	d
DEF_BIT_IS_CLR_ANY	.\uC-LIB\lib_def.h	998;"	d
DEF_BIT_IS_SET	.\uC-LIB\lib_def.h	922;"	d
DEF_BIT_IS_SET_ANY	.\uC-LIB\lib_def.h	975;"	d
DEF_BIT_MASK	.\uC-LIB\lib_def.h	627;"	d
DEF_BIT_MASK_08	.\uC-LIB\lib_def.h	653;"	d
DEF_BIT_MASK_16	.\uC-LIB\lib_def.h	655;"	d
DEF_BIT_MASK_32	.\uC-LIB\lib_def.h	657;"	d
DEF_BIT_MASK_64	.\uC-LIB\lib_def.h	659;"	d
DEF_BIT_NONE	.\uC-LIB\lib_def.h	171;"	d
DEF_BIT_SET	.\uC-LIB\lib_def.h	789;"	d
DEF_BIT_SET	.\uC-LIB\lib_def.h	794;"	d
DEF_BIT_SET	.\uC-LIB\lib_def.h	800;"	d
DEF_BIT_SET	.\uC-LIB\lib_def.h	807;"	d
DEF_BIT_SET_08	.\uC-LIB\lib_def.h	760;"	d
DEF_BIT_SET_16	.\uC-LIB\lib_def.h	762;"	d
DEF_BIT_SET_32	.\uC-LIB\lib_def.h	764;"	d
DEF_BIT_SET_64	.\uC-LIB\lib_def.h	766;"	d
DEF_CHK_VAL	.\uC-LIB\lib_def.h	1156;"	d
DEF_CHK_VAL_MAX	.\uC-LIB\lib_def.h	1102;"	d
DEF_CHK_VAL_MIN	.\uC-LIB\lib_def.h	1052;"	d
DEF_CLR	.\uC-LIB\lib_def.h	163;"	d
DEF_DISABLED	.\uC-LIB\lib_def.h	151;"	d
DEF_ENABLED	.\uC-LIB\lib_def.h	152;"	d
DEF_FAIL	.\uC-LIB\lib_def.h	166;"	d
DEF_FALSE	.\uC-LIB\lib_def.h	145;"	d
DEF_GET_U_MAX_VAL	.\uC-LIB\lib_def.h	1183;"	d
DEF_GET_U_MAX_VAL	.\uC-LIB\lib_def.h	1188;"	d
DEF_GET_U_MAX_VAL	.\uC-LIB\lib_def.h	1194;"	d
DEF_GET_U_MAX_VAL	.\uC-LIB\lib_def.h	1201;"	d
DEF_INACTIVE	.\uC-LIB\lib_def.h	154;"	d
DEF_INT_08S_MAX_VAL	.\uC-LIB\lib_def.h	282;"	d
DEF_INT_08S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	279;"	d
DEF_INT_08S_MIN_VAL	.\uC-LIB\lib_def.h	281;"	d
DEF_INT_08S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	278;"	d
DEF_INT_08S_NBR_DIG_MAX	.\uC-LIB\lib_def.h	288;"	d
DEF_INT_08S_NBR_DIG_MIN	.\uC-LIB\lib_def.h	287;"	d
DEF_INT_08U_MAX_VAL	.\uC-LIB\lib_def.h	276;"	d
DEF_INT_08U_MIN_VAL	.\uC-LIB\lib_def.h	275;"	d
DEF_INT_08U_NBR_DIG_MAX	.\uC-LIB\lib_def.h	285;"	d
DEF_INT_08U_NBR_DIG_MIN	.\uC-LIB\lib_def.h	284;"	d
DEF_INT_08_MASK	.\uC-LIB\lib_def.h	273;"	d
DEF_INT_08_NBR_BITS	.\uC-LIB\lib_def.h	272;"	d
DEF_INT_16S_MAX_VAL	.\uC-LIB\lib_def.h	302;"	d
DEF_INT_16S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	299;"	d
DEF_INT_16S_MIN_VAL	.\uC-LIB\lib_def.h	301;"	d
DEF_INT_16S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	298;"	d
DEF_INT_16S_NBR_DIG_MAX	.\uC-LIB\lib_def.h	308;"	d
DEF_INT_16S_NBR_DIG_MIN	.\uC-LIB\lib_def.h	307;"	d
DEF_INT_16U_MAX_VAL	.\uC-LIB\lib_def.h	296;"	d
DEF_INT_16U_MIN_VAL	.\uC-LIB\lib_def.h	295;"	d
DEF_INT_16U_NBR_DIG_MAX	.\uC-LIB\lib_def.h	305;"	d
DEF_INT_16U_NBR_DIG_MIN	.\uC-LIB\lib_def.h	304;"	d
DEF_INT_16_MASK	.\uC-LIB\lib_def.h	293;"	d
DEF_INT_16_NBR_BITS	.\uC-LIB\lib_def.h	292;"	d
DEF_INT_32S_MAX_VAL	.\uC-LIB\lib_def.h	322;"	d
DEF_INT_32S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	319;"	d
DEF_INT_32S_MIN_VAL	.\uC-LIB\lib_def.h	321;"	d
DEF_INT_32S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	318;"	d
DEF_INT_32S_NBR_DIG_MAX	.\uC-LIB\lib_def.h	328;"	d
DEF_INT_32S_NBR_DIG_MIN	.\uC-LIB\lib_def.h	327;"	d
DEF_INT_32U_MAX_VAL	.\uC-LIB\lib_def.h	316;"	d
DEF_INT_32U_MIN_VAL	.\uC-LIB\lib_def.h	315;"	d
DEF_INT_32U_NBR_DIG_MAX	.\uC-LIB\lib_def.h	325;"	d
DEF_INT_32U_NBR_DIG_MIN	.\uC-LIB\lib_def.h	324;"	d
DEF_INT_32_MASK	.\uC-LIB\lib_def.h	313;"	d
DEF_INT_32_NBR_BITS	.\uC-LIB\lib_def.h	312;"	d
DEF_INT_64S_MAX_VAL	.\uC-LIB\lib_def.h	342;"	d
DEF_INT_64S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	339;"	d
DEF_INT_64S_MIN_VAL	.\uC-LIB\lib_def.h	341;"	d
DEF_INT_64S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	338;"	d
DEF_INT_64S_NBR_DIG_MAX	.\uC-LIB\lib_def.h	348;"	d
DEF_INT_64S_NBR_DIG_MIN	.\uC-LIB\lib_def.h	347;"	d
DEF_INT_64U_MAX_VAL	.\uC-LIB\lib_def.h	336;"	d
DEF_INT_64U_MIN_VAL	.\uC-LIB\lib_def.h	335;"	d
DEF_INT_64U_NBR_DIG_MAX	.\uC-LIB\lib_def.h	345;"	d
DEF_INT_64U_NBR_DIG_MIN	.\uC-LIB\lib_def.h	344;"	d
DEF_INT_64_MASK	.\uC-LIB\lib_def.h	333;"	d
DEF_INT_64_NBR_BITS	.\uC-LIB\lib_def.h	332;"	d
DEF_INT_CPU_MASK	.\uC-LIB\lib_def.h	362;"	d
DEF_INT_CPU_MASK	.\uC-LIB\lib_def.h	378;"	d
DEF_INT_CPU_MASK	.\uC-LIB\lib_def.h	394;"	d
DEF_INT_CPU_MASK	.\uC-LIB\lib_def.h	410;"	d
DEF_INT_CPU_NBR_BITS	.\uC-LIB\lib_def.h	354;"	d
DEF_INT_CPU_NBR_BITS_MAX	.\uC-LIB\lib_def.h	355;"	d
DEF_INT_CPU_S_MAX_VAL	.\uC-LIB\lib_def.h	368;"	d
DEF_INT_CPU_S_MAX_VAL	.\uC-LIB\lib_def.h	384;"	d
DEF_INT_CPU_S_MAX_VAL	.\uC-LIB\lib_def.h	400;"	d
DEF_INT_CPU_S_MAX_VAL	.\uC-LIB\lib_def.h	416;"	d
DEF_INT_CPU_S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	371;"	d
DEF_INT_CPU_S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	387;"	d
DEF_INT_CPU_S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	403;"	d
DEF_INT_CPU_S_MAX_VAL_ONES_CPL	.\uC-LIB\lib_def.h	419;"	d
DEF_INT_CPU_S_MIN_VAL	.\uC-LIB\lib_def.h	367;"	d
DEF_INT_CPU_S_MIN_VAL	.\uC-LIB\lib_def.h	383;"	d
DEF_INT_CPU_S_MIN_VAL	.\uC-LIB\lib_def.h	399;"	d
DEF_INT_CPU_S_MIN_VAL	.\uC-LIB\lib_def.h	415;"	d
DEF_INT_CPU_S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	370;"	d
DEF_INT_CPU_S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	386;"	d
DEF_INT_CPU_S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	402;"	d
DEF_INT_CPU_S_MIN_VAL_ONES_CPL	.\uC-LIB\lib_def.h	418;"	d
DEF_INT_CPU_U_MAX_VAL	.\uC-LIB\lib_def.h	365;"	d
DEF_INT_CPU_U_MAX_VAL	.\uC-LIB\lib_def.h	381;"	d
DEF_INT_CPU_U_MAX_VAL	.\uC-LIB\lib_def.h	397;"	d
DEF_INT_CPU_U_MAX_VAL	.\uC-LIB\lib_def.h	413;"	d
DEF_INT_CPU_U_MIN_VAL	.\uC-LIB\lib_def.h	364;"	d
DEF_INT_CPU_U_MIN_VAL	.\uC-LIB\lib_def.h	380;"	d
DEF_INT_CPU_U_MIN_VAL	.\uC-LIB\lib_def.h	396;"	d
DEF_INT_CPU_U_MIN_VAL	.\uC-LIB\lib_def.h	412;"	d
DEF_INVALID	.\uC-LIB\lib_def.h	157;"	d
DEF_MAX	.\uC-LIB\lib_def.h	1264;"	d
DEF_MIN	.\uC-LIB\lib_def.h	1245;"	d
DEF_NBR_BASE_BIN	.\uC-LIB\lib_def.h	264;"	d
DEF_NBR_BASE_DEC	.\uC-LIB\lib_def.h	266;"	d
DEF_NBR_BASE_HEX	.\uC-LIB\lib_def.h	267;"	d
DEF_NBR_BASE_OCT	.\uC-LIB\lib_def.h	265;"	d
DEF_NIBBLE_MASK	.\uC-LIB\lib_def.h	260;"	d
DEF_NIBBLE_NBR_BITS	.\uC-LIB\lib_def.h	259;"	d
DEF_NO	.\uC-LIB\lib_def.h	148;"	d
DEF_NULL	.\uC-LIB\lib_def.h	141;"	d
DEF_OCTET_MASK	.\uC-LIB\lib_def.h	252;"	d
DEF_OCTET_NBR_BITS	.\uC-LIB\lib_def.h	251;"	d
DEF_OCTET_TO_BIT_MASK	.\uC-LIB\lib_def.h	256;"	d
DEF_OCTET_TO_BIT_NBR_BITS	.\uC-LIB\lib_def.h	254;"	d
DEF_OCTET_TO_BIT_SHIFT	.\uC-LIB\lib_def.h	255;"	d
DEF_OFF	.\uC-LIB\lib_def.h	160;"	d
DEF_OK	.\uC-LIB\lib_def.h	167;"	d
DEF_ON	.\uC-LIB\lib_def.h	161;"	d
DEF_SET	.\uC-LIB\lib_def.h	164;"	d
DEF_TIME_NBR_DAY_PER_WK	.\uC-LIB\lib_def.h	434;"	d
DEF_TIME_NBR_DAY_PER_YR	.\uC-LIB\lib_def.h	435;"	d
DEF_TIME_NBR_DAY_PER_YR_LEAP	.\uC-LIB\lib_def.h	436;"	d
DEF_TIME_NBR_HR_PER_DAY	.\uC-LIB\lib_def.h	438;"	d
DEF_TIME_NBR_HR_PER_WK	.\uC-LIB\lib_def.h	439;"	d
DEF_TIME_NBR_HR_PER_YR	.\uC-LIB\lib_def.h	440;"	d
DEF_TIME_NBR_HR_PER_YR_LEAP	.\uC-LIB\lib_def.h	441;"	d
DEF_TIME_NBR_MIN_PER_DAY	.\uC-LIB\lib_def.h	444;"	d
DEF_TIME_NBR_MIN_PER_HR	.\uC-LIB\lib_def.h	443;"	d
DEF_TIME_NBR_MIN_PER_WK	.\uC-LIB\lib_def.h	445;"	d
DEF_TIME_NBR_MIN_PER_YR	.\uC-LIB\lib_def.h	446;"	d
DEF_TIME_NBR_MIN_PER_YR_LEAP	.\uC-LIB\lib_def.h	447;"	d
DEF_TIME_NBR_SEC_PER_DAY	.\uC-LIB\lib_def.h	451;"	d
DEF_TIME_NBR_SEC_PER_HR	.\uC-LIB\lib_def.h	450;"	d
DEF_TIME_NBR_SEC_PER_MIN	.\uC-LIB\lib_def.h	449;"	d
DEF_TIME_NBR_SEC_PER_WK	.\uC-LIB\lib_def.h	452;"	d
DEF_TIME_NBR_SEC_PER_YR	.\uC-LIB\lib_def.h	453;"	d
DEF_TIME_NBR_SEC_PER_YR_LEAP	.\uC-LIB\lib_def.h	454;"	d
DEF_TIME_NBR_mS_PER_SEC	.\uC-LIB\lib_def.h	456;"	d
DEF_TIME_NBR_nS_PER_SEC	.\uC-LIB\lib_def.h	458;"	d
DEF_TIME_NBR_uS_PER_SEC	.\uC-LIB\lib_def.h	457;"	d
DEF_TRUE	.\uC-LIB\lib_def.h	146;"	d
DEF_VALID	.\uC-LIB\lib_def.h	158;"	d
DEF_YES	.\uC-LIB\lib_def.h	149;"	d
DEMCR	.\bsp\cpu\headers\MK60DZ10.h	3275;"	d
DEM_CR	.\bsp\bsp.c	101;"	d	file:
DEM_CR_TRCENA	.\bsp\bsp.c	118;"	d	file:
DEST_CONSOLE	.\bsp\common\printf.c	25;"	d	file:
DEST_STRING	.\bsp\common\printf.c	26;"	d	file:
DEVID	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEVID;                                  \/**< Device ID Register, offset: 0xFC8 *\/$/;"	m	struct:ETB_MemMap
DEVID	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEVID;                                  \/**< Device ID Register, offset: 0xFC8 *\/$/;"	m	struct:ETF_MemMap
DEVID	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEVID;                                  \/**< TPIU_DEVID Register, offset: 0xFC8 *\/$/;"	m	struct:TPIU_MemMap
DEVTYPE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEVTYPE;                                \/**< CoreSight Device Type Register, offset: 0xFCC *\/$/;"	m	struct:ETM_MemMap
DEVTYPE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEVTYPE;                                \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:ETB_MemMap
DEVTYPE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DEVTYPE;                                \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:ETF_MemMap
DFCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DFCR;                                   \/**< Digital Filter Clock Register, offset: 0xC4 *\/$/;"	m	struct:PORT_MemMap
DFER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DFER;                                   \/**< Digital Filter Enable Register, offset: 0xC0 *\/$/;"	m	struct:PORT_MemMap
DFSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap
DFWR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DFWR;                                   \/**< Digital Filter Width Register, offset: 0xC8 *\/$/;"	m	struct:PORT_MemMap
DHCSR_Read	.\bsp\cpu\headers\MK60DZ10.h	3271;"	d
DHCSR_Write	.\bsp\cpu\headers\MK60DZ10.h	3272;"	d
DIFF_DIFFERENTIAL	.\bsp\drivers\adc16\adc16.h	38;"	d
DIFF_SINGLE	.\bsp\drivers\adc16\adc16.h	37;"	d
DIRECT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DIRECT[16];                             \/**< Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
DLAST_SGA	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t DLAST_SGA;                              \/**< TCD Last Destination Address Adjustment\/Scatter Gather Address, array offset: 0x1018, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
DLY	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t DLY[2];                                 \/**< Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 *\/$/;"	m	struct:PDB_MemMap::__anon30
DMA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t DMA;                                     \/**< CMT Direct Memory Access, offset: 0xB *\/$/;"	m	struct:CMT_MemMap
DMAEN_DISABLED	.\bsp\drivers\adc16\adc16.h	114;"	d
DMAEN_ENABLED	.\bsp\drivers\adc16\adc16.h	113;"	d
DMAMUX_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	4541;"	d
DMAMUX_CHCFG	.\bsp\cpu\headers\MK60DZ10.h	4573;"	d
DMAMUX_CHCFG0	.\bsp\cpu\headers\MK60DZ10.h	4555;"	d
DMAMUX_CHCFG1	.\bsp\cpu\headers\MK60DZ10.h	4556;"	d
DMAMUX_CHCFG10	.\bsp\cpu\headers\MK60DZ10.h	4565;"	d
DMAMUX_CHCFG11	.\bsp\cpu\headers\MK60DZ10.h	4566;"	d
DMAMUX_CHCFG12	.\bsp\cpu\headers\MK60DZ10.h	4567;"	d
DMAMUX_CHCFG13	.\bsp\cpu\headers\MK60DZ10.h	4568;"	d
DMAMUX_CHCFG14	.\bsp\cpu\headers\MK60DZ10.h	4569;"	d
DMAMUX_CHCFG15	.\bsp\cpu\headers\MK60DZ10.h	4570;"	d
DMAMUX_CHCFG2	.\bsp\cpu\headers\MK60DZ10.h	4557;"	d
DMAMUX_CHCFG3	.\bsp\cpu\headers\MK60DZ10.h	4558;"	d
DMAMUX_CHCFG4	.\bsp\cpu\headers\MK60DZ10.h	4559;"	d
DMAMUX_CHCFG5	.\bsp\cpu\headers\MK60DZ10.h	4560;"	d
DMAMUX_CHCFG6	.\bsp\cpu\headers\MK60DZ10.h	4561;"	d
DMAMUX_CHCFG7	.\bsp\cpu\headers\MK60DZ10.h	4562;"	d
DMAMUX_CHCFG8	.\bsp\cpu\headers\MK60DZ10.h	4563;"	d
DMAMUX_CHCFG9	.\bsp\cpu\headers\MK60DZ10.h	4564;"	d
DMAMUX_CHCFG_ENBL_MASK	.\bsp\cpu\headers\MK60DZ10.h	4531;"	d
DMAMUX_CHCFG_ENBL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4532;"	d
DMAMUX_CHCFG_REG	.\bsp\cpu\headers\MK60DZ10.h	4509;"	d
DMAMUX_CHCFG_SOURCE	.\bsp\cpu\headers\MK60DZ10.h	4528;"	d
DMAMUX_CHCFG_SOURCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4526;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4527;"	d
DMAMUX_CHCFG_TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	4529;"	d
DMAMUX_CHCFG_TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4530;"	d
DMAMUX_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct DMAMUX_MemMap {$/;"	s
DMAMUX_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMA_12bDAC0_CH	.\bsp\cpu\dma_channels.h	104;"	d
DMA_ADC0_CH	.\bsp\cpu\dma_channels.h	95;"	d
DMA_ADC1_CH	.\bsp\cpu\dma_channels.h	96;"	d
DMA_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4460;"	d
DMA_ATTR_DMOD	.\bsp\cpu\headers\MK60DZ10.h	4064;"	d
DMA_ATTR_DMOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	4062;"	d
DMA_ATTR_DMOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4063;"	d
DMA_ATTR_DSIZE	.\bsp\cpu\headers\MK60DZ10.h	4061;"	d
DMA_ATTR_DSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4059;"	d
DMA_ATTR_DSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4060;"	d
DMA_ATTR_REG	.\bsp\cpu\headers\MK60DZ10.h	3622;"	d
DMA_ATTR_SMOD	.\bsp\cpu\headers\MK60DZ10.h	4070;"	d
DMA_ATTR_SMOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	4068;"	d
DMA_ATTR_SMOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4069;"	d
DMA_ATTR_SSIZE	.\bsp\cpu\headers\MK60DZ10.h	4067;"	d
DMA_ATTR_SSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4065;"	d
DMA_ATTR_SSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4066;"	d
DMA_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	4171;"	d
DMA_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4471;"	d
DMA_BITER_ELINKNO_BITER	.\bsp\cpu\headers\MK60DZ10.h	4151;"	d
DMA_BITER_ELINKNO_BITER_MASK	.\bsp\cpu\headers\MK60DZ10.h	4149;"	d
DMA_BITER_ELINKNO_BITER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4150;"	d
DMA_BITER_ELINKNO_ELINK_MASK	.\bsp\cpu\headers\MK60DZ10.h	4152;"	d
DMA_BITER_ELINKNO_ELINK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4153;"	d
DMA_BITER_ELINKNO_REG	.\bsp\cpu\headers\MK60DZ10.h	3633;"	d
DMA_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4472;"	d
DMA_BITER_ELINKYES_BITER	.\bsp\cpu\headers\MK60DZ10.h	4157;"	d
DMA_BITER_ELINKYES_BITER_MASK	.\bsp\cpu\headers\MK60DZ10.h	4155;"	d
DMA_BITER_ELINKYES_BITER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4156;"	d
DMA_BITER_ELINKYES_ELINK_MASK	.\bsp\cpu\headers\MK60DZ10.h	4161;"	d
DMA_BITER_ELINKYES_ELINK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4162;"	d
DMA_BITER_ELINKYES_LINKCH	.\bsp\cpu\headers\MK60DZ10.h	4160;"	d
DMA_BITER_ELINKYES_LINKCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	4158;"	d
DMA_BITER_ELINKYES_LINKCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4159;"	d
DMA_BITER_ELINKYES_REG	.\bsp\cpu\headers\MK60DZ10.h	3634;"	d
DMA_CDNE	.\bsp\cpu\headers\MK60DZ10.h	4193;"	d
DMA_CDNE_CADN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3795;"	d
DMA_CDNE_CADN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3796;"	d
DMA_CDNE_CDNE	.\bsp\cpu\headers\MK60DZ10.h	3794;"	d
DMA_CDNE_CDNE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3792;"	d
DMA_CDNE_CDNE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3793;"	d
DMA_CDNE_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3797;"	d
DMA_CDNE_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3798;"	d
DMA_CDNE_REG	.\bsp\cpu\headers\MK60DZ10.h	3597;"	d
DMA_CEEI	.\bsp\cpu\headers\MK60DZ10.h	4189;"	d
DMA_CEEI_CAEE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3763;"	d
DMA_CEEI_CAEE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3764;"	d
DMA_CEEI_CEEI	.\bsp\cpu\headers\MK60DZ10.h	3762;"	d
DMA_CEEI_CEEI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3760;"	d
DMA_CEEI_CEEI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3761;"	d
DMA_CEEI_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3765;"	d
DMA_CEEI_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3766;"	d
DMA_CEEI_REG	.\bsp\cpu\headers\MK60DZ10.h	3593;"	d
DMA_CERQ	.\bsp\cpu\headers\MK60DZ10.h	4191;"	d
DMA_CERQ_CAER_MASK	.\bsp\cpu\headers\MK60DZ10.h	3779;"	d
DMA_CERQ_CAER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3780;"	d
DMA_CERQ_CERQ	.\bsp\cpu\headers\MK60DZ10.h	3778;"	d
DMA_CERQ_CERQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	3776;"	d
DMA_CERQ_CERQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3777;"	d
DMA_CERQ_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3781;"	d
DMA_CERQ_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3782;"	d
DMA_CERQ_REG	.\bsp\cpu\headers\MK60DZ10.h	3595;"	d
DMA_CERR	.\bsp\cpu\headers\MK60DZ10.h	4195;"	d
DMA_CERR_CAEI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3811;"	d
DMA_CERR_CAEI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3812;"	d
DMA_CERR_CERR	.\bsp\cpu\headers\MK60DZ10.h	3810;"	d
DMA_CERR_CERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	3808;"	d
DMA_CERR_CERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3809;"	d
DMA_CERR_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3813;"	d
DMA_CERR_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3814;"	d
DMA_CERR_REG	.\bsp\cpu\headers\MK60DZ10.h	3599;"	d
DMA_CINT	.\bsp\cpu\headers\MK60DZ10.h	4196;"	d
DMA_CINT_CAIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	3819;"	d
DMA_CINT_CAIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3820;"	d
DMA_CINT_CINT	.\bsp\cpu\headers\MK60DZ10.h	3818;"	d
DMA_CINT_CINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	3816;"	d
DMA_CINT_CINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3817;"	d
DMA_CINT_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3821;"	d
DMA_CINT_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3822;"	d
DMA_CINT_REG	.\bsp\cpu\headers\MK60DZ10.h	3600;"	d
DMA_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4468;"	d
DMA_CITER_ELINKNO_CITER	.\bsp\cpu\headers\MK60DZ10.h	4118;"	d
DMA_CITER_ELINKNO_CITER_MASK	.\bsp\cpu\headers\MK60DZ10.h	4116;"	d
DMA_CITER_ELINKNO_CITER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4117;"	d
DMA_CITER_ELINKNO_ELINK_MASK	.\bsp\cpu\headers\MK60DZ10.h	4119;"	d
DMA_CITER_ELINKNO_ELINK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4120;"	d
DMA_CITER_ELINKNO_REG	.\bsp\cpu\headers\MK60DZ10.h	3630;"	d
DMA_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4467;"	d
DMA_CITER_ELINKYES_CITER	.\bsp\cpu\headers\MK60DZ10.h	4109;"	d
DMA_CITER_ELINKYES_CITER_MASK	.\bsp\cpu\headers\MK60DZ10.h	4107;"	d
DMA_CITER_ELINKYES_CITER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4108;"	d
DMA_CITER_ELINKYES_ELINK_MASK	.\bsp\cpu\headers\MK60DZ10.h	4113;"	d
DMA_CITER_ELINKYES_ELINK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4114;"	d
DMA_CITER_ELINKYES_LINKCH	.\bsp\cpu\headers\MK60DZ10.h	4112;"	d
DMA_CITER_ELINKYES_LINKCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	4110;"	d
DMA_CITER_ELINKYES_LINKCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4111;"	d
DMA_CITER_ELINKYES_REG	.\bsp\cpu\headers\MK60DZ10.h	3629;"	d
DMA_CMT_CH	.\bsp\cpu\dma_channels.h	107;"	d
DMA_CR	.\bsp\cpu\headers\MK60DZ10.h	4185;"	d
DMA_CR_CLM_MASK	.\bsp\cpu\headers\MK60DZ10.h	3659;"	d
DMA_CR_CLM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3660;"	d
DMA_CR_CX_MASK	.\bsp\cpu\headers\MK60DZ10.h	3665;"	d
DMA_CR_CX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3666;"	d
DMA_CR_ECX_MASK	.\bsp\cpu\headers\MK60DZ10.h	3663;"	d
DMA_CR_ECX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3664;"	d
DMA_CR_EDBG_MASK	.\bsp\cpu\headers\MK60DZ10.h	3651;"	d
DMA_CR_EDBG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3652;"	d
DMA_CR_EMLM_MASK	.\bsp\cpu\headers\MK60DZ10.h	3661;"	d
DMA_CR_EMLM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3662;"	d
DMA_CR_ERCA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3653;"	d
DMA_CR_ERCA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3654;"	d
DMA_CR_HALT_MASK	.\bsp\cpu\headers\MK60DZ10.h	3657;"	d
DMA_CR_HALT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3658;"	d
DMA_CR_HOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3655;"	d
DMA_CR_HOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3656;"	d
DMA_CR_REG	.\bsp\cpu\headers\MK60DZ10.h	3589;"	d
DMA_CSR	.\bsp\cpu\headers\MK60DZ10.h	4470;"	d
DMA_CSR_ACTIVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4138;"	d
DMA_CSR_ACTIVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4139;"	d
DMA_CSR_BWC	.\bsp\cpu\headers\MK60DZ10.h	4147;"	d
DMA_CSR_BWC_MASK	.\bsp\cpu\headers\MK60DZ10.h	4145;"	d
DMA_CSR_BWC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4146;"	d
DMA_CSR_DONE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4140;"	d
DMA_CSR_DONE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4141;"	d
DMA_CSR_DREQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	4132;"	d
DMA_CSR_DREQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4133;"	d
DMA_CSR_ESG_MASK	.\bsp\cpu\headers\MK60DZ10.h	4134;"	d
DMA_CSR_ESG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4135;"	d
DMA_CSR_INTHALF_MASK	.\bsp\cpu\headers\MK60DZ10.h	4130;"	d
DMA_CSR_INTHALF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4131;"	d
DMA_CSR_INTMAJOR_MASK	.\bsp\cpu\headers\MK60DZ10.h	4128;"	d
DMA_CSR_INTMAJOR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4129;"	d
DMA_CSR_MAJORELINK_MASK	.\bsp\cpu\headers\MK60DZ10.h	4136;"	d
DMA_CSR_MAJORELINK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4137;"	d
DMA_CSR_MAJORLINKCH	.\bsp\cpu\headers\MK60DZ10.h	4144;"	d
DMA_CSR_MAJORLINKCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	4142;"	d
DMA_CSR_MAJORLINKCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4143;"	d
DMA_CSR_REG	.\bsp\cpu\headers\MK60DZ10.h	3632;"	d
DMA_CSR_START_MASK	.\bsp\cpu\headers\MK60DZ10.h	4126;"	d
DMA_CSR_START_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4127;"	d
DMA_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4465;"	d
DMA_DADDR_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4101;"	d
DMA_DADDR_DADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	4099;"	d
DMA_DADDR_DADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4100;"	d
DMA_DADDR_REG	.\bsp\cpu\headers\MK60DZ10.h	3627;"	d
DMA_DCHPRI0	.\bsp\cpu\headers\MK60DZ10.h	4200;"	d
DMA_DCHPRI0_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3949;"	d
DMA_DCHPRI0_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3947;"	d
DMA_DCHPRI0_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3948;"	d
DMA_DCHPRI0_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3950;"	d
DMA_DCHPRI0_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3951;"	d
DMA_DCHPRI0_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3952;"	d
DMA_DCHPRI0_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3953;"	d
DMA_DCHPRI0_REG	.\bsp\cpu\headers\MK60DZ10.h	3607;"	d
DMA_DCHPRI1	.\bsp\cpu\headers\MK60DZ10.h	4201;"	d
DMA_DCHPRI10	.\bsp\cpu\headers\MK60DZ10.h	4210;"	d
DMA_DCHPRI10_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3997;"	d
DMA_DCHPRI10_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3995;"	d
DMA_DCHPRI10_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3996;"	d
DMA_DCHPRI10_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3998;"	d
DMA_DCHPRI10_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3999;"	d
DMA_DCHPRI10_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4000;"	d
DMA_DCHPRI10_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4001;"	d
DMA_DCHPRI10_REG	.\bsp\cpu\headers\MK60DZ10.h	3613;"	d
DMA_DCHPRI11	.\bsp\cpu\headers\MK60DZ10.h	4211;"	d
DMA_DCHPRI11_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3989;"	d
DMA_DCHPRI11_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3987;"	d
DMA_DCHPRI11_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3988;"	d
DMA_DCHPRI11_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3990;"	d
DMA_DCHPRI11_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3991;"	d
DMA_DCHPRI11_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3992;"	d
DMA_DCHPRI11_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3993;"	d
DMA_DCHPRI11_REG	.\bsp\cpu\headers\MK60DZ10.h	3612;"	d
DMA_DCHPRI12	.\bsp\cpu\headers\MK60DZ10.h	4212;"	d
DMA_DCHPRI12_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	4045;"	d
DMA_DCHPRI12_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	4043;"	d
DMA_DCHPRI12_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4044;"	d
DMA_DCHPRI12_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4046;"	d
DMA_DCHPRI12_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4047;"	d
DMA_DCHPRI12_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4048;"	d
DMA_DCHPRI12_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4049;"	d
DMA_DCHPRI12_REG	.\bsp\cpu\headers\MK60DZ10.h	3619;"	d
DMA_DCHPRI13	.\bsp\cpu\headers\MK60DZ10.h	4213;"	d
DMA_DCHPRI13_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	4037;"	d
DMA_DCHPRI13_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	4035;"	d
DMA_DCHPRI13_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4036;"	d
DMA_DCHPRI13_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4038;"	d
DMA_DCHPRI13_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4039;"	d
DMA_DCHPRI13_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4040;"	d
DMA_DCHPRI13_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4041;"	d
DMA_DCHPRI13_REG	.\bsp\cpu\headers\MK60DZ10.h	3618;"	d
DMA_DCHPRI14	.\bsp\cpu\headers\MK60DZ10.h	4214;"	d
DMA_DCHPRI14_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	4029;"	d
DMA_DCHPRI14_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	4027;"	d
DMA_DCHPRI14_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4028;"	d
DMA_DCHPRI14_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4030;"	d
DMA_DCHPRI14_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4031;"	d
DMA_DCHPRI14_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4032;"	d
DMA_DCHPRI14_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4033;"	d
DMA_DCHPRI14_REG	.\bsp\cpu\headers\MK60DZ10.h	3617;"	d
DMA_DCHPRI15	.\bsp\cpu\headers\MK60DZ10.h	4215;"	d
DMA_DCHPRI15_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	4021;"	d
DMA_DCHPRI15_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	4019;"	d
DMA_DCHPRI15_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4020;"	d
DMA_DCHPRI15_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4022;"	d
DMA_DCHPRI15_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4023;"	d
DMA_DCHPRI15_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4024;"	d
DMA_DCHPRI15_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4025;"	d
DMA_DCHPRI15_REG	.\bsp\cpu\headers\MK60DZ10.h	3616;"	d
DMA_DCHPRI1_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3941;"	d
DMA_DCHPRI1_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3939;"	d
DMA_DCHPRI1_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3940;"	d
DMA_DCHPRI1_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3942;"	d
DMA_DCHPRI1_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3943;"	d
DMA_DCHPRI1_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3944;"	d
DMA_DCHPRI1_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3945;"	d
DMA_DCHPRI1_REG	.\bsp\cpu\headers\MK60DZ10.h	3606;"	d
DMA_DCHPRI2	.\bsp\cpu\headers\MK60DZ10.h	4202;"	d
DMA_DCHPRI2_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3933;"	d
DMA_DCHPRI2_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3931;"	d
DMA_DCHPRI2_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3932;"	d
DMA_DCHPRI2_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3934;"	d
DMA_DCHPRI2_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3935;"	d
DMA_DCHPRI2_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3936;"	d
DMA_DCHPRI2_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3937;"	d
DMA_DCHPRI2_REG	.\bsp\cpu\headers\MK60DZ10.h	3605;"	d
DMA_DCHPRI3	.\bsp\cpu\headers\MK60DZ10.h	4203;"	d
DMA_DCHPRI3_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3925;"	d
DMA_DCHPRI3_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3923;"	d
DMA_DCHPRI3_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3924;"	d
DMA_DCHPRI3_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3926;"	d
DMA_DCHPRI3_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3927;"	d
DMA_DCHPRI3_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3928;"	d
DMA_DCHPRI3_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3929;"	d
DMA_DCHPRI3_REG	.\bsp\cpu\headers\MK60DZ10.h	3604;"	d
DMA_DCHPRI4	.\bsp\cpu\headers\MK60DZ10.h	4204;"	d
DMA_DCHPRI4_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3981;"	d
DMA_DCHPRI4_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3979;"	d
DMA_DCHPRI4_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3980;"	d
DMA_DCHPRI4_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3982;"	d
DMA_DCHPRI4_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3983;"	d
DMA_DCHPRI4_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3984;"	d
DMA_DCHPRI4_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3985;"	d
DMA_DCHPRI4_REG	.\bsp\cpu\headers\MK60DZ10.h	3611;"	d
DMA_DCHPRI5	.\bsp\cpu\headers\MK60DZ10.h	4205;"	d
DMA_DCHPRI5_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3973;"	d
DMA_DCHPRI5_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3971;"	d
DMA_DCHPRI5_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3972;"	d
DMA_DCHPRI5_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3974;"	d
DMA_DCHPRI5_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3975;"	d
DMA_DCHPRI5_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3976;"	d
DMA_DCHPRI5_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3977;"	d
DMA_DCHPRI5_REG	.\bsp\cpu\headers\MK60DZ10.h	3610;"	d
DMA_DCHPRI6	.\bsp\cpu\headers\MK60DZ10.h	4206;"	d
DMA_DCHPRI6_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3965;"	d
DMA_DCHPRI6_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3963;"	d
DMA_DCHPRI6_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3964;"	d
DMA_DCHPRI6_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3966;"	d
DMA_DCHPRI6_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3967;"	d
DMA_DCHPRI6_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3968;"	d
DMA_DCHPRI6_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3969;"	d
DMA_DCHPRI6_REG	.\bsp\cpu\headers\MK60DZ10.h	3609;"	d
DMA_DCHPRI7	.\bsp\cpu\headers\MK60DZ10.h	4207;"	d
DMA_DCHPRI7_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	3957;"	d
DMA_DCHPRI7_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3955;"	d
DMA_DCHPRI7_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3956;"	d
DMA_DCHPRI7_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	3958;"	d
DMA_DCHPRI7_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3959;"	d
DMA_DCHPRI7_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3960;"	d
DMA_DCHPRI7_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3961;"	d
DMA_DCHPRI7_REG	.\bsp\cpu\headers\MK60DZ10.h	3608;"	d
DMA_DCHPRI8	.\bsp\cpu\headers\MK60DZ10.h	4208;"	d
DMA_DCHPRI8_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	4013;"	d
DMA_DCHPRI8_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	4011;"	d
DMA_DCHPRI8_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4012;"	d
DMA_DCHPRI8_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4014;"	d
DMA_DCHPRI8_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4015;"	d
DMA_DCHPRI8_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4016;"	d
DMA_DCHPRI8_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4017;"	d
DMA_DCHPRI8_REG	.\bsp\cpu\headers\MK60DZ10.h	3615;"	d
DMA_DCHPRI9	.\bsp\cpu\headers\MK60DZ10.h	4209;"	d
DMA_DCHPRI9_CHPRI	.\bsp\cpu\headers\MK60DZ10.h	4005;"	d
DMA_DCHPRI9_CHPRI_MASK	.\bsp\cpu\headers\MK60DZ10.h	4003;"	d
DMA_DCHPRI9_CHPRI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4004;"	d
DMA_DCHPRI9_DPA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4006;"	d
DMA_DCHPRI9_DPA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4007;"	d
DMA_DCHPRI9_ECP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4008;"	d
DMA_DCHPRI9_ECP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4009;"	d
DMA_DCHPRI9_REG	.\bsp\cpu\headers\MK60DZ10.h	3614;"	d
DMA_DLAST_SGA	.\bsp\cpu\headers\MK60DZ10.h	4469;"	d
DMA_DLAST_SGA_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4124;"	d
DMA_DLAST_SGA_DLASTSGA_MASK	.\bsp\cpu\headers\MK60DZ10.h	4122;"	d
DMA_DLAST_SGA_DLASTSGA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4123;"	d
DMA_DLAST_SGA_REG	.\bsp\cpu\headers\MK60DZ10.h	3631;"	d
DMA_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4466;"	d
DMA_DOFF_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4105;"	d
DMA_DOFF_DOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	4103;"	d
DMA_DOFF_DOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4104;"	d
DMA_DOFF_REG	.\bsp\cpu\headers\MK60DZ10.h	3628;"	d
DMA_DSPI0RX_CH	.\bsp\cpu\dma_channels.h	59;"	d
DMA_DSPI0TX_CH	.\bsp\cpu\dma_channels.h	60;"	d
DMA_DSPI1RX_CH	.\bsp\cpu\dma_channels.h	62;"	d
DMA_DSPI1TX_CH	.\bsp\cpu\dma_channels.h	63;"	d
DMA_DSPI2RX_CH	.\bsp\cpu\dma_channels.h	65;"	d
DMA_DSPI2TX_CH	.\bsp\cpu\dma_channels.h	66;"	d
DMA_EEI	.\bsp\cpu\headers\MK60DZ10.h	4188;"	d
DMA_EEI_EEI0_MASK	.\bsp\cpu\headers\MK60DZ10.h	3727;"	d
DMA_EEI_EEI0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3728;"	d
DMA_EEI_EEI10_MASK	.\bsp\cpu\headers\MK60DZ10.h	3747;"	d
DMA_EEI_EEI10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3748;"	d
DMA_EEI_EEI11_MASK	.\bsp\cpu\headers\MK60DZ10.h	3749;"	d
DMA_EEI_EEI11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3750;"	d
DMA_EEI_EEI12_MASK	.\bsp\cpu\headers\MK60DZ10.h	3751;"	d
DMA_EEI_EEI12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3752;"	d
DMA_EEI_EEI13_MASK	.\bsp\cpu\headers\MK60DZ10.h	3753;"	d
DMA_EEI_EEI13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3754;"	d
DMA_EEI_EEI14_MASK	.\bsp\cpu\headers\MK60DZ10.h	3755;"	d
DMA_EEI_EEI14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3756;"	d
DMA_EEI_EEI15_MASK	.\bsp\cpu\headers\MK60DZ10.h	3757;"	d
DMA_EEI_EEI15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3758;"	d
DMA_EEI_EEI1_MASK	.\bsp\cpu\headers\MK60DZ10.h	3729;"	d
DMA_EEI_EEI1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3730;"	d
DMA_EEI_EEI2_MASK	.\bsp\cpu\headers\MK60DZ10.h	3731;"	d
DMA_EEI_EEI2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3732;"	d
DMA_EEI_EEI3_MASK	.\bsp\cpu\headers\MK60DZ10.h	3733;"	d
DMA_EEI_EEI3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3734;"	d
DMA_EEI_EEI4_MASK	.\bsp\cpu\headers\MK60DZ10.h	3735;"	d
DMA_EEI_EEI4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3736;"	d
DMA_EEI_EEI5_MASK	.\bsp\cpu\headers\MK60DZ10.h	3737;"	d
DMA_EEI_EEI5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3738;"	d
DMA_EEI_EEI6_MASK	.\bsp\cpu\headers\MK60DZ10.h	3739;"	d
DMA_EEI_EEI6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3740;"	d
DMA_EEI_EEI7_MASK	.\bsp\cpu\headers\MK60DZ10.h	3741;"	d
DMA_EEI_EEI7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3742;"	d
DMA_EEI_EEI8_MASK	.\bsp\cpu\headers\MK60DZ10.h	3743;"	d
DMA_EEI_EEI8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3744;"	d
DMA_EEI_EEI9_MASK	.\bsp\cpu\headers\MK60DZ10.h	3745;"	d
DMA_EEI_EEI9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3746;"	d
DMA_EEI_REG	.\bsp\cpu\headers\MK60DZ10.h	3592;"	d
DMA_ENETTMR0_CH	.\bsp\cpu\dma_channels.h	89;"	d
DMA_ENETTMR1_CH	.\bsp\cpu\dma_channels.h	90;"	d
DMA_ENETTMR2_CH	.\bsp\cpu\dma_channels.h	91;"	d
DMA_ENETTMR3_CH	.\bsp\cpu\dma_channels.h	92;"	d
DMA_ERQ	.\bsp\cpu\headers\MK60DZ10.h	4187;"	d
DMA_ERQ_ERQ0_MASK	.\bsp\cpu\headers\MK60DZ10.h	3694;"	d
DMA_ERQ_ERQ0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3695;"	d
DMA_ERQ_ERQ10_MASK	.\bsp\cpu\headers\MK60DZ10.h	3714;"	d
DMA_ERQ_ERQ10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3715;"	d
DMA_ERQ_ERQ11_MASK	.\bsp\cpu\headers\MK60DZ10.h	3716;"	d
DMA_ERQ_ERQ11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3717;"	d
DMA_ERQ_ERQ12_MASK	.\bsp\cpu\headers\MK60DZ10.h	3718;"	d
DMA_ERQ_ERQ12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3719;"	d
DMA_ERQ_ERQ13_MASK	.\bsp\cpu\headers\MK60DZ10.h	3720;"	d
DMA_ERQ_ERQ13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3721;"	d
DMA_ERQ_ERQ14_MASK	.\bsp\cpu\headers\MK60DZ10.h	3722;"	d
DMA_ERQ_ERQ14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3723;"	d
DMA_ERQ_ERQ15_MASK	.\bsp\cpu\headers\MK60DZ10.h	3724;"	d
DMA_ERQ_ERQ15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3725;"	d
DMA_ERQ_ERQ1_MASK	.\bsp\cpu\headers\MK60DZ10.h	3696;"	d
DMA_ERQ_ERQ1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3697;"	d
DMA_ERQ_ERQ2_MASK	.\bsp\cpu\headers\MK60DZ10.h	3698;"	d
DMA_ERQ_ERQ2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3699;"	d
DMA_ERQ_ERQ3_MASK	.\bsp\cpu\headers\MK60DZ10.h	3700;"	d
DMA_ERQ_ERQ3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3701;"	d
DMA_ERQ_ERQ4_MASK	.\bsp\cpu\headers\MK60DZ10.h	3702;"	d
DMA_ERQ_ERQ4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3703;"	d
DMA_ERQ_ERQ5_MASK	.\bsp\cpu\headers\MK60DZ10.h	3704;"	d
DMA_ERQ_ERQ5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3705;"	d
DMA_ERQ_ERQ6_MASK	.\bsp\cpu\headers\MK60DZ10.h	3706;"	d
DMA_ERQ_ERQ6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3707;"	d
DMA_ERQ_ERQ7_MASK	.\bsp\cpu\headers\MK60DZ10.h	3708;"	d
DMA_ERQ_ERQ7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3709;"	d
DMA_ERQ_ERQ8_MASK	.\bsp\cpu\headers\MK60DZ10.h	3710;"	d
DMA_ERQ_ERQ8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3711;"	d
DMA_ERQ_ERQ9_MASK	.\bsp\cpu\headers\MK60DZ10.h	3712;"	d
DMA_ERQ_ERQ9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3713;"	d
DMA_ERQ_REG	.\bsp\cpu\headers\MK60DZ10.h	3591;"	d
DMA_ERR	.\bsp\cpu\headers\MK60DZ10.h	4198;"	d
DMA_ERR_ERR0_MASK	.\bsp\cpu\headers\MK60DZ10.h	3857;"	d
DMA_ERR_ERR0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3858;"	d
DMA_ERR_ERR10_MASK	.\bsp\cpu\headers\MK60DZ10.h	3877;"	d
DMA_ERR_ERR10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3878;"	d
DMA_ERR_ERR11_MASK	.\bsp\cpu\headers\MK60DZ10.h	3879;"	d
DMA_ERR_ERR11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3880;"	d
DMA_ERR_ERR12_MASK	.\bsp\cpu\headers\MK60DZ10.h	3881;"	d
DMA_ERR_ERR12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3882;"	d
DMA_ERR_ERR13_MASK	.\bsp\cpu\headers\MK60DZ10.h	3883;"	d
DMA_ERR_ERR13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3884;"	d
DMA_ERR_ERR14_MASK	.\bsp\cpu\headers\MK60DZ10.h	3885;"	d
DMA_ERR_ERR14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3886;"	d
DMA_ERR_ERR15_MASK	.\bsp\cpu\headers\MK60DZ10.h	3887;"	d
DMA_ERR_ERR15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3888;"	d
DMA_ERR_ERR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	3859;"	d
DMA_ERR_ERR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3860;"	d
DMA_ERR_ERR2_MASK	.\bsp\cpu\headers\MK60DZ10.h	3861;"	d
DMA_ERR_ERR2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3862;"	d
DMA_ERR_ERR3_MASK	.\bsp\cpu\headers\MK60DZ10.h	3863;"	d
DMA_ERR_ERR3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3864;"	d
DMA_ERR_ERR4_MASK	.\bsp\cpu\headers\MK60DZ10.h	3865;"	d
DMA_ERR_ERR4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3866;"	d
DMA_ERR_ERR5_MASK	.\bsp\cpu\headers\MK60DZ10.h	3867;"	d
DMA_ERR_ERR5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3868;"	d
DMA_ERR_ERR6_MASK	.\bsp\cpu\headers\MK60DZ10.h	3869;"	d
DMA_ERR_ERR6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3870;"	d
DMA_ERR_ERR7_MASK	.\bsp\cpu\headers\MK60DZ10.h	3871;"	d
DMA_ERR_ERR7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3872;"	d
DMA_ERR_ERR8_MASK	.\bsp\cpu\headers\MK60DZ10.h	3873;"	d
DMA_ERR_ERR8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3874;"	d
DMA_ERR_ERR9_MASK	.\bsp\cpu\headers\MK60DZ10.h	3875;"	d
DMA_ERR_ERR9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3876;"	d
DMA_ERR_REG	.\bsp\cpu\headers\MK60DZ10.h	3602;"	d
DMA_ES	.\bsp\cpu\headers\MK60DZ10.h	4186;"	d
DMA_ES_CPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3687;"	d
DMA_ES_CPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3688;"	d
DMA_ES_DAE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3678;"	d
DMA_ES_DAE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3679;"	d
DMA_ES_DBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3668;"	d
DMA_ES_DBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3669;"	d
DMA_ES_DOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3676;"	d
DMA_ES_DOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3677;"	d
DMA_ES_ECX_MASK	.\bsp\cpu\headers\MK60DZ10.h	3689;"	d
DMA_ES_ECX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3690;"	d
DMA_ES_ERRCHN	.\bsp\cpu\headers\MK60DZ10.h	3686;"	d
DMA_ES_ERRCHN_MASK	.\bsp\cpu\headers\MK60DZ10.h	3684;"	d
DMA_ES_ERRCHN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3685;"	d
DMA_ES_NCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3674;"	d
DMA_ES_NCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3675;"	d
DMA_ES_REG	.\bsp\cpu\headers\MK60DZ10.h	3590;"	d
DMA_ES_SAE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3682;"	d
DMA_ES_SAE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3683;"	d
DMA_ES_SBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3670;"	d
DMA_ES_SBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3671;"	d
DMA_ES_SGE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3672;"	d
DMA_ES_SGE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3673;"	d
DMA_ES_SOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3680;"	d
DMA_ES_SOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3681;"	d
DMA_ES_VLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	3691;"	d
DMA_ES_VLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3692;"	d
DMA_FTM0CH0_CH	.\bsp\cpu\dma_channels.h	73;"	d
DMA_FTM0CH1_CH	.\bsp\cpu\dma_channels.h	74;"	d
DMA_FTM0CH2_CH	.\bsp\cpu\dma_channels.h	75;"	d
DMA_FTM0CH3_CH	.\bsp\cpu\dma_channels.h	76;"	d
DMA_FTM0CH4_CH	.\bsp\cpu\dma_channels.h	77;"	d
DMA_FTM0CH5_CH	.\bsp\cpu\dma_channels.h	78;"	d
DMA_FTM0CH6_CH	.\bsp\cpu\dma_channels.h	79;"	d
DMA_FTM0CH7_CH	.\bsp\cpu\dma_channels.h	80;"	d
DMA_FTM1CH0_CH	.\bsp\cpu\dma_channels.h	82;"	d
DMA_FTM1CH1_CH	.\bsp\cpu\dma_channels.h	83;"	d
DMA_FTM2CH0_CH	.\bsp\cpu\dma_channels.h	85;"	d
DMA_FTM2CH1_CH	.\bsp\cpu\dma_channels.h	86;"	d
DMA_GPIOPORTA_CH	.\bsp\cpu\dma_channels.h	113;"	d
DMA_GPIOPORTB_CH	.\bsp\cpu\dma_channels.h	114;"	d
DMA_GPIOPORTC_CH	.\bsp\cpu\dma_channels.h	115;"	d
DMA_GPIOPORTD_CH	.\bsp\cpu\dma_channels.h	116;"	d
DMA_GPIOPORTE_CH	.\bsp\cpu\dma_channels.h	117;"	d
DMA_HRS	.\bsp\cpu\headers\MK60DZ10.h	4199;"	d
DMA_HRS_HRS0_MASK	.\bsp\cpu\headers\MK60DZ10.h	3890;"	d
DMA_HRS_HRS0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3891;"	d
DMA_HRS_HRS10_MASK	.\bsp\cpu\headers\MK60DZ10.h	3910;"	d
DMA_HRS_HRS10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3911;"	d
DMA_HRS_HRS11_MASK	.\bsp\cpu\headers\MK60DZ10.h	3912;"	d
DMA_HRS_HRS11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3913;"	d
DMA_HRS_HRS12_MASK	.\bsp\cpu\headers\MK60DZ10.h	3914;"	d
DMA_HRS_HRS12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3915;"	d
DMA_HRS_HRS13_MASK	.\bsp\cpu\headers\MK60DZ10.h	3916;"	d
DMA_HRS_HRS13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3917;"	d
DMA_HRS_HRS14_MASK	.\bsp\cpu\headers\MK60DZ10.h	3918;"	d
DMA_HRS_HRS14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3919;"	d
DMA_HRS_HRS15_MASK	.\bsp\cpu\headers\MK60DZ10.h	3920;"	d
DMA_HRS_HRS15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3921;"	d
DMA_HRS_HRS1_MASK	.\bsp\cpu\headers\MK60DZ10.h	3892;"	d
DMA_HRS_HRS1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3893;"	d
DMA_HRS_HRS2_MASK	.\bsp\cpu\headers\MK60DZ10.h	3894;"	d
DMA_HRS_HRS2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3895;"	d
DMA_HRS_HRS3_MASK	.\bsp\cpu\headers\MK60DZ10.h	3896;"	d
DMA_HRS_HRS3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3897;"	d
DMA_HRS_HRS4_MASK	.\bsp\cpu\headers\MK60DZ10.h	3898;"	d
DMA_HRS_HRS4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3899;"	d
DMA_HRS_HRS5_MASK	.\bsp\cpu\headers\MK60DZ10.h	3900;"	d
DMA_HRS_HRS5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3901;"	d
DMA_HRS_HRS6_MASK	.\bsp\cpu\headers\MK60DZ10.h	3902;"	d
DMA_HRS_HRS6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3903;"	d
DMA_HRS_HRS7_MASK	.\bsp\cpu\headers\MK60DZ10.h	3904;"	d
DMA_HRS_HRS7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3905;"	d
DMA_HRS_HRS8_MASK	.\bsp\cpu\headers\MK60DZ10.h	3906;"	d
DMA_HRS_HRS8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3907;"	d
DMA_HRS_HRS9_MASK	.\bsp\cpu\headers\MK60DZ10.h	3908;"	d
DMA_HRS_HRS9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3909;"	d
DMA_HRS_REG	.\bsp\cpu\headers\MK60DZ10.h	3603;"	d
DMA_HSCMP0_CH	.\bsp\cpu\dma_channels.h	99;"	d
DMA_HSCMP1_CH	.\bsp\cpu\dma_channels.h	100;"	d
DMA_HSCMP2_CH	.\bsp\cpu\dma_channels.h	101;"	d
DMA_I2C0_CH	.\bsp\cpu\dma_channels.h	69;"	d
DMA_I2C1_CH	.\bsp\cpu\dma_channels.h	70;"	d
DMA_INT	.\bsp\cpu\headers\MK60DZ10.h	4197;"	d
DMA_INT_INT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	3824;"	d
DMA_INT_INT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3825;"	d
DMA_INT_INT10_MASK	.\bsp\cpu\headers\MK60DZ10.h	3844;"	d
DMA_INT_INT10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3845;"	d
DMA_INT_INT11_MASK	.\bsp\cpu\headers\MK60DZ10.h	3846;"	d
DMA_INT_INT11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3847;"	d
DMA_INT_INT12_MASK	.\bsp\cpu\headers\MK60DZ10.h	3848;"	d
DMA_INT_INT12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3849;"	d
DMA_INT_INT13_MASK	.\bsp\cpu\headers\MK60DZ10.h	3850;"	d
DMA_INT_INT13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3851;"	d
DMA_INT_INT14_MASK	.\bsp\cpu\headers\MK60DZ10.h	3852;"	d
DMA_INT_INT14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3853;"	d
DMA_INT_INT15_MASK	.\bsp\cpu\headers\MK60DZ10.h	3854;"	d
DMA_INT_INT15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3855;"	d
DMA_INT_INT1_MASK	.\bsp\cpu\headers\MK60DZ10.h	3826;"	d
DMA_INT_INT1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3827;"	d
DMA_INT_INT2_MASK	.\bsp\cpu\headers\MK60DZ10.h	3828;"	d
DMA_INT_INT2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3829;"	d
DMA_INT_INT3_MASK	.\bsp\cpu\headers\MK60DZ10.h	3830;"	d
DMA_INT_INT3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3831;"	d
DMA_INT_INT4_MASK	.\bsp\cpu\headers\MK60DZ10.h	3832;"	d
DMA_INT_INT4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3833;"	d
DMA_INT_INT5_MASK	.\bsp\cpu\headers\MK60DZ10.h	3834;"	d
DMA_INT_INT5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3835;"	d
DMA_INT_INT6_MASK	.\bsp\cpu\headers\MK60DZ10.h	3836;"	d
DMA_INT_INT6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3837;"	d
DMA_INT_INT7_MASK	.\bsp\cpu\headers\MK60DZ10.h	3838;"	d
DMA_INT_INT7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3839;"	d
DMA_INT_INT8_MASK	.\bsp\cpu\headers\MK60DZ10.h	3840;"	d
DMA_INT_INT8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3841;"	d
DMA_INT_INT9_MASK	.\bsp\cpu\headers\MK60DZ10.h	3842;"	d
DMA_INT_INT9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3843;"	d
DMA_INT_REG	.\bsp\cpu\headers\MK60DZ10.h	3601;"	d
DMA_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct DMA_MemMap {$/;"	s
DMA_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4461;"	d
DMA_NBYTES_MLNO_NBYTES	.\bsp\cpu\headers\MK60DZ10.h	4074;"	d
DMA_NBYTES_MLNO_NBYTES_MASK	.\bsp\cpu\headers\MK60DZ10.h	4072;"	d
DMA_NBYTES_MLNO_NBYTES_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4073;"	d
DMA_NBYTES_MLNO_REG	.\bsp\cpu\headers\MK60DZ10.h	3623;"	d
DMA_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4462;"	d
DMA_NBYTES_MLOFFNO_DMLOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4079;"	d
DMA_NBYTES_MLOFFNO_DMLOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4080;"	d
DMA_NBYTES_MLOFFNO_NBYTES	.\bsp\cpu\headers\MK60DZ10.h	4078;"	d
DMA_NBYTES_MLOFFNO_NBYTES_MASK	.\bsp\cpu\headers\MK60DZ10.h	4076;"	d
DMA_NBYTES_MLOFFNO_NBYTES_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4077;"	d
DMA_NBYTES_MLOFFNO_REG	.\bsp\cpu\headers\MK60DZ10.h	3624;"	d
DMA_NBYTES_MLOFFNO_SMLOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4081;"	d
DMA_NBYTES_MLOFFNO_SMLOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4082;"	d
DMA_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4463;"	d
DMA_NBYTES_MLOFFYES_DMLOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4090;"	d
DMA_NBYTES_MLOFFYES_DMLOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4091;"	d
DMA_NBYTES_MLOFFYES_MLOFF	.\bsp\cpu\headers\MK60DZ10.h	4089;"	d
DMA_NBYTES_MLOFFYES_MLOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	4087;"	d
DMA_NBYTES_MLOFFYES_MLOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4088;"	d
DMA_NBYTES_MLOFFYES_NBYTES	.\bsp\cpu\headers\MK60DZ10.h	4086;"	d
DMA_NBYTES_MLOFFYES_NBYTES_MASK	.\bsp\cpu\headers\MK60DZ10.h	4084;"	d
DMA_NBYTES_MLOFFYES_NBYTES_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4085;"	d
DMA_NBYTES_MLOFFYES_REG	.\bsp\cpu\headers\MK60DZ10.h	3625;"	d
DMA_NBYTES_MLOFFYES_SMLOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	4092;"	d
DMA_NBYTES_MLOFFYES_SMLOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4093;"	d
DMA_PDB_CH	.\bsp\cpu\dma_channels.h	110;"	d
DMA_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4458;"	d
DMA_SADDR_REG	.\bsp\cpu\headers\MK60DZ10.h	3620;"	d
DMA_SADDR_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4053;"	d
DMA_SADDR_SADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	4051;"	d
DMA_SADDR_SADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4052;"	d
DMA_SEEI	.\bsp\cpu\headers\MK60DZ10.h	4190;"	d
DMA_SEEI_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3773;"	d
DMA_SEEI_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3774;"	d
DMA_SEEI_REG	.\bsp\cpu\headers\MK60DZ10.h	3594;"	d
DMA_SEEI_SAEE_MASK	.\bsp\cpu\headers\MK60DZ10.h	3771;"	d
DMA_SEEI_SAEE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3772;"	d
DMA_SEEI_SEEI	.\bsp\cpu\headers\MK60DZ10.h	3770;"	d
DMA_SEEI_SEEI_MASK	.\bsp\cpu\headers\MK60DZ10.h	3768;"	d
DMA_SEEI_SEEI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3769;"	d
DMA_SERQ	.\bsp\cpu\headers\MK60DZ10.h	4192;"	d
DMA_SERQ_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3789;"	d
DMA_SERQ_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3790;"	d
DMA_SERQ_REG	.\bsp\cpu\headers\MK60DZ10.h	3596;"	d
DMA_SERQ_SAER_MASK	.\bsp\cpu\headers\MK60DZ10.h	3787;"	d
DMA_SERQ_SAER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3788;"	d
DMA_SERQ_SERQ	.\bsp\cpu\headers\MK60DZ10.h	3786;"	d
DMA_SERQ_SERQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	3784;"	d
DMA_SERQ_SERQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3785;"	d
DMA_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4464;"	d
DMA_SLAST_REG	.\bsp\cpu\headers\MK60DZ10.h	3626;"	d
DMA_SLAST_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4097;"	d
DMA_SLAST_SLAST_MASK	.\bsp\cpu\headers\MK60DZ10.h	4095;"	d
DMA_SLAST_SLAST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4096;"	d
DMA_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4459;"	d
DMA_SOFF_REG	.\bsp\cpu\headers\MK60DZ10.h	3621;"	d
DMA_SOFF_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4057;"	d
DMA_SOFF_SOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	4055;"	d
DMA_SOFF_SOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4056;"	d
DMA_SSI0RX_CH	.\bsp\cpu\dma_channels.h	55;"	d
DMA_SSI0TX_CH	.\bsp\cpu\dma_channels.h	56;"	d
DMA_SSRT	.\bsp\cpu\headers\MK60DZ10.h	4194;"	d
DMA_SSRT_NOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	3805;"	d
DMA_SSRT_NOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3806;"	d
DMA_SSRT_REG	.\bsp\cpu\headers\MK60DZ10.h	3598;"	d
DMA_SSRT_SAST_MASK	.\bsp\cpu\headers\MK60DZ10.h	3803;"	d
DMA_SSRT_SAST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3804;"	d
DMA_SSRT_SSRT	.\bsp\cpu\headers\MK60DZ10.h	3802;"	d
DMA_SSRT_SSRT_MASK	.\bsp\cpu\headers\MK60DZ10.h	3800;"	d
DMA_SSRT_SSRT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	3801;"	d
DMA_TCD0_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4218;"	d
DMA_TCD0_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4229;"	d
DMA_TCD0_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4230;"	d
DMA_TCD0_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4226;"	d
DMA_TCD0_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4225;"	d
DMA_TCD0_CSR	.\bsp\cpu\headers\MK60DZ10.h	4228;"	d
DMA_TCD0_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4223;"	d
DMA_TCD0_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4227;"	d
DMA_TCD0_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4224;"	d
DMA_TCD0_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4219;"	d
DMA_TCD0_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4220;"	d
DMA_TCD0_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4221;"	d
DMA_TCD0_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4216;"	d
DMA_TCD0_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4222;"	d
DMA_TCD0_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4217;"	d
DMA_TCD10_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4368;"	d
DMA_TCD10_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4380;"	d
DMA_TCD10_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4379;"	d
DMA_TCD10_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4375;"	d
DMA_TCD10_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4376;"	d
DMA_TCD10_CSR	.\bsp\cpu\headers\MK60DZ10.h	4378;"	d
DMA_TCD10_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4373;"	d
DMA_TCD10_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4377;"	d
DMA_TCD10_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4374;"	d
DMA_TCD10_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4370;"	d
DMA_TCD10_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4371;"	d
DMA_TCD10_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4369;"	d
DMA_TCD10_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4366;"	d
DMA_TCD10_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4372;"	d
DMA_TCD10_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4367;"	d
DMA_TCD11_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4383;"	d
DMA_TCD11_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4394;"	d
DMA_TCD11_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4395;"	d
DMA_TCD11_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4391;"	d
DMA_TCD11_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4390;"	d
DMA_TCD11_CSR	.\bsp\cpu\headers\MK60DZ10.h	4393;"	d
DMA_TCD11_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4388;"	d
DMA_TCD11_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4392;"	d
DMA_TCD11_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4389;"	d
DMA_TCD11_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4384;"	d
DMA_TCD11_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4386;"	d
DMA_TCD11_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4385;"	d
DMA_TCD11_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4381;"	d
DMA_TCD11_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4387;"	d
DMA_TCD11_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4382;"	d
DMA_TCD12_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4398;"	d
DMA_TCD12_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4410;"	d
DMA_TCD12_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4409;"	d
DMA_TCD12_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4406;"	d
DMA_TCD12_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4405;"	d
DMA_TCD12_CSR	.\bsp\cpu\headers\MK60DZ10.h	4408;"	d
DMA_TCD12_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4403;"	d
DMA_TCD12_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4407;"	d
DMA_TCD12_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4404;"	d
DMA_TCD12_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4399;"	d
DMA_TCD12_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4401;"	d
DMA_TCD12_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4400;"	d
DMA_TCD12_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4396;"	d
DMA_TCD12_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4402;"	d
DMA_TCD12_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4397;"	d
DMA_TCD13_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4413;"	d
DMA_TCD13_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4425;"	d
DMA_TCD13_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4424;"	d
DMA_TCD13_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4420;"	d
DMA_TCD13_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4421;"	d
DMA_TCD13_CSR	.\bsp\cpu\headers\MK60DZ10.h	4423;"	d
DMA_TCD13_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4418;"	d
DMA_TCD13_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4422;"	d
DMA_TCD13_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4419;"	d
DMA_TCD13_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4414;"	d
DMA_TCD13_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4415;"	d
DMA_TCD13_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4416;"	d
DMA_TCD13_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4411;"	d
DMA_TCD13_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4417;"	d
DMA_TCD13_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4412;"	d
DMA_TCD14_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4428;"	d
DMA_TCD14_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4440;"	d
DMA_TCD14_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4439;"	d
DMA_TCD14_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4435;"	d
DMA_TCD14_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4436;"	d
DMA_TCD14_CSR	.\bsp\cpu\headers\MK60DZ10.h	4438;"	d
DMA_TCD14_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4433;"	d
DMA_TCD14_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4437;"	d
DMA_TCD14_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4434;"	d
DMA_TCD14_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4431;"	d
DMA_TCD14_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4430;"	d
DMA_TCD14_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4429;"	d
DMA_TCD14_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4426;"	d
DMA_TCD14_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4432;"	d
DMA_TCD14_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4427;"	d
DMA_TCD15_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4443;"	d
DMA_TCD15_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4455;"	d
DMA_TCD15_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4454;"	d
DMA_TCD15_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4451;"	d
DMA_TCD15_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4450;"	d
DMA_TCD15_CSR	.\bsp\cpu\headers\MK60DZ10.h	4453;"	d
DMA_TCD15_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4448;"	d
DMA_TCD15_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4452;"	d
DMA_TCD15_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4449;"	d
DMA_TCD15_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4446;"	d
DMA_TCD15_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4445;"	d
DMA_TCD15_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4444;"	d
DMA_TCD15_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4441;"	d
DMA_TCD15_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4447;"	d
DMA_TCD15_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4442;"	d
DMA_TCD1_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4233;"	d
DMA_TCD1_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4245;"	d
DMA_TCD1_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4244;"	d
DMA_TCD1_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4240;"	d
DMA_TCD1_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4241;"	d
DMA_TCD1_CSR	.\bsp\cpu\headers\MK60DZ10.h	4243;"	d
DMA_TCD1_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4238;"	d
DMA_TCD1_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4242;"	d
DMA_TCD1_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4239;"	d
DMA_TCD1_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4235;"	d
DMA_TCD1_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4234;"	d
DMA_TCD1_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4236;"	d
DMA_TCD1_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4231;"	d
DMA_TCD1_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4237;"	d
DMA_TCD1_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4232;"	d
DMA_TCD2_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4248;"	d
DMA_TCD2_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4259;"	d
DMA_TCD2_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4260;"	d
DMA_TCD2_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4256;"	d
DMA_TCD2_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4255;"	d
DMA_TCD2_CSR	.\bsp\cpu\headers\MK60DZ10.h	4258;"	d
DMA_TCD2_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4253;"	d
DMA_TCD2_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4257;"	d
DMA_TCD2_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4254;"	d
DMA_TCD2_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4250;"	d
DMA_TCD2_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4249;"	d
DMA_TCD2_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4251;"	d
DMA_TCD2_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4246;"	d
DMA_TCD2_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4252;"	d
DMA_TCD2_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4247;"	d
DMA_TCD3_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4263;"	d
DMA_TCD3_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4274;"	d
DMA_TCD3_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4275;"	d
DMA_TCD3_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4271;"	d
DMA_TCD3_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4270;"	d
DMA_TCD3_CSR	.\bsp\cpu\headers\MK60DZ10.h	4273;"	d
DMA_TCD3_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4268;"	d
DMA_TCD3_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4272;"	d
DMA_TCD3_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4269;"	d
DMA_TCD3_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4266;"	d
DMA_TCD3_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4265;"	d
DMA_TCD3_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4264;"	d
DMA_TCD3_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4261;"	d
DMA_TCD3_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4267;"	d
DMA_TCD3_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4262;"	d
DMA_TCD4_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4278;"	d
DMA_TCD4_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4289;"	d
DMA_TCD4_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4290;"	d
DMA_TCD4_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4285;"	d
DMA_TCD4_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4286;"	d
DMA_TCD4_CSR	.\bsp\cpu\headers\MK60DZ10.h	4288;"	d
DMA_TCD4_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4283;"	d
DMA_TCD4_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4287;"	d
DMA_TCD4_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4284;"	d
DMA_TCD4_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4281;"	d
DMA_TCD4_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4280;"	d
DMA_TCD4_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4279;"	d
DMA_TCD4_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4276;"	d
DMA_TCD4_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4282;"	d
DMA_TCD4_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4277;"	d
DMA_TCD5_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4293;"	d
DMA_TCD5_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4304;"	d
DMA_TCD5_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4305;"	d
DMA_TCD5_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4300;"	d
DMA_TCD5_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4301;"	d
DMA_TCD5_CSR	.\bsp\cpu\headers\MK60DZ10.h	4303;"	d
DMA_TCD5_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4298;"	d
DMA_TCD5_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4302;"	d
DMA_TCD5_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4299;"	d
DMA_TCD5_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4296;"	d
DMA_TCD5_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4295;"	d
DMA_TCD5_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4294;"	d
DMA_TCD5_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4291;"	d
DMA_TCD5_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4297;"	d
DMA_TCD5_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4292;"	d
DMA_TCD6_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4308;"	d
DMA_TCD6_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4319;"	d
DMA_TCD6_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4320;"	d
DMA_TCD6_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4315;"	d
DMA_TCD6_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4316;"	d
DMA_TCD6_CSR	.\bsp\cpu\headers\MK60DZ10.h	4318;"	d
DMA_TCD6_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4313;"	d
DMA_TCD6_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4317;"	d
DMA_TCD6_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4314;"	d
DMA_TCD6_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4311;"	d
DMA_TCD6_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4309;"	d
DMA_TCD6_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4310;"	d
DMA_TCD6_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4306;"	d
DMA_TCD6_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4312;"	d
DMA_TCD6_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4307;"	d
DMA_TCD7_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4323;"	d
DMA_TCD7_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4334;"	d
DMA_TCD7_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4335;"	d
DMA_TCD7_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4330;"	d
DMA_TCD7_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4331;"	d
DMA_TCD7_CSR	.\bsp\cpu\headers\MK60DZ10.h	4333;"	d
DMA_TCD7_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4328;"	d
DMA_TCD7_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4332;"	d
DMA_TCD7_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4329;"	d
DMA_TCD7_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4324;"	d
DMA_TCD7_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4326;"	d
DMA_TCD7_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4325;"	d
DMA_TCD7_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4321;"	d
DMA_TCD7_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4327;"	d
DMA_TCD7_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4322;"	d
DMA_TCD8_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4338;"	d
DMA_TCD8_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4350;"	d
DMA_TCD8_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4349;"	d
DMA_TCD8_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4345;"	d
DMA_TCD8_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4346;"	d
DMA_TCD8_CSR	.\bsp\cpu\headers\MK60DZ10.h	4348;"	d
DMA_TCD8_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4343;"	d
DMA_TCD8_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4347;"	d
DMA_TCD8_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4344;"	d
DMA_TCD8_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4339;"	d
DMA_TCD8_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4340;"	d
DMA_TCD8_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4341;"	d
DMA_TCD8_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4336;"	d
DMA_TCD8_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4342;"	d
DMA_TCD8_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4337;"	d
DMA_TCD9_ATTR	.\bsp\cpu\headers\MK60DZ10.h	4353;"	d
DMA_TCD9_BITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4364;"	d
DMA_TCD9_BITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4365;"	d
DMA_TCD9_CITER_ELINKNO	.\bsp\cpu\headers\MK60DZ10.h	4361;"	d
DMA_TCD9_CITER_ELINKYES	.\bsp\cpu\headers\MK60DZ10.h	4360;"	d
DMA_TCD9_CSR	.\bsp\cpu\headers\MK60DZ10.h	4363;"	d
DMA_TCD9_DADDR	.\bsp\cpu\headers\MK60DZ10.h	4358;"	d
DMA_TCD9_DLASTSGA	.\bsp\cpu\headers\MK60DZ10.h	4362;"	d
DMA_TCD9_DOFF	.\bsp\cpu\headers\MK60DZ10.h	4359;"	d
DMA_TCD9_NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	4355;"	d
DMA_TCD9_NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	4354;"	d
DMA_TCD9_NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	4356;"	d
DMA_TCD9_SADDR	.\bsp\cpu\headers\MK60DZ10.h	4351;"	d
DMA_TCD9_SLAST	.\bsp\cpu\headers\MK60DZ10.h	4357;"	d
DMA_TCD9_SOFF	.\bsp\cpu\headers\MK60DZ10.h	4352;"	d
DMA_UART0RX_CH	.\bsp\cpu\dma_channels.h	36;"	d
DMA_UART0TX_CH	.\bsp\cpu\dma_channels.h	37;"	d
DMA_UART1RX_CH	.\bsp\cpu\dma_channels.h	39;"	d
DMA_UART1TX_CH	.\bsp\cpu\dma_channels.h	40;"	d
DMA_UART2RX_CH	.\bsp\cpu\dma_channels.h	42;"	d
DMA_UART2TX_CH	.\bsp\cpu\dma_channels.h	43;"	d
DMA_UART3RX_CH	.\bsp\cpu\dma_channels.h	45;"	d
DMA_UART3TX_CH	.\bsp\cpu\dma_channels.h	46;"	d
DMA_UART4RX_CH	.\bsp\cpu\dma_channels.h	48;"	d
DMA_UART4TX_CH	.\bsp\cpu\dma_channels.h	49;"	d
DMA_UART5RX_CH	.\bsp\cpu\dma_channels.h	51;"	d
DMA_UART5TX_CH	.\bsp\cpu\dma_channels.h	52;"	d
DOFF	.\bsp\cpu\headers\MK60DZ10.h	/^    uint16_t DOFF;                                   \/**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
DSADDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t DSADDR;                                 \/**< DMA System Address Register, offset: 0x0 *\/$/;"	m	struct:SDHC_MemMap
DWT_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	4682;"	d
DWT_CID0	.\bsp\cpu\headers\MK60DZ10.h	4724;"	d
DWT_CID0_REG	.\bsp\cpu\headers\MK60DZ10.h	4655;"	d
DWT_CID1	.\bsp\cpu\headers\MK60DZ10.h	4725;"	d
DWT_CID1_REG	.\bsp\cpu\headers\MK60DZ10.h	4656;"	d
DWT_CID2	.\bsp\cpu\headers\MK60DZ10.h	4726;"	d
DWT_CID2_REG	.\bsp\cpu\headers\MK60DZ10.h	4657;"	d
DWT_CID3	.\bsp\cpu\headers\MK60DZ10.h	4727;"	d
DWT_CID3_REG	.\bsp\cpu\headers\MK60DZ10.h	4658;"	d
DWT_COMP	.\bsp\cpu\headers\MK60DZ10.h	4730;"	d
DWT_COMP0	.\bsp\cpu\headers\MK60DZ10.h	4704;"	d
DWT_COMP1	.\bsp\cpu\headers\MK60DZ10.h	4707;"	d
DWT_COMP2	.\bsp\cpu\headers\MK60DZ10.h	4710;"	d
DWT_COMP3	.\bsp\cpu\headers\MK60DZ10.h	4713;"	d
DWT_COMP_REG	.\bsp\cpu\headers\MK60DZ10.h	4644;"	d
DWT_CPICNT	.\bsp\cpu\headers\MK60DZ10.h	4698;"	d
DWT_CPICNT_REG	.\bsp\cpu\headers\MK60DZ10.h	4638;"	d
DWT_CR	.\bsp\bsp.c	99;"	d	file:
DWT_CR_CYCCNTENA	.\bsp\bsp.c	120;"	d	file:
DWT_CTRL	.\bsp\cpu\headers\MK60DZ10.h	4696;"	d
DWT_CTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	4636;"	d
DWT_CYCCNT	.\bsp\cpu\headers\MK60DZ10.h	4697;"	d
DWT_CYCCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	4637;"	d
DWT_EXCCNT	.\bsp\cpu\headers\MK60DZ10.h	4699;"	d
DWT_EXCCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	4639;"	d
DWT_FOLDCNT	.\bsp\cpu\headers\MK60DZ10.h	4702;"	d
DWT_FOLDCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	4642;"	d
DWT_FUNCTION	.\bsp\cpu\headers\MK60DZ10.h	4732;"	d
DWT_FUNCTION0	.\bsp\cpu\headers\MK60DZ10.h	4706;"	d
DWT_FUNCTION1	.\bsp\cpu\headers\MK60DZ10.h	4709;"	d
DWT_FUNCTION2	.\bsp\cpu\headers\MK60DZ10.h	4712;"	d
DWT_FUNCTION3	.\bsp\cpu\headers\MK60DZ10.h	4715;"	d
DWT_FUNCTION_REG	.\bsp\cpu\headers\MK60DZ10.h	4646;"	d
DWT_LSUCNT	.\bsp\cpu\headers\MK60DZ10.h	4701;"	d
DWT_LSUCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	4641;"	d
DWT_MASK	.\bsp\cpu\headers\MK60DZ10.h	4731;"	d
DWT_MASK0	.\bsp\cpu\headers\MK60DZ10.h	4705;"	d
DWT_MASK1	.\bsp\cpu\headers\MK60DZ10.h	4708;"	d
DWT_MASK2	.\bsp\cpu\headers\MK60DZ10.h	4711;"	d
DWT_MASK3	.\bsp\cpu\headers\MK60DZ10.h	4714;"	d
DWT_MASK_REG	.\bsp\cpu\headers\MK60DZ10.h	4645;"	d
DWT_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct DWT_MemMap {$/;"	s
DWT_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_PCSR	.\bsp\cpu\headers\MK60DZ10.h	4703;"	d
DWT_PCSR_REG	.\bsp\cpu\headers\MK60DZ10.h	4643;"	d
DWT_PID0	.\bsp\cpu\headers\MK60DZ10.h	4720;"	d
DWT_PID0_REG	.\bsp\cpu\headers\MK60DZ10.h	4651;"	d
DWT_PID1	.\bsp\cpu\headers\MK60DZ10.h	4721;"	d
DWT_PID1_REG	.\bsp\cpu\headers\MK60DZ10.h	4652;"	d
DWT_PID2	.\bsp\cpu\headers\MK60DZ10.h	4722;"	d
DWT_PID2_REG	.\bsp\cpu\headers\MK60DZ10.h	4653;"	d
DWT_PID3	.\bsp\cpu\headers\MK60DZ10.h	4723;"	d
DWT_PID3_REG	.\bsp\cpu\headers\MK60DZ10.h	4654;"	d
DWT_PID4	.\bsp\cpu\headers\MK60DZ10.h	4716;"	d
DWT_PID4_REG	.\bsp\cpu\headers\MK60DZ10.h	4647;"	d
DWT_PID5	.\bsp\cpu\headers\MK60DZ10.h	4717;"	d
DWT_PID5_REG	.\bsp\cpu\headers\MK60DZ10.h	4648;"	d
DWT_PID6	.\bsp\cpu\headers\MK60DZ10.h	4718;"	d
DWT_PID6_REG	.\bsp\cpu\headers\MK60DZ10.h	4649;"	d
DWT_PID7	.\bsp\cpu\headers\MK60DZ10.h	4719;"	d
DWT_PID7_REG	.\bsp\cpu\headers\MK60DZ10.h	4650;"	d
DWT_SLEEPCNT	.\bsp\cpu\headers\MK60DZ10.h	4700;"	d
DWT_SLEEPCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	4640;"	d
DbgNamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *DbgNamePtr;$/;"	m	struct:os_flag_grp
DbgNamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *DbgNamePtr;$/;"	m	struct:os_mutex
DbgNamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *DbgNamePtr;$/;"	m	struct:os_pend_obj
DbgNamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *DbgNamePtr;$/;"	m	struct:os_q
DbgNamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *DbgNamePtr;$/;"	m	struct:os_sem
DbgNamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *DbgNamePtr;$/;"	m	struct:os_tcb
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_FLAG_GRP         *DbgNextPtr;$/;"	m	struct:os_flag_grp
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_MEM              *DbgNextPtr;$/;"	m	struct:os_mem
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_MUTEX            *DbgNextPtr;$/;"	m	struct:os_mutex
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_Q                *DbgNextPtr;$/;"	m	struct:os_q
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_SEM              *DbgNextPtr;$/;"	m	struct:os_sem
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *DbgNextPtr;$/;"	m	struct:os_tcb
DbgNextPtr	.\uCOS-III\Source\os.h	/^    OS_TMR              *DbgNextPtr;$/;"	m	struct:os_tmr
DbgNextPtr	.\uCOS-III\Source\os.h	/^    void                *DbgNextPtr;$/;"	m	struct:os_pend_obj
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_FLAG_GRP         *DbgPrevPtr;$/;"	m	struct:os_flag_grp
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_MEM              *DbgPrevPtr;$/;"	m	struct:os_mem
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_MUTEX            *DbgPrevPtr;$/;"	m	struct:os_mutex
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_Q                *DbgPrevPtr;$/;"	m	struct:os_q
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_SEM              *DbgPrevPtr;$/;"	m	struct:os_sem
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *DbgPrevPtr;$/;"	m	struct:os_tcb
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    OS_TMR              *DbgPrevPtr;$/;"	m	struct:os_tmr
DbgPrevPtr	.\uCOS-III\Source\os.h	/^    void                *DbgPrevPtr;$/;"	m	struct:os_pend_obj
DisableInterrupts	.\bsp\cpu\arm_cm4.h	30;"	d
Dly	.\uCOS-III\Source\os.h	/^    OS_TICK              Dly;                               \/* Delay before start of repeat                           *\/$/;"	m	struct:os_tmr
EAR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t EAR;                                    \/**< Error Address Register, Slave Port n, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:MPU_MemMap::__anon29
ECR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ECR;                                    \/**< Error Counter, offset: 0x1C *\/$/;"	m	struct:CAN_MemMap
ECR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ECR;                                    \/**< Ethernet Control Register, offset: 0x24 *\/$/;"	m	struct:ENET_MemMap
ED	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ED;                                      \/**< UART Extended Data Register, offset: 0xC *\/$/;"	m	struct:UART_MemMap
EDR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t EDR;                                    \/**< Error Detail Register, Slave Port n, array offset: 0x14, array step: 0x8 *\/$/;"	m	struct:MPU_MemMap::__anon29
EEI	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t EEI;                                    \/**< Enable Error Interrupt Register, offset: 0x14 *\/$/;"	m	struct:DMA_MemMap
EEVR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t EEVR;                                   \/**< Trace Enable Event Register, offset: 0x20 *\/$/;"	m	struct:ETM_MemMap
EIMR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t EIMR;                                   \/**< Interrupt Mask Register, offset: 0x8 *\/$/;"	m	struct:ENET_MemMap
EIR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t EIR;                                    \/**< Interrupt Event Register, offset: 0x4 *\/$/;"	m	struct:ENET_MemMap
ENDPOINT	.\bsp\cpu\headers\MK60DZ10.h	/^  } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon36
ENDPT	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t ENDPT;                                   \/**< Endpoint Control Register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon36
ENET_ATCOR	.\bsp\cpu\headers\MK60DZ10.h	5395;"	d
ENET_ATCOR_COR	.\bsp\cpu\headers\MK60DZ10.h	5302;"	d
ENET_ATCOR_COR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5300;"	d
ENET_ATCOR_COR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5301;"	d
ENET_ATCOR_REG	.\bsp\cpu\headers\MK60DZ10.h	4973;"	d
ENET_ATCR	.\bsp\cpu\headers\MK60DZ10.h	5391;"	d
ENET_ATCR_CAPTURE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5283;"	d
ENET_ATCR_CAPTURE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5284;"	d
ENET_ATCR_EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5271;"	d
ENET_ATCR_EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5272;"	d
ENET_ATCR_OFFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5273;"	d
ENET_ATCR_OFFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5274;"	d
ENET_ATCR_OFFRST_MASK	.\bsp\cpu\headers\MK60DZ10.h	5275;"	d
ENET_ATCR_OFFRST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5276;"	d
ENET_ATCR_PEREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5277;"	d
ENET_ATCR_PEREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5278;"	d
ENET_ATCR_PINPER_MASK	.\bsp\cpu\headers\MK60DZ10.h	5279;"	d
ENET_ATCR_PINPER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5280;"	d
ENET_ATCR_REG	.\bsp\cpu\headers\MK60DZ10.h	4969;"	d
ENET_ATCR_RESTART_MASK	.\bsp\cpu\headers\MK60DZ10.h	5281;"	d
ENET_ATCR_RESTART_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5282;"	d
ENET_ATCR_SLAVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5285;"	d
ENET_ATCR_SLAVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5286;"	d
ENET_ATINC	.\bsp\cpu\headers\MK60DZ10.h	5396;"	d
ENET_ATINC_INC	.\bsp\cpu\headers\MK60DZ10.h	5306;"	d
ENET_ATINC_INC_CORR	.\bsp\cpu\headers\MK60DZ10.h	5309;"	d
ENET_ATINC_INC_CORR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5307;"	d
ENET_ATINC_INC_CORR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5308;"	d
ENET_ATINC_INC_MASK	.\bsp\cpu\headers\MK60DZ10.h	5304;"	d
ENET_ATINC_INC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5305;"	d
ENET_ATINC_REG	.\bsp\cpu\headers\MK60DZ10.h	4974;"	d
ENET_ATOFF	.\bsp\cpu\headers\MK60DZ10.h	5393;"	d
ENET_ATOFF_OFFSET	.\bsp\cpu\headers\MK60DZ10.h	5294;"	d
ENET_ATOFF_OFFSET_MASK	.\bsp\cpu\headers\MK60DZ10.h	5292;"	d
ENET_ATOFF_OFFSET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5293;"	d
ENET_ATOFF_REG	.\bsp\cpu\headers\MK60DZ10.h	4971;"	d
ENET_ATPER	.\bsp\cpu\headers\MK60DZ10.h	5394;"	d
ENET_ATPER_PERIOD	.\bsp\cpu\headers\MK60DZ10.h	5298;"	d
ENET_ATPER_PERIOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	5296;"	d
ENET_ATPER_PERIOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5297;"	d
ENET_ATPER_REG	.\bsp\cpu\headers\MK60DZ10.h	4972;"	d
ENET_ATSTMP	.\bsp\cpu\headers\MK60DZ10.h	5397;"	d
ENET_ATSTMP_REG	.\bsp\cpu\headers\MK60DZ10.h	4975;"	d
ENET_ATSTMP_TIMESTAMP	.\bsp\cpu\headers\MK60DZ10.h	5313;"	d
ENET_ATSTMP_TIMESTAMP_MASK	.\bsp\cpu\headers\MK60DZ10.h	5311;"	d
ENET_ATSTMP_TIMESTAMP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5312;"	d
ENET_ATVR	.\bsp\cpu\headers\MK60DZ10.h	5392;"	d
ENET_ATVR_ATIME	.\bsp\cpu\headers\MK60DZ10.h	5290;"	d
ENET_ATVR_ATIME_MASK	.\bsp\cpu\headers\MK60DZ10.h	5288;"	d
ENET_ATVR_ATIME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5289;"	d
ENET_ATVR_REG	.\bsp\cpu\headers\MK60DZ10.h	4970;"	d
ENET_AUTONEG	.\bsp\drivers\enet\enet.h	/^} ENET_AUTONEG;$/;"	t	typeref:enum:__anon38
ENET_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	5345;"	d
ENET_CONFIG	.\bsp\drivers\enet\enet.h	/^} ENET_CONFIG;$/;"	t	typeref:struct:__anon43
ENET_DUPLEX	.\bsp\drivers\enet\enet.h	/^} ENET_DUPLEX;$/;"	t	typeref:enum:__anon40
ENET_ECR	.\bsp\cpu\headers\MK60DZ10.h	5363;"	d
ENET_ECR_DBGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5077;"	d
ENET_ECR_DBGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5078;"	d
ENET_ECR_EN1588_MASK	.\bsp\cpu\headers\MK60DZ10.h	5075;"	d
ENET_ECR_EN1588_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5076;"	d
ENET_ECR_ETHEREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5069;"	d
ENET_ECR_ETHEREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5070;"	d
ENET_ECR_MAGICEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5071;"	d
ENET_ECR_MAGICEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5072;"	d
ENET_ECR_REG	.\bsp\cpu\headers\MK60DZ10.h	4887;"	d
ENET_ECR_RESET_MASK	.\bsp\cpu\headers\MK60DZ10.h	5067;"	d
ENET_ECR_RESET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5068;"	d
ENET_ECR_SLEEP_MASK	.\bsp\cpu\headers\MK60DZ10.h	5073;"	d
ENET_ECR_SLEEP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5074;"	d
ENET_ECR_STOPEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5079;"	d
ENET_ECR_STOPEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5080;"	d
ENET_EIMR	.\bsp\cpu\headers\MK60DZ10.h	5360;"	d
ENET_EIMR_BABR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5058;"	d
ENET_EIMR_BABR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5059;"	d
ENET_EIMR_BABT_MASK	.\bsp\cpu\headers\MK60DZ10.h	5056;"	d
ENET_EIMR_BABT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5057;"	d
ENET_EIMR_EBERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5042;"	d
ENET_EIMR_EBERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5043;"	d
ENET_EIMR_GRA_MASK	.\bsp\cpu\headers\MK60DZ10.h	5054;"	d
ENET_EIMR_GRA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5055;"	d
ENET_EIMR_LC_MASK	.\bsp\cpu\headers\MK60DZ10.h	5040;"	d
ENET_EIMR_LC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5041;"	d
ENET_EIMR_MII_MASK	.\bsp\cpu\headers\MK60DZ10.h	5044;"	d
ENET_EIMR_MII_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5045;"	d
ENET_EIMR_PLR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5034;"	d
ENET_EIMR_PLR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5035;"	d
ENET_EIMR_REG	.\bsp\cpu\headers\MK60DZ10.h	4884;"	d
ENET_EIMR_RL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5038;"	d
ENET_EIMR_RL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5039;"	d
ENET_EIMR_RXB_MASK	.\bsp\cpu\headers\MK60DZ10.h	5046;"	d
ENET_EIMR_RXB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5047;"	d
ENET_EIMR_RXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	5048;"	d
ENET_EIMR_RXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5049;"	d
ENET_EIMR_TS_AVAIL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5030;"	d
ENET_EIMR_TS_AVAIL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5031;"	d
ENET_EIMR_TS_TIMER_MASK	.\bsp\cpu\headers\MK60DZ10.h	5028;"	d
ENET_EIMR_TS_TIMER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5029;"	d
ENET_EIMR_TXB_MASK	.\bsp\cpu\headers\MK60DZ10.h	5050;"	d
ENET_EIMR_TXB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5051;"	d
ENET_EIMR_TXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	5052;"	d
ENET_EIMR_TXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5053;"	d
ENET_EIMR_UN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5036;"	d
ENET_EIMR_UN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5037;"	d
ENET_EIMR_WAKEUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	5032;"	d
ENET_EIMR_WAKEUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5033;"	d
ENET_EIR	.\bsp\cpu\headers\MK60DZ10.h	5359;"	d
ENET_EIR_BABR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5025;"	d
ENET_EIR_BABR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5026;"	d
ENET_EIR_BABT_MASK	.\bsp\cpu\headers\MK60DZ10.h	5023;"	d
ENET_EIR_BABT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5024;"	d
ENET_EIR_EBERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5009;"	d
ENET_EIR_EBERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5010;"	d
ENET_EIR_GRA_MASK	.\bsp\cpu\headers\MK60DZ10.h	5021;"	d
ENET_EIR_GRA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5022;"	d
ENET_EIR_LC_MASK	.\bsp\cpu\headers\MK60DZ10.h	5007;"	d
ENET_EIR_LC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5008;"	d
ENET_EIR_MII_MASK	.\bsp\cpu\headers\MK60DZ10.h	5011;"	d
ENET_EIR_MII_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5012;"	d
ENET_EIR_PLR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5001;"	d
ENET_EIR_PLR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5002;"	d
ENET_EIR_REG	.\bsp\cpu\headers\MK60DZ10.h	4883;"	d
ENET_EIR_RL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5005;"	d
ENET_EIR_RL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5006;"	d
ENET_EIR_RXB_MASK	.\bsp\cpu\headers\MK60DZ10.h	5013;"	d
ENET_EIR_RXB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5014;"	d
ENET_EIR_RXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	5015;"	d
ENET_EIR_RXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5016;"	d
ENET_EIR_TS_AVAIL_MASK	.\bsp\cpu\headers\MK60DZ10.h	4997;"	d
ENET_EIR_TS_AVAIL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4998;"	d
ENET_EIR_TS_TIMER_MASK	.\bsp\cpu\headers\MK60DZ10.h	4995;"	d
ENET_EIR_TS_TIMER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	4996;"	d
ENET_EIR_TXB_MASK	.\bsp\cpu\headers\MK60DZ10.h	5017;"	d
ENET_EIR_TXB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5018;"	d
ENET_EIR_TXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	5019;"	d
ENET_EIR_TXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5020;"	d
ENET_EIR_UN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5003;"	d
ENET_EIR_UN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5004;"	d
ENET_EIR_WAKEUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	4999;"	d
ENET_EIR_WAKEUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5000;"	d
ENET_EXTERNAL_CONN	.\bsp\drivers\enet\enet.h	/^} ENET_EXTERNAL_CONN;$/;"	t	typeref:enum:__anon42
ENET_FTRL	.\bsp\cpu\headers\MK60DZ10.h	5388;"	d
ENET_FTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	4912;"	d
ENET_FTRL_TRUNC_FL	.\bsp\cpu\headers\MK60DZ10.h	5251;"	d
ENET_FTRL_TRUNC_FL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5249;"	d
ENET_FTRL_TRUNC_FL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5250;"	d
ENET_GALR	.\bsp\cpu\headers\MK60DZ10.h	5375;"	d
ENET_GALR_GADDR2	.\bsp\cpu\headers\MK60DZ10.h	5197;"	d
ENET_GALR_GADDR2_MASK	.\bsp\cpu\headers\MK60DZ10.h	5195;"	d
ENET_GALR_GADDR2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5196;"	d
ENET_GALR_REG	.\bsp\cpu\headers\MK60DZ10.h	4899;"	d
ENET_GAUR	.\bsp\cpu\headers\MK60DZ10.h	5374;"	d
ENET_GAUR_GADDR1	.\bsp\cpu\headers\MK60DZ10.h	5193;"	d
ENET_GAUR_GADDR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	5191;"	d
ENET_GAUR_GADDR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5192;"	d
ENET_GAUR_REG	.\bsp\cpu\headers\MK60DZ10.h	4898;"	d
ENET_IALR	.\bsp\cpu\headers\MK60DZ10.h	5373;"	d
ENET_IALR_IADDR2	.\bsp\cpu\headers\MK60DZ10.h	5189;"	d
ENET_IALR_IADDR2_MASK	.\bsp\cpu\headers\MK60DZ10.h	5187;"	d
ENET_IALR_IADDR2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5188;"	d
ENET_IALR_REG	.\bsp\cpu\headers\MK60DZ10.h	4897;"	d
ENET_IAUR	.\bsp\cpu\headers\MK60DZ10.h	5372;"	d
ENET_IAUR_IADDR1	.\bsp\cpu\headers\MK60DZ10.h	5185;"	d
ENET_IAUR_IADDR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	5183;"	d
ENET_IAUR_IADDR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5184;"	d
ENET_IAUR_REG	.\bsp\cpu\headers\MK60DZ10.h	4896;"	d
ENET_IEEE_R_ALIGN	.\bsp\cpu\headers\MK60DZ10.h	5457;"	d
ENET_IEEE_R_ALIGN_REG	.\bsp\cpu\headers\MK60DZ10.h	4965;"	d
ENET_IEEE_R_CRC	.\bsp\cpu\headers\MK60DZ10.h	5456;"	d
ENET_IEEE_R_CRC_REG	.\bsp\cpu\headers\MK60DZ10.h	4964;"	d
ENET_IEEE_R_DROP	.\bsp\cpu\headers\MK60DZ10.h	5454;"	d
ENET_IEEE_R_FDXFC	.\bsp\cpu\headers\MK60DZ10.h	5459;"	d
ENET_IEEE_R_FDXFC_REG	.\bsp\cpu\headers\MK60DZ10.h	4967;"	d
ENET_IEEE_R_FRAME_OK	.\bsp\cpu\headers\MK60DZ10.h	5455;"	d
ENET_IEEE_R_MACERR	.\bsp\cpu\headers\MK60DZ10.h	5458;"	d
ENET_IEEE_R_MACERR_REG	.\bsp\cpu\headers\MK60DZ10.h	4966;"	d
ENET_IEEE_R_OCTETS_OK	.\bsp\cpu\headers\MK60DZ10.h	5460;"	d
ENET_IEEE_R_OCTETS_OK_REG	.\bsp\cpu\headers\MK60DZ10.h	4968;"	d
ENET_IEEE_T_1COL	.\bsp\cpu\headers\MK60DZ10.h	5427;"	d
ENET_IEEE_T_1COL_REG	.\bsp\cpu\headers\MK60DZ10.h	4935;"	d
ENET_IEEE_T_CSERR	.\bsp\cpu\headers\MK60DZ10.h	5433;"	d
ENET_IEEE_T_CSERR_REG	.\bsp\cpu\headers\MK60DZ10.h	4941;"	d
ENET_IEEE_T_DEF	.\bsp\cpu\headers\MK60DZ10.h	5429;"	d
ENET_IEEE_T_DEF_REG	.\bsp\cpu\headers\MK60DZ10.h	4937;"	d
ENET_IEEE_T_DROP	.\bsp\cpu\headers\MK60DZ10.h	5425;"	d
ENET_IEEE_T_DROP_REG	.\bsp\cpu\headers\MK60DZ10.h	4933;"	d
ENET_IEEE_T_EXCOL	.\bsp\cpu\headers\MK60DZ10.h	5431;"	d
ENET_IEEE_T_EXCOL_REG	.\bsp\cpu\headers\MK60DZ10.h	4939;"	d
ENET_IEEE_T_FDXFC	.\bsp\cpu\headers\MK60DZ10.h	5435;"	d
ENET_IEEE_T_FDXFC_REG	.\bsp\cpu\headers\MK60DZ10.h	4943;"	d
ENET_IEEE_T_FRAME_OK	.\bsp\cpu\headers\MK60DZ10.h	5426;"	d
ENET_IEEE_T_FRAME_OK_REG	.\bsp\cpu\headers\MK60DZ10.h	4934;"	d
ENET_IEEE_T_LCOL	.\bsp\cpu\headers\MK60DZ10.h	5430;"	d
ENET_IEEE_T_LCOL_REG	.\bsp\cpu\headers\MK60DZ10.h	4938;"	d
ENET_IEEE_T_MACERR	.\bsp\cpu\headers\MK60DZ10.h	5432;"	d
ENET_IEEE_T_MACERR_REG	.\bsp\cpu\headers\MK60DZ10.h	4940;"	d
ENET_IEEE_T_MCOL	.\bsp\cpu\headers\MK60DZ10.h	5428;"	d
ENET_IEEE_T_MCOL_REG	.\bsp\cpu\headers\MK60DZ10.h	4936;"	d
ENET_IEEE_T_OCTETS_OK	.\bsp\cpu\headers\MK60DZ10.h	5436;"	d
ENET_IEEE_T_OCTETS_OK_REG	.\bsp\cpu\headers\MK60DZ10.h	4944;"	d
ENET_IEEE_T_SQE	.\bsp\cpu\headers\MK60DZ10.h	5434;"	d
ENET_IEEE_T_SQE_REG	.\bsp\cpu\headers\MK60DZ10.h	4942;"	d
ENET_INTERFACE	.\bsp\drivers\enet\enet.h	/^} ENET_INTERFACE;$/;"	t	typeref:enum:__anon37
ENET_LOOPBACK	.\bsp\drivers\enet\enet.h	/^} ENET_LOOPBACK;$/;"	t	typeref:enum:__anon41
ENET_MIBC	.\bsp\cpu\headers\MK60DZ10.h	5366;"	d
ENET_MIBC_MIB_CLEAR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5110;"	d
ENET_MIBC_MIB_CLEAR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5111;"	d
ENET_MIBC_MIB_DIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5114;"	d
ENET_MIBC_MIB_DIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5115;"	d
ENET_MIBC_MIB_IDLE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5112;"	d
ENET_MIBC_MIB_IDLE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5113;"	d
ENET_MIBC_REG	.\bsp\cpu\headers\MK60DZ10.h	4890;"	d
ENET_MMFR	.\bsp\cpu\headers\MK60DZ10.h	5364;"	d
ENET_MMFR_DATA	.\bsp\cpu\headers\MK60DZ10.h	5084;"	d
ENET_MMFR_DATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	5082;"	d
ENET_MMFR_DATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5083;"	d
ENET_MMFR_OP	.\bsp\cpu\headers\MK60DZ10.h	5096;"	d
ENET_MMFR_OP_MASK	.\bsp\cpu\headers\MK60DZ10.h	5094;"	d
ENET_MMFR_OP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5095;"	d
ENET_MMFR_PA	.\bsp\cpu\headers\MK60DZ10.h	5093;"	d
ENET_MMFR_PA_MASK	.\bsp\cpu\headers\MK60DZ10.h	5091;"	d
ENET_MMFR_PA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5092;"	d
ENET_MMFR_RA	.\bsp\cpu\headers\MK60DZ10.h	5090;"	d
ENET_MMFR_RA_MASK	.\bsp\cpu\headers\MK60DZ10.h	5088;"	d
ENET_MMFR_RA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5089;"	d
ENET_MMFR_REG	.\bsp\cpu\headers\MK60DZ10.h	4888;"	d
ENET_MMFR_ST	.\bsp\cpu\headers\MK60DZ10.h	5099;"	d
ENET_MMFR_ST_MASK	.\bsp\cpu\headers\MK60DZ10.h	5097;"	d
ENET_MMFR_ST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5098;"	d
ENET_MMFR_TA	.\bsp\cpu\headers\MK60DZ10.h	5087;"	d
ENET_MMFR_TA_MASK	.\bsp\cpu\headers\MK60DZ10.h	5085;"	d
ENET_MMFR_TA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5086;"	d
ENET_MRBR	.\bsp\cpu\headers\MK60DZ10.h	5379;"	d
ENET_MRBR_REG	.\bsp\cpu\headers\MK60DZ10.h	4903;"	d
ENET_MRBR_R_BUF_SIZE	.\bsp\cpu\headers\MK60DZ10.h	5215;"	d
ENET_MRBR_R_BUF_SIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5213;"	d
ENET_MRBR_R_BUF_SIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5214;"	d
ENET_MSCR	.\bsp\cpu\headers\MK60DZ10.h	5365;"	d
ENET_MSCR_DIS_PRE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5104;"	d
ENET_MSCR_DIS_PRE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5105;"	d
ENET_MSCR_HOLDTIME	.\bsp\cpu\headers\MK60DZ10.h	5108;"	d
ENET_MSCR_HOLDTIME_MASK	.\bsp\cpu\headers\MK60DZ10.h	5106;"	d
ENET_MSCR_HOLDTIME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5107;"	d
ENET_MSCR_MII_SPEED	.\bsp\cpu\headers\MK60DZ10.h	5103;"	d
ENET_MSCR_MII_SPEED_MASK	.\bsp\cpu\headers\MK60DZ10.h	5101;"	d
ENET_MSCR_MII_SPEED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5102;"	d
ENET_MSCR_REG	.\bsp\cpu\headers\MK60DZ10.h	4889;"	d
ENET_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct ENET_MemMap {$/;"	s
ENET_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *ENET_MemMapPtr;$/;"	t
ENET_OPD	.\bsp\cpu\headers\MK60DZ10.h	5371;"	d
ENET_OPD_OPCODE	.\bsp\cpu\headers\MK60DZ10.h	5181;"	d
ENET_OPD_OPCODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5179;"	d
ENET_OPD_OPCODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5180;"	d
ENET_OPD_PAUSE_DUR	.\bsp\cpu\headers\MK60DZ10.h	5178;"	d
ENET_OPD_PAUSE_DUR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5176;"	d
ENET_OPD_PAUSE_DUR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5177;"	d
ENET_OPD_REG	.\bsp\cpu\headers\MK60DZ10.h	4895;"	d
ENET_PALR	.\bsp\cpu\headers\MK60DZ10.h	5369;"	d
ENET_PALR_PADDR1	.\bsp\cpu\headers\MK60DZ10.h	5167;"	d
ENET_PALR_PADDR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	5165;"	d
ENET_PALR_PADDR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5166;"	d
ENET_PALR_REG	.\bsp\cpu\headers\MK60DZ10.h	4893;"	d
ENET_PAUR	.\bsp\cpu\headers\MK60DZ10.h	5370;"	d
ENET_PAUR_PADDR2	.\bsp\cpu\headers\MK60DZ10.h	5174;"	d
ENET_PAUR_PADDR2_MASK	.\bsp\cpu\headers\MK60DZ10.h	5172;"	d
ENET_PAUR_PADDR2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5173;"	d
ENET_PAUR_REG	.\bsp\cpu\headers\MK60DZ10.h	4894;"	d
ENET_PAUR_TYPE	.\bsp\cpu\headers\MK60DZ10.h	5171;"	d
ENET_PAUR_TYPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5169;"	d
ENET_PAUR_TYPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5170;"	d
ENET_RACC	.\bsp\cpu\headers\MK60DZ10.h	5390;"	d
ENET_RACC_IPDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5262;"	d
ENET_RACC_IPDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5263;"	d
ENET_RACC_LINEDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5266;"	d
ENET_RACC_LINEDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5267;"	d
ENET_RACC_PADREM_MASK	.\bsp\cpu\headers\MK60DZ10.h	5260;"	d
ENET_RACC_PADREM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5261;"	d
ENET_RACC_PRODIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5264;"	d
ENET_RACC_PRODIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5265;"	d
ENET_RACC_REG	.\bsp\cpu\headers\MK60DZ10.h	4914;"	d
ENET_RACC_SHIFT16_MASK	.\bsp\cpu\headers\MK60DZ10.h	5268;"	d
ENET_RACC_SHIFT16_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5269;"	d
ENET_RAEM	.\bsp\cpu\headers\MK60DZ10.h	5382;"	d
ENET_RAEM_REG	.\bsp\cpu\headers\MK60DZ10.h	4906;"	d
ENET_RAEM_RX_ALMOST_EMPTY	.\bsp\cpu\headers\MK60DZ10.h	5227;"	d
ENET_RAEM_RX_ALMOST_EMPTY_MASK	.\bsp\cpu\headers\MK60DZ10.h	5225;"	d
ENET_RAEM_RX_ALMOST_EMPTY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5226;"	d
ENET_RAFL	.\bsp\cpu\headers\MK60DZ10.h	5383;"	d
ENET_RAFL_REG	.\bsp\cpu\headers\MK60DZ10.h	4907;"	d
ENET_RAFL_RX_ALMOST_FULL	.\bsp\cpu\headers\MK60DZ10.h	5231;"	d
ENET_RAFL_RX_ALMOST_FULL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5229;"	d
ENET_RAFL_RX_ALMOST_FULL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5230;"	d
ENET_RCR	.\bsp\cpu\headers\MK60DZ10.h	5367;"	d
ENET_RCR_BC_REJ_MASK	.\bsp\cpu\headers\MK60DZ10.h	5125;"	d
ENET_RCR_BC_REJ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5126;"	d
ENET_RCR_CFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5139;"	d
ENET_RCR_CFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5140;"	d
ENET_RCR_CRCFWD_MASK	.\bsp\cpu\headers\MK60DZ10.h	5137;"	d
ENET_RCR_CRCFWD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5138;"	d
ENET_RCR_DRT_MASK	.\bsp\cpu\headers\MK60DZ10.h	5119;"	d
ENET_RCR_DRT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5120;"	d
ENET_RCR_FCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5127;"	d
ENET_RCR_FCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5128;"	d
ENET_RCR_GRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5146;"	d
ENET_RCR_GRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5147;"	d
ENET_RCR_LOOP_MASK	.\bsp\cpu\headers\MK60DZ10.h	5117;"	d
ENET_RCR_LOOP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5118;"	d
ENET_RCR_MAX_FL	.\bsp\cpu\headers\MK60DZ10.h	5143;"	d
ENET_RCR_MAX_FL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5141;"	d
ENET_RCR_MAX_FL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5142;"	d
ENET_RCR_MII_MODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5121;"	d
ENET_RCR_MII_MODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5122;"	d
ENET_RCR_NLC_MASK	.\bsp\cpu\headers\MK60DZ10.h	5144;"	d
ENET_RCR_NLC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5145;"	d
ENET_RCR_PADEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5133;"	d
ENET_RCR_PADEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5134;"	d
ENET_RCR_PAUFWD_MASK	.\bsp\cpu\headers\MK60DZ10.h	5135;"	d
ENET_RCR_PAUFWD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5136;"	d
ENET_RCR_PROM_MASK	.\bsp\cpu\headers\MK60DZ10.h	5123;"	d
ENET_RCR_PROM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5124;"	d
ENET_RCR_REG	.\bsp\cpu\headers\MK60DZ10.h	4891;"	d
ENET_RCR_RMII_10T_MASK	.\bsp\cpu\headers\MK60DZ10.h	5131;"	d
ENET_RCR_RMII_10T_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5132;"	d
ENET_RCR_RMII_MODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5129;"	d
ENET_RCR_RMII_MODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5130;"	d
ENET_RDAR	.\bsp\cpu\headers\MK60DZ10.h	5361;"	d
ENET_RDAR_RDAR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5061;"	d
ENET_RDAR_RDAR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5062;"	d
ENET_RDAR_REG	.\bsp\cpu\headers\MK60DZ10.h	4885;"	d
ENET_RDSR	.\bsp\cpu\headers\MK60DZ10.h	5377;"	d
ENET_RDSR_REG	.\bsp\cpu\headers\MK60DZ10.h	4901;"	d
ENET_RDSR_R_DES_START	.\bsp\cpu\headers\MK60DZ10.h	5207;"	d
ENET_RDSR_R_DES_START_MASK	.\bsp\cpu\headers\MK60DZ10.h	5205;"	d
ENET_RDSR_R_DES_START_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5206;"	d
ENET_RMON_R_BC_PKT	.\bsp\cpu\headers\MK60DZ10.h	5438;"	d
ENET_RMON_R_BC_PKT_REG	.\bsp\cpu\headers\MK60DZ10.h	4946;"	d
ENET_RMON_R_CRC_ALIGN	.\bsp\cpu\headers\MK60DZ10.h	5440;"	d
ENET_RMON_R_CRC_ALIGN_REG	.\bsp\cpu\headers\MK60DZ10.h	4948;"	d
ENET_RMON_R_DROP_REG	.\bsp\cpu\headers\MK60DZ10.h	4962;"	d
ENET_RMON_R_FRAG	.\bsp\cpu\headers\MK60DZ10.h	5443;"	d
ENET_RMON_R_FRAG_REG	.\bsp\cpu\headers\MK60DZ10.h	4951;"	d
ENET_RMON_R_FRAME_OK_REG	.\bsp\cpu\headers\MK60DZ10.h	4963;"	d
ENET_RMON_R_JAB	.\bsp\cpu\headers\MK60DZ10.h	5444;"	d
ENET_RMON_R_JAB_REG	.\bsp\cpu\headers\MK60DZ10.h	4952;"	d
ENET_RMON_R_MC_PKT	.\bsp\cpu\headers\MK60DZ10.h	5439;"	d
ENET_RMON_R_MC_PKT_REG	.\bsp\cpu\headers\MK60DZ10.h	4947;"	d
ENET_RMON_R_OCTETS	.\bsp\cpu\headers\MK60DZ10.h	5453;"	d
ENET_RMON_R_OCTETS_REG	.\bsp\cpu\headers\MK60DZ10.h	4961;"	d
ENET_RMON_R_OVERSIZE	.\bsp\cpu\headers\MK60DZ10.h	5442;"	d
ENET_RMON_R_OVERSIZE_REG	.\bsp\cpu\headers\MK60DZ10.h	4950;"	d
ENET_RMON_R_P1024TO2047	.\bsp\cpu\headers\MK60DZ10.h	5451;"	d
ENET_RMON_R_P1024TO2047_REG	.\bsp\cpu\headers\MK60DZ10.h	4959;"	d
ENET_RMON_R_P128TO255	.\bsp\cpu\headers\MK60DZ10.h	5448;"	d
ENET_RMON_R_P128TO255_REG	.\bsp\cpu\headers\MK60DZ10.h	4956;"	d
ENET_RMON_R_P256TO511	.\bsp\cpu\headers\MK60DZ10.h	5449;"	d
ENET_RMON_R_P256TO511_REG	.\bsp\cpu\headers\MK60DZ10.h	4957;"	d
ENET_RMON_R_P512TO1023	.\bsp\cpu\headers\MK60DZ10.h	5450;"	d
ENET_RMON_R_P512TO1023_REG	.\bsp\cpu\headers\MK60DZ10.h	4958;"	d
ENET_RMON_R_P64	.\bsp\cpu\headers\MK60DZ10.h	5446;"	d
ENET_RMON_R_P64_REG	.\bsp\cpu\headers\MK60DZ10.h	4954;"	d
ENET_RMON_R_P65TO127	.\bsp\cpu\headers\MK60DZ10.h	5447;"	d
ENET_RMON_R_P65TO127_REG	.\bsp\cpu\headers\MK60DZ10.h	4955;"	d
ENET_RMON_R_PACKETS	.\bsp\cpu\headers\MK60DZ10.h	5437;"	d
ENET_RMON_R_PACKETS_REG	.\bsp\cpu\headers\MK60DZ10.h	4945;"	d
ENET_RMON_R_P_GTE2048	.\bsp\cpu\headers\MK60DZ10.h	5452;"	d
ENET_RMON_R_P_GTE2048_REG	.\bsp\cpu\headers\MK60DZ10.h	4960;"	d
ENET_RMON_R_RESVD_0	.\bsp\cpu\headers\MK60DZ10.h	5445;"	d
ENET_RMON_R_RESVD_0_REG	.\bsp\cpu\headers\MK60DZ10.h	4953;"	d
ENET_RMON_R_UNDERSIZE	.\bsp\cpu\headers\MK60DZ10.h	5441;"	d
ENET_RMON_R_UNDERSIZE_REG	.\bsp\cpu\headers\MK60DZ10.h	4949;"	d
ENET_RMON_T_BC_PKT	.\bsp\cpu\headers\MK60DZ10.h	5409;"	d
ENET_RMON_T_BC_PKT_REG	.\bsp\cpu\headers\MK60DZ10.h	4917;"	d
ENET_RMON_T_COL	.\bsp\cpu\headers\MK60DZ10.h	5416;"	d
ENET_RMON_T_COL_REG	.\bsp\cpu\headers\MK60DZ10.h	4924;"	d
ENET_RMON_T_CRC_ALIGN	.\bsp\cpu\headers\MK60DZ10.h	5411;"	d
ENET_RMON_T_CRC_ALIGN_REG	.\bsp\cpu\headers\MK60DZ10.h	4919;"	d
ENET_RMON_T_DROP	.\bsp\cpu\headers\MK60DZ10.h	5407;"	d
ENET_RMON_T_DROP_REG	.\bsp\cpu\headers\MK60DZ10.h	4915;"	d
ENET_RMON_T_FRAG	.\bsp\cpu\headers\MK60DZ10.h	5414;"	d
ENET_RMON_T_FRAG_REG	.\bsp\cpu\headers\MK60DZ10.h	4922;"	d
ENET_RMON_T_JAB	.\bsp\cpu\headers\MK60DZ10.h	5415;"	d
ENET_RMON_T_JAB_REG	.\bsp\cpu\headers\MK60DZ10.h	4923;"	d
ENET_RMON_T_MC_PKT	.\bsp\cpu\headers\MK60DZ10.h	5410;"	d
ENET_RMON_T_MC_PKT_REG	.\bsp\cpu\headers\MK60DZ10.h	4918;"	d
ENET_RMON_T_OCTETS	.\bsp\cpu\headers\MK60DZ10.h	5424;"	d
ENET_RMON_T_OCTETS_REG	.\bsp\cpu\headers\MK60DZ10.h	4932;"	d
ENET_RMON_T_OVERSIZE	.\bsp\cpu\headers\MK60DZ10.h	5413;"	d
ENET_RMON_T_OVERSIZE_REG	.\bsp\cpu\headers\MK60DZ10.h	4921;"	d
ENET_RMON_T_P1024TO2047	.\bsp\cpu\headers\MK60DZ10.h	5422;"	d
ENET_RMON_T_P1024TO2047_REG	.\bsp\cpu\headers\MK60DZ10.h	4930;"	d
ENET_RMON_T_P128TO255	.\bsp\cpu\headers\MK60DZ10.h	5419;"	d
ENET_RMON_T_P128TO255_REG	.\bsp\cpu\headers\MK60DZ10.h	4927;"	d
ENET_RMON_T_P256TO511	.\bsp\cpu\headers\MK60DZ10.h	5420;"	d
ENET_RMON_T_P256TO511_REG	.\bsp\cpu\headers\MK60DZ10.h	4928;"	d
ENET_RMON_T_P512TO1023	.\bsp\cpu\headers\MK60DZ10.h	5421;"	d
ENET_RMON_T_P512TO1023_REG	.\bsp\cpu\headers\MK60DZ10.h	4929;"	d
ENET_RMON_T_P64	.\bsp\cpu\headers\MK60DZ10.h	5417;"	d
ENET_RMON_T_P64_REG	.\bsp\cpu\headers\MK60DZ10.h	4925;"	d
ENET_RMON_T_P65TO127	.\bsp\cpu\headers\MK60DZ10.h	5418;"	d
ENET_RMON_T_P65TO127_REG	.\bsp\cpu\headers\MK60DZ10.h	4926;"	d
ENET_RMON_T_PACKETS	.\bsp\cpu\headers\MK60DZ10.h	5408;"	d
ENET_RMON_T_PACKETS_REG	.\bsp\cpu\headers\MK60DZ10.h	4916;"	d
ENET_RMON_T_P_GTE2048	.\bsp\cpu\headers\MK60DZ10.h	5423;"	d
ENET_RMON_T_P_GTE2048_REG	.\bsp\cpu\headers\MK60DZ10.h	4931;"	d
ENET_RMON_T_UNDERSIZE	.\bsp\cpu\headers\MK60DZ10.h	5412;"	d
ENET_RMON_T_UNDERSIZE_REG	.\bsp\cpu\headers\MK60DZ10.h	4920;"	d
ENET_RSEM	.\bsp\cpu\headers\MK60DZ10.h	5381;"	d
ENET_RSEM_REG	.\bsp\cpu\headers\MK60DZ10.h	4905;"	d
ENET_RSEM_RX_SECTION_EMPTY	.\bsp\cpu\headers\MK60DZ10.h	5223;"	d
ENET_RSEM_RX_SECTION_EMPTY_MASK	.\bsp\cpu\headers\MK60DZ10.h	5221;"	d
ENET_RSEM_RX_SECTION_EMPTY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5222;"	d
ENET_RSFL	.\bsp\cpu\headers\MK60DZ10.h	5380;"	d
ENET_RSFL_REG	.\bsp\cpu\headers\MK60DZ10.h	4904;"	d
ENET_RSFL_RX_SECTION_FULL	.\bsp\cpu\headers\MK60DZ10.h	5219;"	d
ENET_RSFL_RX_SECTION_FULL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5217;"	d
ENET_RSFL_RX_SECTION_FULL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5218;"	d
ENET_SPEED	.\bsp\drivers\enet\enet.h	/^} ENET_SPEED;$/;"	t	typeref:enum:__anon39
ENET_TACC	.\bsp\cpu\headers\MK60DZ10.h	5389;"	d
ENET_TACC_IPCHK_MASK	.\bsp\cpu\headers\MK60DZ10.h	5255;"	d
ENET_TACC_IPCHK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5256;"	d
ENET_TACC_PROCHK_MASK	.\bsp\cpu\headers\MK60DZ10.h	5257;"	d
ENET_TACC_PROCHK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5258;"	d
ENET_TACC_REG	.\bsp\cpu\headers\MK60DZ10.h	4913;"	d
ENET_TACC_SHIFT16_MASK	.\bsp\cpu\headers\MK60DZ10.h	5253;"	d
ENET_TACC_SHIFT16_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5254;"	d
ENET_TAEM	.\bsp\cpu\headers\MK60DZ10.h	5385;"	d
ENET_TAEM_REG	.\bsp\cpu\headers\MK60DZ10.h	4909;"	d
ENET_TAEM_TX_ALMOST_EMPTY	.\bsp\cpu\headers\MK60DZ10.h	5239;"	d
ENET_TAEM_TX_ALMOST_EMPTY_MASK	.\bsp\cpu\headers\MK60DZ10.h	5237;"	d
ENET_TAEM_TX_ALMOST_EMPTY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5238;"	d
ENET_TAFL	.\bsp\cpu\headers\MK60DZ10.h	5386;"	d
ENET_TAFL_REG	.\bsp\cpu\headers\MK60DZ10.h	4910;"	d
ENET_TAFL_TX_ALMOST_FULL	.\bsp\cpu\headers\MK60DZ10.h	5243;"	d
ENET_TAFL_TX_ALMOST_FULL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5241;"	d
ENET_TAFL_TX_ALMOST_FULL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5242;"	d
ENET_TCCR	.\bsp\cpu\headers\MK60DZ10.h	5464;"	d
ENET_TCCR0	.\bsp\cpu\headers\MK60DZ10.h	5400;"	d
ENET_TCCR1	.\bsp\cpu\headers\MK60DZ10.h	5402;"	d
ENET_TCCR2	.\bsp\cpu\headers\MK60DZ10.h	5404;"	d
ENET_TCCR3	.\bsp\cpu\headers\MK60DZ10.h	5406;"	d
ENET_TCCR_REG	.\bsp\cpu\headers\MK60DZ10.h	4978;"	d
ENET_TCCR_TCC	.\bsp\cpu\headers\MK60DZ10.h	5336;"	d
ENET_TCCR_TCC_MASK	.\bsp\cpu\headers\MK60DZ10.h	5334;"	d
ENET_TCCR_TCC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5335;"	d
ENET_TCR	.\bsp\cpu\headers\MK60DZ10.h	5368;"	d
ENET_TCR_ADDINS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5160;"	d
ENET_TCR_ADDINS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5161;"	d
ENET_TCR_ADDSEL	.\bsp\cpu\headers\MK60DZ10.h	5159;"	d
ENET_TCR_ADDSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	5157;"	d
ENET_TCR_ADDSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5158;"	d
ENET_TCR_CRCFWD_MASK	.\bsp\cpu\headers\MK60DZ10.h	5162;"	d
ENET_TCR_CRCFWD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5163;"	d
ENET_TCR_FDEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	5151;"	d
ENET_TCR_FDEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5152;"	d
ENET_TCR_GTS_MASK	.\bsp\cpu\headers\MK60DZ10.h	5149;"	d
ENET_TCR_GTS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5150;"	d
ENET_TCR_REG	.\bsp\cpu\headers\MK60DZ10.h	4892;"	d
ENET_TCR_RFC_PAUSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5155;"	d
ENET_TCR_RFC_PAUSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5156;"	d
ENET_TCR_TFC_PAUSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5153;"	d
ENET_TCR_TFC_PAUSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5154;"	d
ENET_TCSR	.\bsp\cpu\headers\MK60DZ10.h	5463;"	d
ENET_TCSR0	.\bsp\cpu\headers\MK60DZ10.h	5399;"	d
ENET_TCSR1	.\bsp\cpu\headers\MK60DZ10.h	5401;"	d
ENET_TCSR2	.\bsp\cpu\headers\MK60DZ10.h	5403;"	d
ENET_TCSR3	.\bsp\cpu\headers\MK60DZ10.h	5405;"	d
ENET_TCSR_REG	.\bsp\cpu\headers\MK60DZ10.h	4977;"	d
ENET_TCSR_TDRE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5324;"	d
ENET_TCSR_TDRE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5325;"	d
ENET_TCSR_TF_MASK	.\bsp\cpu\headers\MK60DZ10.h	5331;"	d
ENET_TCSR_TF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5332;"	d
ENET_TCSR_TIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5329;"	d
ENET_TCSR_TIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5330;"	d
ENET_TCSR_TMODE	.\bsp\cpu\headers\MK60DZ10.h	5328;"	d
ENET_TCSR_TMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	5326;"	d
ENET_TCSR_TMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5327;"	d
ENET_TDAR	.\bsp\cpu\headers\MK60DZ10.h	5362;"	d
ENET_TDAR_REG	.\bsp\cpu\headers\MK60DZ10.h	4886;"	d
ENET_TDAR_TDAR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5064;"	d
ENET_TDAR_TDAR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5065;"	d
ENET_TDSR	.\bsp\cpu\headers\MK60DZ10.h	5378;"	d
ENET_TDSR_REG	.\bsp\cpu\headers\MK60DZ10.h	4902;"	d
ENET_TDSR_X_DES_START	.\bsp\cpu\headers\MK60DZ10.h	5211;"	d
ENET_TDSR_X_DES_START_MASK	.\bsp\cpu\headers\MK60DZ10.h	5209;"	d
ENET_TDSR_X_DES_START_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5210;"	d
ENET_TFWR	.\bsp\cpu\headers\MK60DZ10.h	5376;"	d
ENET_TFWR_REG	.\bsp\cpu\headers\MK60DZ10.h	4900;"	d
ENET_TFWR_STRFWD_MASK	.\bsp\cpu\headers\MK60DZ10.h	5202;"	d
ENET_TFWR_STRFWD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5203;"	d
ENET_TFWR_TFWR	.\bsp\cpu\headers\MK60DZ10.h	5201;"	d
ENET_TFWR_TFWR_MASK	.\bsp\cpu\headers\MK60DZ10.h	5199;"	d
ENET_TFWR_TFWR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5200;"	d
ENET_TGSR	.\bsp\cpu\headers\MK60DZ10.h	5398;"	d
ENET_TGSR_REG	.\bsp\cpu\headers\MK60DZ10.h	4976;"	d
ENET_TGSR_TF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	5315;"	d
ENET_TGSR_TF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5316;"	d
ENET_TGSR_TF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	5317;"	d
ENET_TGSR_TF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5318;"	d
ENET_TGSR_TF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	5319;"	d
ENET_TGSR_TF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5320;"	d
ENET_TGSR_TF3_MASK	.\bsp\cpu\headers\MK60DZ10.h	5321;"	d
ENET_TGSR_TF3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5322;"	d
ENET_TIPG	.\bsp\cpu\headers\MK60DZ10.h	5387;"	d
ENET_TIPG_IPG	.\bsp\cpu\headers\MK60DZ10.h	5247;"	d
ENET_TIPG_IPG_MASK	.\bsp\cpu\headers\MK60DZ10.h	5245;"	d
ENET_TIPG_IPG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5246;"	d
ENET_TIPG_REG	.\bsp\cpu\headers\MK60DZ10.h	4911;"	d
ENET_TSEM	.\bsp\cpu\headers\MK60DZ10.h	5384;"	d
ENET_TSEM_REG	.\bsp\cpu\headers\MK60DZ10.h	4908;"	d
ENET_TSEM_TX_SECTION_EMPTY	.\bsp\cpu\headers\MK60DZ10.h	5235;"	d
ENET_TSEM_TX_SECTION_EMPTY_MASK	.\bsp\cpu\headers\MK60DZ10.h	5233;"	d
ENET_TSEM_TX_SECTION_EMPTY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	5234;"	d
ENHANCED_BD	.\bsp\drivers\enet\nbuf.h	16;"	d
ERQ	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ERQ;                                    \/**< Enable Request Register, offset: 0xC *\/$/;"	m	struct:DMA_MemMap
ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ERR;                                    \/**< Error Register, offset: 0x2C *\/$/;"	m	struct:DMA_MemMap
ERREN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ERREN;                                   \/**< Error Interrupt Enable Register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap
ERRSTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ERRSTAT;                                 \/**< Error Interrupt Status Register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap
ES	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ES;                                     \/**< Error Status Register, offset: 0x4 *\/$/;"	m	struct:DMA_MemMap
ESR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ESR;                                    \/**< RNGB Error Status Register, offset: 0x10 *\/$/;"	m	struct:RNG_MemMap
ESR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ESR1;                                   \/**< Error and Status 1 Register, offset: 0x20 *\/$/;"	m	struct:CAN_MemMap
ESR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ESR2;                                   \/**< Error and Status 2 Register, offset: 0x38 *\/$/;"	m	struct:CAN_MemMap
ET7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ET7816;                                  \/**< UART 7816 Error Threshold Register, offset: 0x1E *\/$/;"	m	struct:UART_MemMap
ETBCC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ETBCC;                                  \/**< ETB counter control register, offset: 0x14 *\/$/;"	m	struct:MCM_MemMap
ETBCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ETBCNT;                                 \/**< ETB counter value register, offset: 0x1C *\/$/;"	m	struct:MCM_MemMap
ETBRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ETBRL;                                  \/**< ETB reload register, offset: 0x18 *\/$/;"	m	struct:MCM_MemMap
ETB_AUTHSTATUS	.\bsp\cpu\headers\MK60DZ10.h	5641;"	d
ETB_AUTHSTATUS_REG	.\bsp\cpu\headers\MK60DZ10.h	5567;"	d
ETB_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	5605;"	d
ETB_CIDR0	.\bsp\cpu\headers\MK60DZ10.h	5652;"	d
ETB_CIDR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5578;"	d
ETB_CIDR1	.\bsp\cpu\headers\MK60DZ10.h	5653;"	d
ETB_CIDR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5579;"	d
ETB_CIDR2	.\bsp\cpu\headers\MK60DZ10.h	5654;"	d
ETB_CIDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5580;"	d
ETB_CIDR3	.\bsp\cpu\headers\MK60DZ10.h	5655;"	d
ETB_CIDR3_REG	.\bsp\cpu\headers\MK60DZ10.h	5581;"	d
ETB_CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	5638;"	d
ETB_CLAIMCLR_REG	.\bsp\cpu\headers\MK60DZ10.h	5564;"	d
ETB_CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	5637;"	d
ETB_CLAIMSET_REG	.\bsp\cpu\headers\MK60DZ10.h	5563;"	d
ETB_CTL	.\bsp\cpu\headers\MK60DZ10.h	5625;"	d
ETB_CTL_REG	.\bsp\cpu\headers\MK60DZ10.h	5551;"	d
ETB_DEVID	.\bsp\cpu\headers\MK60DZ10.h	5642;"	d
ETB_DEVID_REG	.\bsp\cpu\headers\MK60DZ10.h	5568;"	d
ETB_DEVTYPE	.\bsp\cpu\headers\MK60DZ10.h	5643;"	d
ETB_DEVTYPE_REG	.\bsp\cpu\headers\MK60DZ10.h	5569;"	d
ETB_FFCR	.\bsp\cpu\headers\MK60DZ10.h	5628;"	d
ETB_FFCR_REG	.\bsp\cpu\headers\MK60DZ10.h	5554;"	d
ETB_FFSR	.\bsp\cpu\headers\MK60DZ10.h	5627;"	d
ETB_FFSR_REG	.\bsp\cpu\headers\MK60DZ10.h	5553;"	d
ETB_ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	5635;"	d
ETB_ITATBCTR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5561;"	d
ETB_ITATBCTR1	.\bsp\cpu\headers\MK60DZ10.h	5634;"	d
ETB_ITATBCTR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5560;"	d
ETB_ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	5633;"	d
ETB_ITATBCTR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5559;"	d
ETB_ITATBDATA0	.\bsp\cpu\headers\MK60DZ10.h	5632;"	d
ETB_ITATBDATA0_REG	.\bsp\cpu\headers\MK60DZ10.h	5558;"	d
ETB_ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	5636;"	d
ETB_ITCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	5562;"	d
ETB_ITMISCOP0	.\bsp\cpu\headers\MK60DZ10.h	5629;"	d
ETB_ITMISCOP0_REG	.\bsp\cpu\headers\MK60DZ10.h	5555;"	d
ETB_ITTRFLIN	.\bsp\cpu\headers\MK60DZ10.h	5631;"	d
ETB_ITTRFLINACK	.\bsp\cpu\headers\MK60DZ10.h	5630;"	d
ETB_ITTRFLINACK_REG	.\bsp\cpu\headers\MK60DZ10.h	5556;"	d
ETB_ITTRFLIN_REG	.\bsp\cpu\headers\MK60DZ10.h	5557;"	d
ETB_LAR	.\bsp\cpu\headers\MK60DZ10.h	5639;"	d
ETB_LAR_REG	.\bsp\cpu\headers\MK60DZ10.h	5565;"	d
ETB_LSR	.\bsp\cpu\headers\MK60DZ10.h	5640;"	d
ETB_LSR_REG	.\bsp\cpu\headers\MK60DZ10.h	5566;"	d
ETB_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct ETB_MemMap {$/;"	s
ETB_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *ETB_MemMapPtr;$/;"	t
ETB_PIDR0	.\bsp\cpu\headers\MK60DZ10.h	5648;"	d
ETB_PIDR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5574;"	d
ETB_PIDR1	.\bsp\cpu\headers\MK60DZ10.h	5649;"	d
ETB_PIDR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5575;"	d
ETB_PIDR2	.\bsp\cpu\headers\MK60DZ10.h	5650;"	d
ETB_PIDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5576;"	d
ETB_PIDR3	.\bsp\cpu\headers\MK60DZ10.h	5651;"	d
ETB_PIDR3_REG	.\bsp\cpu\headers\MK60DZ10.h	5577;"	d
ETB_PIDR4	.\bsp\cpu\headers\MK60DZ10.h	5644;"	d
ETB_PIDR4_REG	.\bsp\cpu\headers\MK60DZ10.h	5570;"	d
ETB_PIDR5	.\bsp\cpu\headers\MK60DZ10.h	5645;"	d
ETB_PIDR5_REG	.\bsp\cpu\headers\MK60DZ10.h	5571;"	d
ETB_PIDR6	.\bsp\cpu\headers\MK60DZ10.h	5646;"	d
ETB_PIDR6_REG	.\bsp\cpu\headers\MK60DZ10.h	5572;"	d
ETB_PIDR7	.\bsp\cpu\headers\MK60DZ10.h	5647;"	d
ETB_PIDR7_REG	.\bsp\cpu\headers\MK60DZ10.h	5573;"	d
ETB_RDP	.\bsp\cpu\headers\MK60DZ10.h	5619;"	d
ETB_RDP_REG	.\bsp\cpu\headers\MK60DZ10.h	5545;"	d
ETB_RRD	.\bsp\cpu\headers\MK60DZ10.h	5621;"	d
ETB_RRD_REG	.\bsp\cpu\headers\MK60DZ10.h	5547;"	d
ETB_RRP	.\bsp\cpu\headers\MK60DZ10.h	5622;"	d
ETB_RRP_REG	.\bsp\cpu\headers\MK60DZ10.h	5548;"	d
ETB_RWD	.\bsp\cpu\headers\MK60DZ10.h	5626;"	d
ETB_RWD_REG	.\bsp\cpu\headers\MK60DZ10.h	5552;"	d
ETB_RWP	.\bsp\cpu\headers\MK60DZ10.h	5623;"	d
ETB_RWP_REG	.\bsp\cpu\headers\MK60DZ10.h	5549;"	d
ETB_STS	.\bsp\cpu\headers\MK60DZ10.h	5620;"	d
ETB_STS_REG	.\bsp\cpu\headers\MK60DZ10.h	5546;"	d
ETB_TRG	.\bsp\cpu\headers\MK60DZ10.h	5624;"	d
ETB_TRG_REG	.\bsp\cpu\headers\MK60DZ10.h	5550;"	d
ETF_AUTHSTATUS	.\bsp\cpu\headers\MK60DZ10.h	5796;"	d
ETF_AUTHSTATUS_REG	.\bsp\cpu\headers\MK60DZ10.h	5733;"	d
ETF_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	5771;"	d
ETF_CIDR0	.\bsp\cpu\headers\MK60DZ10.h	5807;"	d
ETF_CIDR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5744;"	d
ETF_CIDR1	.\bsp\cpu\headers\MK60DZ10.h	5808;"	d
ETF_CIDR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5745;"	d
ETF_CIDR2	.\bsp\cpu\headers\MK60DZ10.h	5809;"	d
ETF_CIDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5746;"	d
ETF_CIDR3	.\bsp\cpu\headers\MK60DZ10.h	5810;"	d
ETF_CIDR3_REG	.\bsp\cpu\headers\MK60DZ10.h	5747;"	d
ETF_CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	5793;"	d
ETF_CLAIMCLR_REG	.\bsp\cpu\headers\MK60DZ10.h	5730;"	d
ETF_CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	5792;"	d
ETF_CLAIMSET_REG	.\bsp\cpu\headers\MK60DZ10.h	5729;"	d
ETF_DEVID	.\bsp\cpu\headers\MK60DZ10.h	5797;"	d
ETF_DEVID_REG	.\bsp\cpu\headers\MK60DZ10.h	5734;"	d
ETF_DEVTYPE	.\bsp\cpu\headers\MK60DZ10.h	5798;"	d
ETF_DEVTYPE_REG	.\bsp\cpu\headers\MK60DZ10.h	5735;"	d
ETF_FCR	.\bsp\cpu\headers\MK60DZ10.h	5785;"	d
ETF_FCR_REG	.\bsp\cpu\headers\MK60DZ10.h	5722;"	d
ETF_ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	5790;"	d
ETF_ITATBCTR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5727;"	d
ETF_ITATBCTR1	.\bsp\cpu\headers\MK60DZ10.h	5789;"	d
ETF_ITATBCTR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5726;"	d
ETF_ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	5788;"	d
ETF_ITATBCTR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5725;"	d
ETF_ITATBDATA0	.\bsp\cpu\headers\MK60DZ10.h	5787;"	d
ETF_ITATBDATA0_REG	.\bsp\cpu\headers\MK60DZ10.h	5724;"	d
ETF_ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	5791;"	d
ETF_ITCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	5728;"	d
ETF_LAR	.\bsp\cpu\headers\MK60DZ10.h	5794;"	d
ETF_LAR_REG	.\bsp\cpu\headers\MK60DZ10.h	5731;"	d
ETF_LSR	.\bsp\cpu\headers\MK60DZ10.h	5795;"	d
ETF_LSR_REG	.\bsp\cpu\headers\MK60DZ10.h	5732;"	d
ETF_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct ETF_MemMap {$/;"	s
ETF_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *ETF_MemMapPtr;$/;"	t
ETF_PCR	.\bsp\cpu\headers\MK60DZ10.h	5786;"	d
ETF_PCR_REG	.\bsp\cpu\headers\MK60DZ10.h	5723;"	d
ETF_PIDR0	.\bsp\cpu\headers\MK60DZ10.h	5803;"	d
ETF_PIDR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5740;"	d
ETF_PIDR1	.\bsp\cpu\headers\MK60DZ10.h	5804;"	d
ETF_PIDR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5741;"	d
ETF_PIDR2	.\bsp\cpu\headers\MK60DZ10.h	5805;"	d
ETF_PIDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5742;"	d
ETF_PIDR3	.\bsp\cpu\headers\MK60DZ10.h	5806;"	d
ETF_PIDR3_REG	.\bsp\cpu\headers\MK60DZ10.h	5743;"	d
ETF_PIDR4	.\bsp\cpu\headers\MK60DZ10.h	5799;"	d
ETF_PIDR4_REG	.\bsp\cpu\headers\MK60DZ10.h	5736;"	d
ETF_PIDR5	.\bsp\cpu\headers\MK60DZ10.h	5800;"	d
ETF_PIDR5_REG	.\bsp\cpu\headers\MK60DZ10.h	5737;"	d
ETF_PIDR6	.\bsp\cpu\headers\MK60DZ10.h	5801;"	d
ETF_PIDR6_REG	.\bsp\cpu\headers\MK60DZ10.h	5738;"	d
ETF_PIDR7	.\bsp\cpu\headers\MK60DZ10.h	5802;"	d
ETF_PIDR7_REG	.\bsp\cpu\headers\MK60DZ10.h	5739;"	d
ETH_ADDR	.\bsp\drivers\enet\eth.h	/^typedef uint8_t ETH_ADDR[ETH_ADDR_LEN];$/;"	t
ETH_ADDR_LEN	.\bsp\drivers\enet\eth.h	17;"	d
ETH_CRC_LEN	.\bsp\drivers\enet\eth.h	19;"	d
ETH_FRAME	.\bsp\drivers\enet\eth.h	/^} ETH_FRAME;$/;"	t	typeref:struct:__anon45
ETH_FRM_ARP	.\bsp\drivers\enet\eth.h	26;"	d
ETH_FRM_IP	.\bsp\drivers\enet\eth.h	25;"	d
ETH_FRM_RARP	.\bsp\drivers\enet\eth.h	27;"	d
ETH_FRM_TEST	.\bsp\drivers\enet\eth.h	28;"	d
ETH_FRM_TYPE	.\bsp\drivers\enet\eth.h	/^typedef uint16_t ETH_FRM_TYPE;$/;"	t
ETH_HDR	.\bsp\drivers\enet\eth.h	/^} ETH_HDR;$/;"	t	typeref:struct:__anon44
ETH_HDR_LEN	.\bsp\drivers\enet\eth.h	22;"	d
ETH_MAX_DATA	.\bsp\drivers\enet\eth.h	20;"	d
ETH_MAX_FRM	.\bsp\drivers\enet\eth.h	31;"	d
ETH_MIN_DATA	.\bsp\drivers\enet\eth.h	21;"	d
ETH_MIN_FRM	.\bsp\drivers\enet\eth.h	32;"	d
ETH_MTU	.\bsp\drivers\enet\eth.h	33;"	d
ETH_TYPE_LEN	.\bsp\drivers\enet\eth.h	18;"	d
ETMAUTHSTATUS	.\bsp\cpu\headers\MK60DZ10.h	6006;"	d
ETMCCER	.\bsp\cpu\headers\MK60DZ10.h	5991;"	d
ETMCCR	.\bsp\cpu\headers\MK60DZ10.h	5981;"	d
ETMCIDR0	.\bsp\cpu\headers\MK60DZ10.h	6016;"	d
ETMCIDR1	.\bsp\cpu\headers\MK60DZ10.h	6017;"	d
ETMCIDR2	.\bsp\cpu\headers\MK60DZ10.h	6018;"	d
ETMCIDR3	.\bsp\cpu\headers\MK60DZ10.h	6019;"	d
ETMCLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	6003;"	d
ETMCLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	6002;"	d
ETMCNTRLDVR1	.\bsp\cpu\headers\MK60DZ10.h	5988;"	d
ETMCR	.\bsp\cpu\headers\MK60DZ10.h	5980;"	d
ETMDEVTYPE	.\bsp\cpu\headers\MK60DZ10.h	6007;"	d
ETMEEVR	.\bsp\cpu\headers\MK60DZ10.h	5985;"	d
ETMFFLR	.\bsp\cpu\headers\MK60DZ10.h	5987;"	d
ETMIDR	.\bsp\cpu\headers\MK60DZ10.h	5990;"	d
ETMIDR2	.\bsp\cpu\headers\MK60DZ10.h	5995;"	d
ETMITCTRL	.\bsp\cpu\headers\MK60DZ10.h	6001;"	d
ETMLAR	.\bsp\cpu\headers\MK60DZ10.h	6004;"	d
ETMLSR	.\bsp\cpu\headers\MK60DZ10.h	6005;"	d
ETMPDSR	.\bsp\cpu\headers\MK60DZ10.h	5996;"	d
ETMPIDR0	.\bsp\cpu\headers\MK60DZ10.h	6012;"	d
ETMPIDR1	.\bsp\cpu\headers\MK60DZ10.h	6013;"	d
ETMPIDR2	.\bsp\cpu\headers\MK60DZ10.h	6014;"	d
ETMPIDR3	.\bsp\cpu\headers\MK60DZ10.h	6015;"	d
ETMPIDR4	.\bsp\cpu\headers\MK60DZ10.h	6008;"	d
ETMPIDR5	.\bsp\cpu\headers\MK60DZ10.h	6009;"	d
ETMPIDR6	.\bsp\cpu\headers\MK60DZ10.h	6010;"	d
ETMPIDR7	.\bsp\cpu\headers\MK60DZ10.h	6011;"	d
ETMSCR	.\bsp\cpu\headers\MK60DZ10.h	5984;"	d
ETMSR	.\bsp\cpu\headers\MK60DZ10.h	5983;"	d
ETMSYNCFR	.\bsp\cpu\headers\MK60DZ10.h	5989;"	d
ETMTECR1	.\bsp\cpu\headers\MK60DZ10.h	5986;"	d
ETMTESSEICR	.\bsp\cpu\headers\MK60DZ10.h	5992;"	d
ETMTRACEIDR	.\bsp\cpu\headers\MK60DZ10.h	5994;"	d
ETMTRIGGER	.\bsp\cpu\headers\MK60DZ10.h	5982;"	d
ETMTSEVR	.\bsp\cpu\headers\MK60DZ10.h	5993;"	d
ETM_AUTHSTATUS_REG	.\bsp\cpu\headers\MK60DZ10.h	5929;"	d
ETM_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	5966;"	d
ETM_CCER_REG	.\bsp\cpu\headers\MK60DZ10.h	5914;"	d
ETM_CCR_REG	.\bsp\cpu\headers\MK60DZ10.h	5904;"	d
ETM_CIDR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5939;"	d
ETM_CIDR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5940;"	d
ETM_CIDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5941;"	d
ETM_CIDR3_REG	.\bsp\cpu\headers\MK60DZ10.h	5942;"	d
ETM_CLAIMCLR_REG	.\bsp\cpu\headers\MK60DZ10.h	5926;"	d
ETM_CLAIMSET_REG	.\bsp\cpu\headers\MK60DZ10.h	5925;"	d
ETM_CNTRLDVR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5911;"	d
ETM_CR_REG	.\bsp\cpu\headers\MK60DZ10.h	5903;"	d
ETM_DEVTYPE_REG	.\bsp\cpu\headers\MK60DZ10.h	5930;"	d
ETM_EEVR_REG	.\bsp\cpu\headers\MK60DZ10.h	5908;"	d
ETM_FFLR_REG	.\bsp\cpu\headers\MK60DZ10.h	5910;"	d
ETM_IDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5918;"	d
ETM_IDR_REG	.\bsp\cpu\headers\MK60DZ10.h	5913;"	d
ETM_ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	6000;"	d
ETM_ITATBCTR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5923;"	d
ETM_ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	5999;"	d
ETM_ITATBCTR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5922;"	d
ETM_ITCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	5924;"	d
ETM_ITMISCIN	.\bsp\cpu\headers\MK60DZ10.h	5997;"	d
ETM_ITMISCIN_REG	.\bsp\cpu\headers\MK60DZ10.h	5920;"	d
ETM_ITTRIGOUT	.\bsp\cpu\headers\MK60DZ10.h	5998;"	d
ETM_ITTRIGOUT_REG	.\bsp\cpu\headers\MK60DZ10.h	5921;"	d
ETM_LAR_REG	.\bsp\cpu\headers\MK60DZ10.h	5927;"	d
ETM_LSR_REG	.\bsp\cpu\headers\MK60DZ10.h	5928;"	d
ETM_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct ETM_MemMap {$/;"	s
ETM_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *ETM_MemMapPtr;$/;"	t
ETM_PDSR_REG	.\bsp\cpu\headers\MK60DZ10.h	5919;"	d
ETM_PIDR0_REG	.\bsp\cpu\headers\MK60DZ10.h	5935;"	d
ETM_PIDR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5936;"	d
ETM_PIDR2_REG	.\bsp\cpu\headers\MK60DZ10.h	5937;"	d
ETM_PIDR3_REG	.\bsp\cpu\headers\MK60DZ10.h	5938;"	d
ETM_PIDR4_REG	.\bsp\cpu\headers\MK60DZ10.h	5931;"	d
ETM_PIDR5_REG	.\bsp\cpu\headers\MK60DZ10.h	5932;"	d
ETM_PIDR6_REG	.\bsp\cpu\headers\MK60DZ10.h	5933;"	d
ETM_PIDR7_REG	.\bsp\cpu\headers\MK60DZ10.h	5934;"	d
ETM_SCR_REG	.\bsp\cpu\headers\MK60DZ10.h	5907;"	d
ETM_SR_REG	.\bsp\cpu\headers\MK60DZ10.h	5906;"	d
ETM_SYNCFR_REG	.\bsp\cpu\headers\MK60DZ10.h	5912;"	d
ETM_TECR1_REG	.\bsp\cpu\headers\MK60DZ10.h	5909;"	d
ETM_TESSEICR_REG	.\bsp\cpu\headers\MK60DZ10.h	5915;"	d
ETM_TRACEIDR_REG	.\bsp\cpu\headers\MK60DZ10.h	5917;"	d
ETM_TRIGGER_REG	.\bsp\cpu\headers\MK60DZ10.h	5905;"	d
ETM_TSEVR_REG	.\bsp\cpu\headers\MK60DZ10.h	5916;"	d
EWM_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	6105;"	d
EWM_CMPH	.\bsp\cpu\headers\MK60DZ10.h	6122;"	d
EWM_CMPH_COMPAREH	.\bsp\cpu\headers\MK60DZ10.h	6096;"	d
EWM_CMPH_COMPAREH_MASK	.\bsp\cpu\headers\MK60DZ10.h	6094;"	d
EWM_CMPH_COMPAREH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6095;"	d
EWM_CMPH_REG	.\bsp\cpu\headers\MK60DZ10.h	6062;"	d
EWM_CMPL	.\bsp\cpu\headers\MK60DZ10.h	6121;"	d
EWM_CMPL_COMPAREL	.\bsp\cpu\headers\MK60DZ10.h	6092;"	d
EWM_CMPL_COMPAREL_MASK	.\bsp\cpu\headers\MK60DZ10.h	6090;"	d
EWM_CMPL_COMPAREL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6091;"	d
EWM_CMPL_REG	.\bsp\cpu\headers\MK60DZ10.h	6061;"	d
EWM_CTRL	.\bsp\cpu\headers\MK60DZ10.h	6119;"	d
EWM_CTRL_ASSIN_MASK	.\bsp\cpu\headers\MK60DZ10.h	6081;"	d
EWM_CTRL_ASSIN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6082;"	d
EWM_CTRL_EWMEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	6079;"	d
EWM_CTRL_EWMEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6080;"	d
EWM_CTRL_INEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	6083;"	d
EWM_CTRL_INEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6084;"	d
EWM_CTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	6059;"	d
EWM_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct EWM_MemMap {$/;"	s
EWM_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *EWM_MemMapPtr;$/;"	t
EWM_SERV	.\bsp\cpu\headers\MK60DZ10.h	6120;"	d
EWM_SERV_REG	.\bsp\cpu\headers\MK60DZ10.h	6060;"	d
EWM_SERV_SERVICE	.\bsp\cpu\headers\MK60DZ10.h	6088;"	d
EWM_SERV_SERVICE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6086;"	d
EWM_SERV_SERVICE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6087;"	d
EXCCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t EXCCNT;                                 \/**< Exception Overhead Count Register, offset: 0xC *\/$/;"	m	struct:DWT_MemMap
EXTERNAL_LOOPBACK	.\bsp\drivers\enet\enet.h	/^        EXTERNAL_LOOPBACK,$/;"	e	enum:__anon41
EXTERNAL_NONE	.\bsp\drivers\enet\enet.h	/^        EXTERNAL_NONE,$/;"	e	enum:__anon42
EXTERNAL_YES	.\bsp\drivers\enet\enet.h	/^        EXTERNAL_YES$/;"	e	enum:__anon42
EXTTRIG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t EXTTRIG;                                \/**< FTM External Trigger, offset: 0x6C *\/$/;"	m	struct:FTM_MemMap
EnableInterrupts	.\bsp\cpu\arm_cm4.h	27;"	d
ExtPtr	.\uCOS-III\Source\os.h	/^    void                *ExtPtr;                            \/* Pointer to user definable data for TCB extension       *\/$/;"	m	struct:os_tcb
F	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap
F1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t F1;                                      \/**< LLWU Flag 1 Register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap
F2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t F2;                                      \/**< LLWU Flag 2 Register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap
F3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t F3;                                      \/**< LLWU Flag 3 Register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap
FALSE	.\bsp\cpu\arm_cm4.h	38;"	d
FALSE	.\bsp\cpu\arm_cm4.h	40;"	d
FB_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	6253;"	d
FB_CSAR	.\bsp\cpu\headers\MK60DZ10.h	6288;"	d
FB_CSAR0	.\bsp\cpu\headers\MK60DZ10.h	6267;"	d
FB_CSAR1	.\bsp\cpu\headers\MK60DZ10.h	6270;"	d
FB_CSAR2	.\bsp\cpu\headers\MK60DZ10.h	6273;"	d
FB_CSAR3	.\bsp\cpu\headers\MK60DZ10.h	6276;"	d
FB_CSAR4	.\bsp\cpu\headers\MK60DZ10.h	6279;"	d
FB_CSAR5	.\bsp\cpu\headers\MK60DZ10.h	6282;"	d
FB_CSAR_BA	.\bsp\cpu\headers\MK60DZ10.h	6187;"	d
FB_CSAR_BA_MASK	.\bsp\cpu\headers\MK60DZ10.h	6185;"	d
FB_CSAR_BA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6186;"	d
FB_CSAR_REG	.\bsp\cpu\headers\MK60DZ10.h	6165;"	d
FB_CSCR	.\bsp\cpu\headers\MK60DZ10.h	6290;"	d
FB_CSCR0	.\bsp\cpu\headers\MK60DZ10.h	6269;"	d
FB_CSCR1	.\bsp\cpu\headers\MK60DZ10.h	6272;"	d
FB_CSCR2	.\bsp\cpu\headers\MK60DZ10.h	6275;"	d
FB_CSCR3	.\bsp\cpu\headers\MK60DZ10.h	6278;"	d
FB_CSCR4	.\bsp\cpu\headers\MK60DZ10.h	6281;"	d
FB_CSCR5	.\bsp\cpu\headers\MK60DZ10.h	6284;"	d
FB_CSCR_AA_MASK	.\bsp\cpu\headers\MK60DZ10.h	6206;"	d
FB_CSCR_AA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6207;"	d
FB_CSCR_ASET	.\bsp\cpu\headers\MK60DZ10.h	6221;"	d
FB_CSCR_ASET_MASK	.\bsp\cpu\headers\MK60DZ10.h	6219;"	d
FB_CSCR_ASET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6220;"	d
FB_CSCR_BEM_MASK	.\bsp\cpu\headers\MK60DZ10.h	6201;"	d
FB_CSCR_BEM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6202;"	d
FB_CSCR_BLS_MASK	.\bsp\cpu\headers\MK60DZ10.h	6208;"	d
FB_CSCR_BLS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6209;"	d
FB_CSCR_BSTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	6199;"	d
FB_CSCR_BSTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6200;"	d
FB_CSCR_BSTW_MASK	.\bsp\cpu\headers\MK60DZ10.h	6197;"	d
FB_CSCR_BSTW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6198;"	d
FB_CSCR_EXALE_MASK	.\bsp\cpu\headers\MK60DZ10.h	15581;"	d
FB_CSCR_EXALE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15582;"	d
FB_CSCR_EXTS_MASK	.\bsp\cpu\headers\MK60DZ10.h	6222;"	d
FB_CSCR_EXTS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6223;"	d
FB_CSCR_PS	.\bsp\cpu\headers\MK60DZ10.h	6205;"	d
FB_CSCR_PS_MASK	.\bsp\cpu\headers\MK60DZ10.h	6203;"	d
FB_CSCR_PS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6204;"	d
FB_CSCR_RDAH	.\bsp\cpu\headers\MK60DZ10.h	6218;"	d
FB_CSCR_RDAH_MASK	.\bsp\cpu\headers\MK60DZ10.h	6216;"	d
FB_CSCR_RDAH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6217;"	d
FB_CSCR_REG	.\bsp\cpu\headers\MK60DZ10.h	6167;"	d
FB_CSCR_SWS	.\bsp\cpu\headers\MK60DZ10.h	6228;"	d
FB_CSCR_SWSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	6224;"	d
FB_CSCR_SWSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6225;"	d
FB_CSCR_SWS_MASK	.\bsp\cpu\headers\MK60DZ10.h	6226;"	d
FB_CSCR_SWS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6227;"	d
FB_CSCR_WRAH	.\bsp\cpu\headers\MK60DZ10.h	6215;"	d
FB_CSCR_WRAH_MASK	.\bsp\cpu\headers\MK60DZ10.h	6213;"	d
FB_CSCR_WRAH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6214;"	d
FB_CSCR_WS	.\bsp\cpu\headers\MK60DZ10.h	6212;"	d
FB_CSCR_WS_MASK	.\bsp\cpu\headers\MK60DZ10.h	6210;"	d
FB_CSCR_WS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6211;"	d
FB_CSMR	.\bsp\cpu\headers\MK60DZ10.h	6289;"	d
FB_CSMR0	.\bsp\cpu\headers\MK60DZ10.h	6268;"	d
FB_CSMR1	.\bsp\cpu\headers\MK60DZ10.h	6271;"	d
FB_CSMR2	.\bsp\cpu\headers\MK60DZ10.h	6274;"	d
FB_CSMR3	.\bsp\cpu\headers\MK60DZ10.h	6277;"	d
FB_CSMR4	.\bsp\cpu\headers\MK60DZ10.h	6280;"	d
FB_CSMR5	.\bsp\cpu\headers\MK60DZ10.h	6283;"	d
FB_CSMR_BAM	.\bsp\cpu\headers\MK60DZ10.h	6195;"	d
FB_CSMR_BAM_MASK	.\bsp\cpu\headers\MK60DZ10.h	6193;"	d
FB_CSMR_BAM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6194;"	d
FB_CSMR_REG	.\bsp\cpu\headers\MK60DZ10.h	6166;"	d
FB_CSMR_V_MASK	.\bsp\cpu\headers\MK60DZ10.h	6189;"	d
FB_CSMR_V_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6190;"	d
FB_CSMR_WP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6191;"	d
FB_CSMR_WP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6192;"	d
FB_CSPMCR	.\bsp\cpu\headers\MK60DZ10.h	6285;"	d
FB_CSPMCR_GROUP1	.\bsp\cpu\headers\MK60DZ10.h	6244;"	d
FB_CSPMCR_GROUP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	6242;"	d
FB_CSPMCR_GROUP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6243;"	d
FB_CSPMCR_GROUP2	.\bsp\cpu\headers\MK60DZ10.h	6241;"	d
FB_CSPMCR_GROUP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	6239;"	d
FB_CSPMCR_GROUP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6240;"	d
FB_CSPMCR_GROUP3	.\bsp\cpu\headers\MK60DZ10.h	6238;"	d
FB_CSPMCR_GROUP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	6236;"	d
FB_CSPMCR_GROUP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6237;"	d
FB_CSPMCR_GROUP4	.\bsp\cpu\headers\MK60DZ10.h	6235;"	d
FB_CSPMCR_GROUP4_MASK	.\bsp\cpu\headers\MK60DZ10.h	6233;"	d
FB_CSPMCR_GROUP4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6234;"	d
FB_CSPMCR_GROUP5	.\bsp\cpu\headers\MK60DZ10.h	6232;"	d
FB_CSPMCR_GROUP5_MASK	.\bsp\cpu\headers\MK60DZ10.h	6230;"	d
FB_CSPMCR_GROUP5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6231;"	d
FB_CSPMCR_REG	.\bsp\cpu\headers\MK60DZ10.h	6168;"	d
FB_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct FB_MemMap {$/;"	s
FB_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *FB_MemMapPtr;$/;"	t
FCCOB0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFL_MemMap
FCCOB1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFL_MemMap
FCCOB2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFL_MemMap
FCCOB3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFL_MemMap
FCCOB4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFL_MemMap
FCCOB5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFL_MemMap
FCCOB6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFL_MemMap
FCCOB7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFL_MemMap
FCCOB8	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFL_MemMap
FCCOB9	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFL_MemMap
FCCOBA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFL_MemMap
FCCOBB	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFL_MemMap
FCFG1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap
FCFG2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap
FCNFG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFL_MemMap
FCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FCR;                                    \/**< Funnel Control Register, offset: 0x0 *\/$/;"	m	struct:ETF_MemMap
FCSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FCSR;                                   \/**< I2S FIFO Control\/Status Register, offset: 0x2C *\/$/;"	m	struct:I2S_MemMap
FDPROT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FDPROT;                                  \/**< Data Flash Protection Register, offset: 0x17 *\/$/;"	m	struct:FTFL_MemMap
FDPROT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FDPROT;                                  \/**< Non-volatile D-Flash Protection Register, offset: 0xF *\/$/;"	m	struct:NV_MemMap
FEPROT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FEPROT;                                  \/**< EEPROM Protection Register, offset: 0x16 *\/$/;"	m	struct:FTFL_MemMap
FEPROT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FEPROT;                                  \/**< Non-volatile EERAM Protection Register, offset: 0xE *\/$/;"	m	struct:NV_MemMap
FEVT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FEVT;                                   \/**< Force Event Register, offset: 0x50 *\/$/;"	m	struct:SDHC_MemMap
FFCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FFCR;                                   \/**< Formatter and Flush Control Register, offset: 0x304 *\/$/;"	m	struct:ETB_MemMap
FFCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FFCR;                                   \/**< Formatter and Flush Control Register, offset: 0x304 *\/$/;"	m	struct:TPIU_MemMap
FFLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FFLR;                                   \/**< FIFOFULL Level Register, offset: 0x28 *\/$/;"	m	struct:ETM_MemMap
FFSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FFSR;                                   \/**< Formatter and Flush Status Register, offset: 0x300 *\/$/;"	m	struct:ETB_MemMap
FFSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FFSR;                                   \/**< Formatter and Flush Status Register, offset: 0x300 *\/$/;"	m	struct:TPIU_MemMap
FIFODATA0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FIFODATA0;                              \/**< FIFODATA0 Register, offset: 0xEEC *\/$/;"	m	struct:TPIU_MemMap
FIFODATA1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FIFODATA1;                              \/**< FIFODATA1 Register, offset: 0xEFC *\/$/;"	m	struct:TPIU_MemMap
FILTER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FILTER;                                 \/**< Input Capture Filter Control, offset: 0x78 *\/$/;"	m	struct:FTM_MemMap
FLAGS_MINUS	.\bsp\common\printf.c	28;"	d	file:
FLAGS_PLUS	.\bsp\common\printf.c	29;"	d	file:
FLAGS_POUND	.\bsp\common\printf.c	32;"	d	file:
FLAGS_SPACE	.\bsp\common\printf.c	30;"	d	file:
FLAGS_ZERO	.\bsp\common\printf.c	31;"	d	file:
FLT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap
FLTCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FLTCTRL;                                \/**< Fault Control, offset: 0x7C *\/$/;"	m	struct:FTM_MemMap
FLTPOL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FLTPOL;                                 \/**< FTM Fault Input Polarity, offset: 0x88 *\/$/;"	m	struct:FTM_MemMap
FMC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	6465;"	d
FMC_DATAW0S0L	.\bsp\cpu\headers\MK60DZ10.h	6515;"	d
FMC_DATAW0S0U	.\bsp\cpu\headers\MK60DZ10.h	6514;"	d
FMC_DATAW0S1L	.\bsp\cpu\headers\MK60DZ10.h	6517;"	d
FMC_DATAW0S1U	.\bsp\cpu\headers\MK60DZ10.h	6516;"	d
FMC_DATAW0S2L	.\bsp\cpu\headers\MK60DZ10.h	6519;"	d
FMC_DATAW0S2U	.\bsp\cpu\headers\MK60DZ10.h	6518;"	d
FMC_DATAW0S3L	.\bsp\cpu\headers\MK60DZ10.h	6521;"	d
FMC_DATAW0S3U	.\bsp\cpu\headers\MK60DZ10.h	6520;"	d
FMC_DATAW0S4L	.\bsp\cpu\headers\MK60DZ10.h	6523;"	d
FMC_DATAW0S4U	.\bsp\cpu\headers\MK60DZ10.h	6522;"	d
FMC_DATAW0S5L	.\bsp\cpu\headers\MK60DZ10.h	6525;"	d
FMC_DATAW0S5U	.\bsp\cpu\headers\MK60DZ10.h	6524;"	d
FMC_DATAW0S6L	.\bsp\cpu\headers\MK60DZ10.h	6527;"	d
FMC_DATAW0S6U	.\bsp\cpu\headers\MK60DZ10.h	6526;"	d
FMC_DATAW0S7L	.\bsp\cpu\headers\MK60DZ10.h	6529;"	d
FMC_DATAW0S7U	.\bsp\cpu\headers\MK60DZ10.h	6528;"	d
FMC_DATAW1S0L	.\bsp\cpu\headers\MK60DZ10.h	6531;"	d
FMC_DATAW1S0U	.\bsp\cpu\headers\MK60DZ10.h	6530;"	d
FMC_DATAW1S1L	.\bsp\cpu\headers\MK60DZ10.h	6533;"	d
FMC_DATAW1S1U	.\bsp\cpu\headers\MK60DZ10.h	6532;"	d
FMC_DATAW1S2L	.\bsp\cpu\headers\MK60DZ10.h	6535;"	d
FMC_DATAW1S2U	.\bsp\cpu\headers\MK60DZ10.h	6534;"	d
FMC_DATAW1S3L	.\bsp\cpu\headers\MK60DZ10.h	6537;"	d
FMC_DATAW1S3U	.\bsp\cpu\headers\MK60DZ10.h	6536;"	d
FMC_DATAW1S4L	.\bsp\cpu\headers\MK60DZ10.h	6539;"	d
FMC_DATAW1S4U	.\bsp\cpu\headers\MK60DZ10.h	6538;"	d
FMC_DATAW1S5L	.\bsp\cpu\headers\MK60DZ10.h	6541;"	d
FMC_DATAW1S5U	.\bsp\cpu\headers\MK60DZ10.h	6540;"	d
FMC_DATAW1S6L	.\bsp\cpu\headers\MK60DZ10.h	6543;"	d
FMC_DATAW1S6U	.\bsp\cpu\headers\MK60DZ10.h	6542;"	d
FMC_DATAW1S7L	.\bsp\cpu\headers\MK60DZ10.h	6545;"	d
FMC_DATAW1S7U	.\bsp\cpu\headers\MK60DZ10.h	6544;"	d
FMC_DATAW2S0L	.\bsp\cpu\headers\MK60DZ10.h	6547;"	d
FMC_DATAW2S0U	.\bsp\cpu\headers\MK60DZ10.h	6546;"	d
FMC_DATAW2S1L	.\bsp\cpu\headers\MK60DZ10.h	6549;"	d
FMC_DATAW2S1U	.\bsp\cpu\headers\MK60DZ10.h	6548;"	d
FMC_DATAW2S2L	.\bsp\cpu\headers\MK60DZ10.h	6551;"	d
FMC_DATAW2S2U	.\bsp\cpu\headers\MK60DZ10.h	6550;"	d
FMC_DATAW2S3L	.\bsp\cpu\headers\MK60DZ10.h	6553;"	d
FMC_DATAW2S3U	.\bsp\cpu\headers\MK60DZ10.h	6552;"	d
FMC_DATAW2S4L	.\bsp\cpu\headers\MK60DZ10.h	6555;"	d
FMC_DATAW2S4U	.\bsp\cpu\headers\MK60DZ10.h	6554;"	d
FMC_DATAW2S5L	.\bsp\cpu\headers\MK60DZ10.h	6557;"	d
FMC_DATAW2S5U	.\bsp\cpu\headers\MK60DZ10.h	6556;"	d
FMC_DATAW2S6L	.\bsp\cpu\headers\MK60DZ10.h	6559;"	d
FMC_DATAW2S6U	.\bsp\cpu\headers\MK60DZ10.h	6558;"	d
FMC_DATAW2S7L	.\bsp\cpu\headers\MK60DZ10.h	6561;"	d
FMC_DATAW2S7U	.\bsp\cpu\headers\MK60DZ10.h	6560;"	d
FMC_DATAW3S0L	.\bsp\cpu\headers\MK60DZ10.h	6563;"	d
FMC_DATAW3S0U	.\bsp\cpu\headers\MK60DZ10.h	6562;"	d
FMC_DATAW3S1L	.\bsp\cpu\headers\MK60DZ10.h	6565;"	d
FMC_DATAW3S1U	.\bsp\cpu\headers\MK60DZ10.h	6564;"	d
FMC_DATAW3S2L	.\bsp\cpu\headers\MK60DZ10.h	6567;"	d
FMC_DATAW3S2U	.\bsp\cpu\headers\MK60DZ10.h	6566;"	d
FMC_DATAW3S3L	.\bsp\cpu\headers\MK60DZ10.h	6569;"	d
FMC_DATAW3S3U	.\bsp\cpu\headers\MK60DZ10.h	6568;"	d
FMC_DATAW3S4L	.\bsp\cpu\headers\MK60DZ10.h	6571;"	d
FMC_DATAW3S4U	.\bsp\cpu\headers\MK60DZ10.h	6570;"	d
FMC_DATAW3S5L	.\bsp\cpu\headers\MK60DZ10.h	6573;"	d
FMC_DATAW3S5U	.\bsp\cpu\headers\MK60DZ10.h	6572;"	d
FMC_DATAW3S6L	.\bsp\cpu\headers\MK60DZ10.h	6575;"	d
FMC_DATAW3S6U	.\bsp\cpu\headers\MK60DZ10.h	6574;"	d
FMC_DATAW3S7L	.\bsp\cpu\headers\MK60DZ10.h	6577;"	d
FMC_DATAW3S7U	.\bsp\cpu\headers\MK60DZ10.h	6576;"	d
FMC_DATA_L	.\bsp\cpu\headers\MK60DZ10.h	6582;"	d
FMC_DATA_L_REG	.\bsp\cpu\headers\MK60DZ10.h	6341;"	d
FMC_DATA_L_data	.\bsp\cpu\headers\MK60DZ10.h	6456;"	d
FMC_DATA_L_data_MASK	.\bsp\cpu\headers\MK60DZ10.h	6454;"	d
FMC_DATA_L_data_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6455;"	d
FMC_DATA_U	.\bsp\cpu\headers\MK60DZ10.h	6581;"	d
FMC_DATA_U_REG	.\bsp\cpu\headers\MK60DZ10.h	6340;"	d
FMC_DATA_U_data	.\bsp\cpu\headers\MK60DZ10.h	6452;"	d
FMC_DATA_U_data_MASK	.\bsp\cpu\headers\MK60DZ10.h	6450;"	d
FMC_DATA_U_data_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6451;"	d
FMC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct FMC_MemMap {$/;"	s
FMC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *FMC_MemMapPtr;$/;"	t
FMC_PFAPR	.\bsp\cpu\headers\MK60DZ10.h	6479;"	d
FMC_PFAPR_M0AP	.\bsp\cpu\headers\MK60DZ10.h	6360;"	d
FMC_PFAPR_M0AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6358;"	d
FMC_PFAPR_M0AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6359;"	d
FMC_PFAPR_M0PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6382;"	d
FMC_PFAPR_M0PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6383;"	d
FMC_PFAPR_M1AP	.\bsp\cpu\headers\MK60DZ10.h	6363;"	d
FMC_PFAPR_M1AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6361;"	d
FMC_PFAPR_M1AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6362;"	d
FMC_PFAPR_M1PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6384;"	d
FMC_PFAPR_M1PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6385;"	d
FMC_PFAPR_M2AP	.\bsp\cpu\headers\MK60DZ10.h	6366;"	d
FMC_PFAPR_M2AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6364;"	d
FMC_PFAPR_M2AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6365;"	d
FMC_PFAPR_M2PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6386;"	d
FMC_PFAPR_M2PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6387;"	d
FMC_PFAPR_M3AP	.\bsp\cpu\headers\MK60DZ10.h	6369;"	d
FMC_PFAPR_M3AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6367;"	d
FMC_PFAPR_M3AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6368;"	d
FMC_PFAPR_M3PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6388;"	d
FMC_PFAPR_M3PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6389;"	d
FMC_PFAPR_M4AP	.\bsp\cpu\headers\MK60DZ10.h	6372;"	d
FMC_PFAPR_M4AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6370;"	d
FMC_PFAPR_M4AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6371;"	d
FMC_PFAPR_M4PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6390;"	d
FMC_PFAPR_M4PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6391;"	d
FMC_PFAPR_M5AP	.\bsp\cpu\headers\MK60DZ10.h	6375;"	d
FMC_PFAPR_M5AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6373;"	d
FMC_PFAPR_M5AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6374;"	d
FMC_PFAPR_M5PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6392;"	d
FMC_PFAPR_M5PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6393;"	d
FMC_PFAPR_M6AP	.\bsp\cpu\headers\MK60DZ10.h	6378;"	d
FMC_PFAPR_M6AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6376;"	d
FMC_PFAPR_M6AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6377;"	d
FMC_PFAPR_M6PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6394;"	d
FMC_PFAPR_M6PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6395;"	d
FMC_PFAPR_M7AP	.\bsp\cpu\headers\MK60DZ10.h	6381;"	d
FMC_PFAPR_M7AP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6379;"	d
FMC_PFAPR_M7AP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6380;"	d
FMC_PFAPR_M7PFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	6396;"	d
FMC_PFAPR_M7PFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6397;"	d
FMC_PFAPR_REG	.\bsp\cpu\headers\MK60DZ10.h	6336;"	d
FMC_PFB0CR	.\bsp\cpu\headers\MK60DZ10.h	6480;"	d
FMC_PFB0CR_B0DCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6407;"	d
FMC_PFB0CR_B0DCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6408;"	d
FMC_PFB0CR_B0DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6403;"	d
FMC_PFB0CR_B0DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6404;"	d
FMC_PFB0CR_B0ICE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6405;"	d
FMC_PFB0CR_B0ICE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6406;"	d
FMC_PFB0CR_B0IPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6401;"	d
FMC_PFB0CR_B0IPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6402;"	d
FMC_PFB0CR_B0MW	.\bsp\cpu\headers\MK60DZ10.h	6414;"	d
FMC_PFB0CR_B0MW_MASK	.\bsp\cpu\headers\MK60DZ10.h	6412;"	d
FMC_PFB0CR_B0MW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6413;"	d
FMC_PFB0CR_B0RWSC	.\bsp\cpu\headers\MK60DZ10.h	6425;"	d
FMC_PFB0CR_B0RWSC_MASK	.\bsp\cpu\headers\MK60DZ10.h	6423;"	d
FMC_PFB0CR_B0RWSC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6424;"	d
FMC_PFB0CR_B0SEBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6399;"	d
FMC_PFB0CR_B0SEBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6400;"	d
FMC_PFB0CR_CINV_WAY	.\bsp\cpu\headers\MK60DZ10.h	6419;"	d
FMC_PFB0CR_CINV_WAY_MASK	.\bsp\cpu\headers\MK60DZ10.h	6417;"	d
FMC_PFB0CR_CINV_WAY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6418;"	d
FMC_PFB0CR_CLCK_WAY	.\bsp\cpu\headers\MK60DZ10.h	6422;"	d
FMC_PFB0CR_CLCK_WAY_MASK	.\bsp\cpu\headers\MK60DZ10.h	6420;"	d
FMC_PFB0CR_CLCK_WAY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6421;"	d
FMC_PFB0CR_CRC	.\bsp\cpu\headers\MK60DZ10.h	6411;"	d
FMC_PFB0CR_CRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	6409;"	d
FMC_PFB0CR_CRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6410;"	d
FMC_PFB0CR_REG	.\bsp\cpu\headers\MK60DZ10.h	6337;"	d
FMC_PFB0CR_S_B_INV_MASK	.\bsp\cpu\headers\MK60DZ10.h	6415;"	d
FMC_PFB0CR_S_B_INV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6416;"	d
FMC_PFB1CR	.\bsp\cpu\headers\MK60DZ10.h	6481;"	d
FMC_PFB1CR_B1DCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6435;"	d
FMC_PFB1CR_B1DCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6436;"	d
FMC_PFB1CR_B1DPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6431;"	d
FMC_PFB1CR_B1DPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6432;"	d
FMC_PFB1CR_B1ICE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6433;"	d
FMC_PFB1CR_B1ICE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6434;"	d
FMC_PFB1CR_B1IPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6429;"	d
FMC_PFB1CR_B1IPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6430;"	d
FMC_PFB1CR_B1MW	.\bsp\cpu\headers\MK60DZ10.h	6439;"	d
FMC_PFB1CR_B1MW_MASK	.\bsp\cpu\headers\MK60DZ10.h	6437;"	d
FMC_PFB1CR_B1MW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6438;"	d
FMC_PFB1CR_B1RWSC	.\bsp\cpu\headers\MK60DZ10.h	6442;"	d
FMC_PFB1CR_B1RWSC_MASK	.\bsp\cpu\headers\MK60DZ10.h	6440;"	d
FMC_PFB1CR_B1RWSC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6441;"	d
FMC_PFB1CR_B1SEBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6427;"	d
FMC_PFB1CR_B1SEBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6428;"	d
FMC_PFB1CR_REG	.\bsp\cpu\headers\MK60DZ10.h	6338;"	d
FMC_TAGVD	.\bsp\cpu\headers\MK60DZ10.h	6580;"	d
FMC_TAGVDW0S0	.\bsp\cpu\headers\MK60DZ10.h	6482;"	d
FMC_TAGVDW0S1	.\bsp\cpu\headers\MK60DZ10.h	6483;"	d
FMC_TAGVDW0S2	.\bsp\cpu\headers\MK60DZ10.h	6484;"	d
FMC_TAGVDW0S3	.\bsp\cpu\headers\MK60DZ10.h	6485;"	d
FMC_TAGVDW0S4	.\bsp\cpu\headers\MK60DZ10.h	6486;"	d
FMC_TAGVDW0S5	.\bsp\cpu\headers\MK60DZ10.h	6487;"	d
FMC_TAGVDW0S6	.\bsp\cpu\headers\MK60DZ10.h	6488;"	d
FMC_TAGVDW0S7	.\bsp\cpu\headers\MK60DZ10.h	6489;"	d
FMC_TAGVDW1S0	.\bsp\cpu\headers\MK60DZ10.h	6490;"	d
FMC_TAGVDW1S1	.\bsp\cpu\headers\MK60DZ10.h	6491;"	d
FMC_TAGVDW1S2	.\bsp\cpu\headers\MK60DZ10.h	6492;"	d
FMC_TAGVDW1S3	.\bsp\cpu\headers\MK60DZ10.h	6493;"	d
FMC_TAGVDW1S4	.\bsp\cpu\headers\MK60DZ10.h	6494;"	d
FMC_TAGVDW1S5	.\bsp\cpu\headers\MK60DZ10.h	6495;"	d
FMC_TAGVDW1S6	.\bsp\cpu\headers\MK60DZ10.h	6496;"	d
FMC_TAGVDW1S7	.\bsp\cpu\headers\MK60DZ10.h	6497;"	d
FMC_TAGVDW2S0	.\bsp\cpu\headers\MK60DZ10.h	6498;"	d
FMC_TAGVDW2S1	.\bsp\cpu\headers\MK60DZ10.h	6499;"	d
FMC_TAGVDW2S2	.\bsp\cpu\headers\MK60DZ10.h	6500;"	d
FMC_TAGVDW2S3	.\bsp\cpu\headers\MK60DZ10.h	6501;"	d
FMC_TAGVDW2S4	.\bsp\cpu\headers\MK60DZ10.h	6502;"	d
FMC_TAGVDW2S5	.\bsp\cpu\headers\MK60DZ10.h	6503;"	d
FMC_TAGVDW2S6	.\bsp\cpu\headers\MK60DZ10.h	6504;"	d
FMC_TAGVDW2S7	.\bsp\cpu\headers\MK60DZ10.h	6505;"	d
FMC_TAGVDW3S0	.\bsp\cpu\headers\MK60DZ10.h	6506;"	d
FMC_TAGVDW3S1	.\bsp\cpu\headers\MK60DZ10.h	6507;"	d
FMC_TAGVDW3S2	.\bsp\cpu\headers\MK60DZ10.h	6508;"	d
FMC_TAGVDW3S3	.\bsp\cpu\headers\MK60DZ10.h	6509;"	d
FMC_TAGVDW3S4	.\bsp\cpu\headers\MK60DZ10.h	6510;"	d
FMC_TAGVDW3S5	.\bsp\cpu\headers\MK60DZ10.h	6511;"	d
FMC_TAGVDW3S6	.\bsp\cpu\headers\MK60DZ10.h	6512;"	d
FMC_TAGVDW3S7	.\bsp\cpu\headers\MK60DZ10.h	6513;"	d
FMC_TAGVD_REG	.\bsp\cpu\headers\MK60DZ10.h	6339;"	d
FMC_TAGVD_tag	.\bsp\cpu\headers\MK60DZ10.h	6448;"	d
FMC_TAGVD_tag_MASK	.\bsp\cpu\headers\MK60DZ10.h	6446;"	d
FMC_TAGVD_tag_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6447;"	d
FMC_TAGVD_valid_MASK	.\bsp\cpu\headers\MK60DZ10.h	6444;"	d
FMC_TAGVD_valid_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6445;"	d
FMS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FMS;                                    \/**< Fault Mode Status, offset: 0x74 *\/$/;"	m	struct:FTM_MemMap
FMT_X	.\bsp\common\printf.c	51;"	d	file:
FMT_c	.\bsp\common\printf.c	53;"	d	file:
FMT_d	.\bsp\common\printf.c	48;"	d	file:
FMT_n	.\bsp\common\printf.c	56;"	d	file:
FMT_o	.\bsp\common\printf.c	49;"	d	file:
FMT_p	.\bsp\common\printf.c	55;"	d	file:
FMT_s	.\bsp\common\printf.c	54;"	d	file:
FMT_u	.\bsp\common\printf.c	52;"	d	file:
FMT_x	.\bsp\common\printf.c	50;"	d	file:
FOLDCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FOLDCNT;                                \/**< Folded-instruction Count Register, offset: 0x18 *\/$/;"	m	struct:DWT_MemMap
FOPT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFL_MemMap
FOPT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap
FPB_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	6672;"	d
FPB_CID0_REG	.\bsp\cpu\headers\MK60DZ10.h	6645;"	d
FPB_CID1_REG	.\bsp\cpu\headers\MK60DZ10.h	6646;"	d
FPB_CID2_REG	.\bsp\cpu\headers\MK60DZ10.h	6647;"	d
FPB_CID3_REG	.\bsp\cpu\headers\MK60DZ10.h	6648;"	d
FPB_COMP	.\bsp\cpu\headers\MK60DZ10.h	6710;"	d
FPB_COMP_REG	.\bsp\cpu\headers\MK60DZ10.h	6636;"	d
FPB_CTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	6634;"	d
FPB_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct FPB_MemMap {$/;"	s
FPB_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *FPB_MemMapPtr;$/;"	t
FPB_PID0_REG	.\bsp\cpu\headers\MK60DZ10.h	6641;"	d
FPB_PID1_REG	.\bsp\cpu\headers\MK60DZ10.h	6642;"	d
FPB_PID2_REG	.\bsp\cpu\headers\MK60DZ10.h	6643;"	d
FPB_PID3_REG	.\bsp\cpu\headers\MK60DZ10.h	6644;"	d
FPB_PID4_REG	.\bsp\cpu\headers\MK60DZ10.h	6637;"	d
FPB_PID5_REG	.\bsp\cpu\headers\MK60DZ10.h	6638;"	d
FPB_PID6_REG	.\bsp\cpu\headers\MK60DZ10.h	6639;"	d
FPB_PID7_REG	.\bsp\cpu\headers\MK60DZ10.h	6640;"	d
FPB_REMAP_REG	.\bsp\cpu\headers\MK60DZ10.h	6635;"	d
FPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap
FPROT0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap
FPROT0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFL_MemMap
FPROT1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap
FPROT1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFL_MemMap
FPROT2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap
FPROT2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFL_MemMap
FPROT3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap
FPROT3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFL_MemMap
FP_CID0	.\bsp\cpu\headers\MK60DZ10.h	6704;"	d
FP_CID1	.\bsp\cpu\headers\MK60DZ10.h	6705;"	d
FP_CID2	.\bsp\cpu\headers\MK60DZ10.h	6706;"	d
FP_CID3	.\bsp\cpu\headers\MK60DZ10.h	6707;"	d
FP_COMP0	.\bsp\cpu\headers\MK60DZ10.h	6688;"	d
FP_COMP1	.\bsp\cpu\headers\MK60DZ10.h	6689;"	d
FP_COMP2	.\bsp\cpu\headers\MK60DZ10.h	6690;"	d
FP_COMP3	.\bsp\cpu\headers\MK60DZ10.h	6691;"	d
FP_COMP4	.\bsp\cpu\headers\MK60DZ10.h	6692;"	d
FP_COMP5	.\bsp\cpu\headers\MK60DZ10.h	6693;"	d
FP_COMP6	.\bsp\cpu\headers\MK60DZ10.h	6694;"	d
FP_COMP7	.\bsp\cpu\headers\MK60DZ10.h	6695;"	d
FP_CTRL	.\bsp\cpu\headers\MK60DZ10.h	6686;"	d
FP_PID0	.\bsp\cpu\headers\MK60DZ10.h	6700;"	d
FP_PID1	.\bsp\cpu\headers\MK60DZ10.h	6701;"	d
FP_PID2	.\bsp\cpu\headers\MK60DZ10.h	6702;"	d
FP_PID3	.\bsp\cpu\headers\MK60DZ10.h	6703;"	d
FP_PID4	.\bsp\cpu\headers\MK60DZ10.h	6696;"	d
FP_PID5	.\bsp\cpu\headers\MK60DZ10.h	6697;"	d
FP_PID6	.\bsp\cpu\headers\MK60DZ10.h	6698;"	d
FP_PID7	.\bsp\cpu\headers\MK60DZ10.h	6699;"	d
FP_REMAP	.\bsp\cpu\headers\MK60DZ10.h	6687;"	d
FRMNUMH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap
FRMNUML	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap
FSCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FSCR;                                   \/**< Formatter Synchronization Counter Register, offset: 0x308 *\/$/;"	m	struct:TPIU_MemMap
FSEC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFL_MemMap
FSEC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap
FSTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFL_MemMap
FTFL_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	6931;"	d
FTFL_FCCOB0	.\bsp\cpu\headers\MK60DZ10.h	6949;"	d
FTFL_FCCOB0_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6866;"	d
FTFL_FCCOB0_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6864;"	d
FTFL_FCCOB0_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6865;"	d
FTFL_FCCOB0_REG	.\bsp\cpu\headers\MK60DZ10.h	6776;"	d
FTFL_FCCOB1	.\bsp\cpu\headers\MK60DZ10.h	6950;"	d
FTFL_FCCOB1_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6862;"	d
FTFL_FCCOB1_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6860;"	d
FTFL_FCCOB1_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6861;"	d
FTFL_FCCOB1_REG	.\bsp\cpu\headers\MK60DZ10.h	6775;"	d
FTFL_FCCOB2	.\bsp\cpu\headers\MK60DZ10.h	6951;"	d
FTFL_FCCOB2_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6858;"	d
FTFL_FCCOB2_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6856;"	d
FTFL_FCCOB2_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6857;"	d
FTFL_FCCOB2_REG	.\bsp\cpu\headers\MK60DZ10.h	6774;"	d
FTFL_FCCOB3	.\bsp\cpu\headers\MK60DZ10.h	6952;"	d
FTFL_FCCOB3_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6854;"	d
FTFL_FCCOB3_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6852;"	d
FTFL_FCCOB3_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6853;"	d
FTFL_FCCOB3_REG	.\bsp\cpu\headers\MK60DZ10.h	6773;"	d
FTFL_FCCOB4	.\bsp\cpu\headers\MK60DZ10.h	6953;"	d
FTFL_FCCOB4_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6882;"	d
FTFL_FCCOB4_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6880;"	d
FTFL_FCCOB4_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6881;"	d
FTFL_FCCOB4_REG	.\bsp\cpu\headers\MK60DZ10.h	6780;"	d
FTFL_FCCOB5	.\bsp\cpu\headers\MK60DZ10.h	6954;"	d
FTFL_FCCOB5_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6878;"	d
FTFL_FCCOB5_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6876;"	d
FTFL_FCCOB5_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6877;"	d
FTFL_FCCOB5_REG	.\bsp\cpu\headers\MK60DZ10.h	6779;"	d
FTFL_FCCOB6	.\bsp\cpu\headers\MK60DZ10.h	6955;"	d
FTFL_FCCOB6_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6874;"	d
FTFL_FCCOB6_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6872;"	d
FTFL_FCCOB6_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6873;"	d
FTFL_FCCOB6_REG	.\bsp\cpu\headers\MK60DZ10.h	6778;"	d
FTFL_FCCOB7	.\bsp\cpu\headers\MK60DZ10.h	6956;"	d
FTFL_FCCOB7_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6870;"	d
FTFL_FCCOB7_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6868;"	d
FTFL_FCCOB7_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6869;"	d
FTFL_FCCOB7_REG	.\bsp\cpu\headers\MK60DZ10.h	6777;"	d
FTFL_FCCOB8	.\bsp\cpu\headers\MK60DZ10.h	6957;"	d
FTFL_FCCOB8_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6898;"	d
FTFL_FCCOB8_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6896;"	d
FTFL_FCCOB8_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6897;"	d
FTFL_FCCOB8_REG	.\bsp\cpu\headers\MK60DZ10.h	6784;"	d
FTFL_FCCOB9	.\bsp\cpu\headers\MK60DZ10.h	6958;"	d
FTFL_FCCOB9_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6894;"	d
FTFL_FCCOB9_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6892;"	d
FTFL_FCCOB9_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6893;"	d
FTFL_FCCOB9_REG	.\bsp\cpu\headers\MK60DZ10.h	6783;"	d
FTFL_FCCOBA	.\bsp\cpu\headers\MK60DZ10.h	6959;"	d
FTFL_FCCOBA_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6890;"	d
FTFL_FCCOBA_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6888;"	d
FTFL_FCCOBA_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6889;"	d
FTFL_FCCOBA_REG	.\bsp\cpu\headers\MK60DZ10.h	6782;"	d
FTFL_FCCOBB	.\bsp\cpu\headers\MK60DZ10.h	6960;"	d
FTFL_FCCOBB_CCOBn	.\bsp\cpu\headers\MK60DZ10.h	6886;"	d
FTFL_FCCOBB_CCOBn_MASK	.\bsp\cpu\headers\MK60DZ10.h	6884;"	d
FTFL_FCCOBB_CCOBn_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6885;"	d
FTFL_FCCOBB_REG	.\bsp\cpu\headers\MK60DZ10.h	6781;"	d
FTFL_FCNFG	.\bsp\cpu\headers\MK60DZ10.h	6947;"	d
FTFL_FCNFG_CCIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6832;"	d
FTFL_FCNFG_CCIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6833;"	d
FTFL_FCNFG_EEERDY_MASK	.\bsp\cpu\headers\MK60DZ10.h	6818;"	d
FTFL_FCNFG_EEERDY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6819;"	d
FTFL_FCNFG_ERSAREQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	6828;"	d
FTFL_FCNFG_ERSAREQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6829;"	d
FTFL_FCNFG_ERSSUSP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6826;"	d
FTFL_FCNFG_ERSSUSP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6827;"	d
FTFL_FCNFG_PFLSH_MASK	.\bsp\cpu\headers\MK60DZ10.h	6822;"	d
FTFL_FCNFG_PFLSH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6823;"	d
FTFL_FCNFG_RAMRDY_MASK	.\bsp\cpu\headers\MK60DZ10.h	6820;"	d
FTFL_FCNFG_RAMRDY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6821;"	d
FTFL_FCNFG_RDCOLLIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	6830;"	d
FTFL_FCNFG_RDCOLLIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6831;"	d
FTFL_FCNFG_REG	.\bsp\cpu\headers\MK60DZ10.h	6770;"	d
FTFL_FCNFG_SWAP_MASK	.\bsp\cpu\headers\MK60DZ10.h	6824;"	d
FTFL_FCNFG_SWAP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6825;"	d
FTFL_FDPROT	.\bsp\cpu\headers\MK60DZ10.h	6965;"	d
FTFL_FDPROT_DPROT	.\bsp\cpu\headers\MK60DZ10.h	6922;"	d
FTFL_FDPROT_DPROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6920;"	d
FTFL_FDPROT_DPROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6921;"	d
FTFL_FDPROT_REG	.\bsp\cpu\headers\MK60DZ10.h	6790;"	d
FTFL_FEPROT	.\bsp\cpu\headers\MK60DZ10.h	6966;"	d
FTFL_FEPROT_EPROT	.\bsp\cpu\headers\MK60DZ10.h	6918;"	d
FTFL_FEPROT_EPROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6916;"	d
FTFL_FEPROT_EPROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6917;"	d
FTFL_FEPROT_REG	.\bsp\cpu\headers\MK60DZ10.h	6789;"	d
FTFL_FOPT	.\bsp\cpu\headers\MK60DZ10.h	6945;"	d
FTFL_FOPT_OPT	.\bsp\cpu\headers\MK60DZ10.h	6850;"	d
FTFL_FOPT_OPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6848;"	d
FTFL_FOPT_OPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6849;"	d
FTFL_FOPT_REG	.\bsp\cpu\headers\MK60DZ10.h	6772;"	d
FTFL_FPROT0	.\bsp\cpu\headers\MK60DZ10.h	6961;"	d
FTFL_FPROT0_PROT	.\bsp\cpu\headers\MK60DZ10.h	6914;"	d
FTFL_FPROT0_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6912;"	d
FTFL_FPROT0_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6913;"	d
FTFL_FPROT0_REG	.\bsp\cpu\headers\MK60DZ10.h	6788;"	d
FTFL_FPROT1	.\bsp\cpu\headers\MK60DZ10.h	6962;"	d
FTFL_FPROT1_PROT	.\bsp\cpu\headers\MK60DZ10.h	6910;"	d
FTFL_FPROT1_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6908;"	d
FTFL_FPROT1_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6909;"	d
FTFL_FPROT1_REG	.\bsp\cpu\headers\MK60DZ10.h	6787;"	d
FTFL_FPROT2	.\bsp\cpu\headers\MK60DZ10.h	6963;"	d
FTFL_FPROT2_PROT	.\bsp\cpu\headers\MK60DZ10.h	6906;"	d
FTFL_FPROT2_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6904;"	d
FTFL_FPROT2_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6905;"	d
FTFL_FPROT2_REG	.\bsp\cpu\headers\MK60DZ10.h	6786;"	d
FTFL_FPROT3	.\bsp\cpu\headers\MK60DZ10.h	6964;"	d
FTFL_FPROT3_PROT	.\bsp\cpu\headers\MK60DZ10.h	6902;"	d
FTFL_FPROT3_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	6900;"	d
FTFL_FPROT3_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6901;"	d
FTFL_FPROT3_REG	.\bsp\cpu\headers\MK60DZ10.h	6785;"	d
FTFL_FSEC	.\bsp\cpu\headers\MK60DZ10.h	6948;"	d
FTFL_FSEC_FSLACC	.\bsp\cpu\headers\MK60DZ10.h	6840;"	d
FTFL_FSEC_FSLACC_MASK	.\bsp\cpu\headers\MK60DZ10.h	6838;"	d
FTFL_FSEC_FSLACC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6839;"	d
FTFL_FSEC_KEYEN	.\bsp\cpu\headers\MK60DZ10.h	6846;"	d
FTFL_FSEC_KEYEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	6844;"	d
FTFL_FSEC_KEYEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6845;"	d
FTFL_FSEC_MEEN	.\bsp\cpu\headers\MK60DZ10.h	6843;"	d
FTFL_FSEC_MEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	6841;"	d
FTFL_FSEC_MEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6842;"	d
FTFL_FSEC_REG	.\bsp\cpu\headers\MK60DZ10.h	6771;"	d
FTFL_FSEC_SEC	.\bsp\cpu\headers\MK60DZ10.h	6837;"	d
FTFL_FSEC_SEC_MASK	.\bsp\cpu\headers\MK60DZ10.h	6835;"	d
FTFL_FSEC_SEC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6836;"	d
FTFL_FSTAT	.\bsp\cpu\headers\MK60DZ10.h	6946;"	d
FTFL_FSTAT_ACCERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	6811;"	d
FTFL_FSTAT_ACCERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6812;"	d
FTFL_FSTAT_CCIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	6815;"	d
FTFL_FSTAT_CCIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6816;"	d
FTFL_FSTAT_FPVIOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	6809;"	d
FTFL_FSTAT_FPVIOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6810;"	d
FTFL_FSTAT_MGSTAT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	6807;"	d
FTFL_FSTAT_MGSTAT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6808;"	d
FTFL_FSTAT_RDCOLERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	6813;"	d
FTFL_FSTAT_RDCOLERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	6814;"	d
FTFL_FSTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	6769;"	d
FTFL_FlashConfig_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	7131;"	d
FTFL_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct FTFL_MemMap {$/;"	s
FTFL_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *FTFL_MemMapPtr;$/;"	t
FTM0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	7674;"	d
FTM0_C0SC	.\bsp\cpu\headers\MK60DZ10.h	7695;"	d
FTM0_C0V	.\bsp\cpu\headers\MK60DZ10.h	7696;"	d
FTM0_C1SC	.\bsp\cpu\headers\MK60DZ10.h	7697;"	d
FTM0_C1V	.\bsp\cpu\headers\MK60DZ10.h	7698;"	d
FTM0_C2SC	.\bsp\cpu\headers\MK60DZ10.h	7699;"	d
FTM0_C2V	.\bsp\cpu\headers\MK60DZ10.h	7700;"	d
FTM0_C3SC	.\bsp\cpu\headers\MK60DZ10.h	7701;"	d
FTM0_C3V	.\bsp\cpu\headers\MK60DZ10.h	7702;"	d
FTM0_C4SC	.\bsp\cpu\headers\MK60DZ10.h	7703;"	d
FTM0_C4V	.\bsp\cpu\headers\MK60DZ10.h	7704;"	d
FTM0_C5SC	.\bsp\cpu\headers\MK60DZ10.h	7705;"	d
FTM0_C5V	.\bsp\cpu\headers\MK60DZ10.h	7706;"	d
FTM0_C6SC	.\bsp\cpu\headers\MK60DZ10.h	7707;"	d
FTM0_C6V	.\bsp\cpu\headers\MK60DZ10.h	7708;"	d
FTM0_C7SC	.\bsp\cpu\headers\MK60DZ10.h	7709;"	d
FTM0_C7V	.\bsp\cpu\headers\MK60DZ10.h	7710;"	d
FTM0_CNT	.\bsp\cpu\headers\MK60DZ10.h	7693;"	d
FTM0_CNTIN	.\bsp\cpu\headers\MK60DZ10.h	7711;"	d
FTM0_COMBINE	.\bsp\cpu\headers\MK60DZ10.h	7717;"	d
FTM0_CONF	.\bsp\cpu\headers\MK60DZ10.h	7725;"	d
FTM0_CnSC	.\bsp\cpu\headers\MK60DZ10.h	7789;"	d
FTM0_CnV	.\bsp\cpu\headers\MK60DZ10.h	7792;"	d
FTM0_DEADTIME	.\bsp\cpu\headers\MK60DZ10.h	7718;"	d
FTM0_EXTTRIG	.\bsp\cpu\headers\MK60DZ10.h	7719;"	d
FTM0_FILTER	.\bsp\cpu\headers\MK60DZ10.h	7722;"	d
FTM0_FLTCTRL	.\bsp\cpu\headers\MK60DZ10.h	7723;"	d
FTM0_FLTPOL	.\bsp\cpu\headers\MK60DZ10.h	7726;"	d
FTM0_FMS	.\bsp\cpu\headers\MK60DZ10.h	7721;"	d
FTM0_INVCTRL	.\bsp\cpu\headers\MK60DZ10.h	7728;"	d
FTM0_MOD	.\bsp\cpu\headers\MK60DZ10.h	7694;"	d
FTM0_MODE	.\bsp\cpu\headers\MK60DZ10.h	7713;"	d
FTM0_OUTINIT	.\bsp\cpu\headers\MK60DZ10.h	7715;"	d
FTM0_OUTMASK	.\bsp\cpu\headers\MK60DZ10.h	7716;"	d
FTM0_POL	.\bsp\cpu\headers\MK60DZ10.h	7720;"	d
FTM0_PWMLOAD	.\bsp\cpu\headers\MK60DZ10.h	7730;"	d
FTM0_QDCTRL	.\bsp\cpu\headers\MK60DZ10.h	7724;"	d
FTM0_SC	.\bsp\cpu\headers\MK60DZ10.h	7692;"	d
FTM0_STATUS	.\bsp\cpu\headers\MK60DZ10.h	7712;"	d
FTM0_SWOCTRL	.\bsp\cpu\headers\MK60DZ10.h	7729;"	d
FTM0_SYNC	.\bsp\cpu\headers\MK60DZ10.h	7714;"	d
FTM0_SYNCONF	.\bsp\cpu\headers\MK60DZ10.h	7727;"	d
FTM1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	7676;"	d
FTM1_C0SC	.\bsp\cpu\headers\MK60DZ10.h	7735;"	d
FTM1_C0V	.\bsp\cpu\headers\MK60DZ10.h	7736;"	d
FTM1_C1SC	.\bsp\cpu\headers\MK60DZ10.h	7737;"	d
FTM1_C1V	.\bsp\cpu\headers\MK60DZ10.h	7738;"	d
FTM1_CNT	.\bsp\cpu\headers\MK60DZ10.h	7733;"	d
FTM1_CNTIN	.\bsp\cpu\headers\MK60DZ10.h	7739;"	d
FTM1_COMBINE	.\bsp\cpu\headers\MK60DZ10.h	7745;"	d
FTM1_CONF	.\bsp\cpu\headers\MK60DZ10.h	7753;"	d
FTM1_CnSC	.\bsp\cpu\headers\MK60DZ10.h	7790;"	d
FTM1_CnV	.\bsp\cpu\headers\MK60DZ10.h	7793;"	d
FTM1_DEADTIME	.\bsp\cpu\headers\MK60DZ10.h	7746;"	d
FTM1_EXTTRIG	.\bsp\cpu\headers\MK60DZ10.h	7747;"	d
FTM1_FILTER	.\bsp\cpu\headers\MK60DZ10.h	7750;"	d
FTM1_FLTCTRL	.\bsp\cpu\headers\MK60DZ10.h	7751;"	d
FTM1_FLTPOL	.\bsp\cpu\headers\MK60DZ10.h	7754;"	d
FTM1_FMS	.\bsp\cpu\headers\MK60DZ10.h	7749;"	d
FTM1_INVCTRL	.\bsp\cpu\headers\MK60DZ10.h	7756;"	d
FTM1_MOD	.\bsp\cpu\headers\MK60DZ10.h	7734;"	d
FTM1_MODE	.\bsp\cpu\headers\MK60DZ10.h	7741;"	d
FTM1_OUTINIT	.\bsp\cpu\headers\MK60DZ10.h	7743;"	d
FTM1_OUTMASK	.\bsp\cpu\headers\MK60DZ10.h	7744;"	d
FTM1_POL	.\bsp\cpu\headers\MK60DZ10.h	7748;"	d
FTM1_PWMLOAD	.\bsp\cpu\headers\MK60DZ10.h	7758;"	d
FTM1_QDCTRL	.\bsp\cpu\headers\MK60DZ10.h	7752;"	d
FTM1_SC	.\bsp\cpu\headers\MK60DZ10.h	7732;"	d
FTM1_STATUS	.\bsp\cpu\headers\MK60DZ10.h	7740;"	d
FTM1_SWOCTRL	.\bsp\cpu\headers\MK60DZ10.h	7757;"	d
FTM1_SYNC	.\bsp\cpu\headers\MK60DZ10.h	7742;"	d
FTM1_SYNCONF	.\bsp\cpu\headers\MK60DZ10.h	7755;"	d
FTM2_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	7678;"	d
FTM2_C0SC	.\bsp\cpu\headers\MK60DZ10.h	7763;"	d
FTM2_C0V	.\bsp\cpu\headers\MK60DZ10.h	7764;"	d
FTM2_C1SC	.\bsp\cpu\headers\MK60DZ10.h	7765;"	d
FTM2_C1V	.\bsp\cpu\headers\MK60DZ10.h	7766;"	d
FTM2_CNT	.\bsp\cpu\headers\MK60DZ10.h	7761;"	d
FTM2_CNTIN	.\bsp\cpu\headers\MK60DZ10.h	7767;"	d
FTM2_COMBINE	.\bsp\cpu\headers\MK60DZ10.h	7773;"	d
FTM2_CONF	.\bsp\cpu\headers\MK60DZ10.h	7781;"	d
FTM2_CnSC	.\bsp\cpu\headers\MK60DZ10.h	7791;"	d
FTM2_CnV	.\bsp\cpu\headers\MK60DZ10.h	7794;"	d
FTM2_DEADTIME	.\bsp\cpu\headers\MK60DZ10.h	7774;"	d
FTM2_EXTTRIG	.\bsp\cpu\headers\MK60DZ10.h	7775;"	d
FTM2_FILTER	.\bsp\cpu\headers\MK60DZ10.h	7778;"	d
FTM2_FLTCTRL	.\bsp\cpu\headers\MK60DZ10.h	7779;"	d
FTM2_FLTPOL	.\bsp\cpu\headers\MK60DZ10.h	7782;"	d
FTM2_FMS	.\bsp\cpu\headers\MK60DZ10.h	7777;"	d
FTM2_INVCTRL	.\bsp\cpu\headers\MK60DZ10.h	7784;"	d
FTM2_MOD	.\bsp\cpu\headers\MK60DZ10.h	7762;"	d
FTM2_MODE	.\bsp\cpu\headers\MK60DZ10.h	7769;"	d
FTM2_OUTINIT	.\bsp\cpu\headers\MK60DZ10.h	7771;"	d
FTM2_OUTMASK	.\bsp\cpu\headers\MK60DZ10.h	7772;"	d
FTM2_POL	.\bsp\cpu\headers\MK60DZ10.h	7776;"	d
FTM2_PWMLOAD	.\bsp\cpu\headers\MK60DZ10.h	7786;"	d
FTM2_QDCTRL	.\bsp\cpu\headers\MK60DZ10.h	7780;"	d
FTM2_SC	.\bsp\cpu\headers\MK60DZ10.h	7760;"	d
FTM2_STATUS	.\bsp\cpu\headers\MK60DZ10.h	7768;"	d
FTM2_SWOCTRL	.\bsp\cpu\headers\MK60DZ10.h	7785;"	d
FTM2_SYNC	.\bsp\cpu\headers\MK60DZ10.h	7770;"	d
FTM2_SYNCONF	.\bsp\cpu\headers\MK60DZ10.h	7783;"	d
FTM_CNTIN_INIT	.\bsp\cpu\headers\MK60DZ10.h	7306;"	d
FTM_CNTIN_INIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7304;"	d
FTM_CNTIN_INIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7305;"	d
FTM_CNTIN_REG	.\bsp\cpu\headers\MK60DZ10.h	7228;"	d
FTM_CNT_COUNT	.\bsp\cpu\headers\MK60DZ10.h	7279;"	d
FTM_CNT_COUNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7277;"	d
FTM_CNT_COUNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7278;"	d
FTM_CNT_REG	.\bsp\cpu\headers\MK60DZ10.h	7224;"	d
FTM_COMBINE_COMBINE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7392;"	d
FTM_COMBINE_COMBINE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7393;"	d
FTM_COMBINE_COMBINE1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7406;"	d
FTM_COMBINE_COMBINE1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7407;"	d
FTM_COMBINE_COMBINE2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7420;"	d
FTM_COMBINE_COMBINE2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7421;"	d
FTM_COMBINE_COMBINE3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7434;"	d
FTM_COMBINE_COMBINE3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7435;"	d
FTM_COMBINE_COMP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7394;"	d
FTM_COMBINE_COMP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7395;"	d
FTM_COMBINE_COMP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7408;"	d
FTM_COMBINE_COMP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7409;"	d
FTM_COMBINE_COMP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7422;"	d
FTM_COMBINE_COMP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7423;"	d
FTM_COMBINE_COMP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7436;"	d
FTM_COMBINE_COMP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7437;"	d
FTM_COMBINE_DECAP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7398;"	d
FTM_COMBINE_DECAP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7399;"	d
FTM_COMBINE_DECAP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7412;"	d
FTM_COMBINE_DECAP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7413;"	d
FTM_COMBINE_DECAP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7426;"	d
FTM_COMBINE_DECAP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7427;"	d
FTM_COMBINE_DECAP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7440;"	d
FTM_COMBINE_DECAP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7441;"	d
FTM_COMBINE_DECAPEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7396;"	d
FTM_COMBINE_DECAPEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7397;"	d
FTM_COMBINE_DECAPEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7410;"	d
FTM_COMBINE_DECAPEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7411;"	d
FTM_COMBINE_DECAPEN2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7424;"	d
FTM_COMBINE_DECAPEN2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7425;"	d
FTM_COMBINE_DECAPEN3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7438;"	d
FTM_COMBINE_DECAPEN3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7439;"	d
FTM_COMBINE_DTEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7400;"	d
FTM_COMBINE_DTEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7401;"	d
FTM_COMBINE_DTEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7414;"	d
FTM_COMBINE_DTEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7415;"	d
FTM_COMBINE_DTEN2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7428;"	d
FTM_COMBINE_DTEN2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7429;"	d
FTM_COMBINE_DTEN3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7442;"	d
FTM_COMBINE_DTEN3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7443;"	d
FTM_COMBINE_FAULTEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7404;"	d
FTM_COMBINE_FAULTEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7405;"	d
FTM_COMBINE_FAULTEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7418;"	d
FTM_COMBINE_FAULTEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7419;"	d
FTM_COMBINE_FAULTEN2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7432;"	d
FTM_COMBINE_FAULTEN2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7433;"	d
FTM_COMBINE_FAULTEN3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7446;"	d
FTM_COMBINE_FAULTEN3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7447;"	d
FTM_COMBINE_REG	.\bsp\cpu\headers\MK60DZ10.h	7234;"	d
FTM_COMBINE_SYNCEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7402;"	d
FTM_COMBINE_SYNCEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7403;"	d
FTM_COMBINE_SYNCEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7416;"	d
FTM_COMBINE_SYNCEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7417;"	d
FTM_COMBINE_SYNCEN2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7430;"	d
FTM_COMBINE_SYNCEN2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7431;"	d
FTM_COMBINE_SYNCEN3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7444;"	d
FTM_COMBINE_SYNCEN3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7445;"	d
FTM_CONF_BDMMODE	.\bsp\cpu\headers\MK60DZ10.h	7560;"	d
FTM_CONF_BDMMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7558;"	d
FTM_CONF_BDMMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7559;"	d
FTM_CONF_GTBEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7561;"	d
FTM_CONF_GTBEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7562;"	d
FTM_CONF_GTBEOUT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7563;"	d
FTM_CONF_GTBEOUT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7564;"	d
FTM_CONF_NUMTOF	.\bsp\cpu\headers\MK60DZ10.h	7557;"	d
FTM_CONF_NUMTOF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7555;"	d
FTM_CONF_NUMTOF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7556;"	d
FTM_CONF_REG	.\bsp\cpu\headers\MK60DZ10.h	7242;"	d
FTM_CnSC_CHF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7297;"	d
FTM_CnSC_CHF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7298;"	d
FTM_CnSC_CHIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7295;"	d
FTM_CnSC_CHIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7296;"	d
FTM_CnSC_DMA_MASK	.\bsp\cpu\headers\MK60DZ10.h	7285;"	d
FTM_CnSC_DMA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7286;"	d
FTM_CnSC_ELSA_MASK	.\bsp\cpu\headers\MK60DZ10.h	7287;"	d
FTM_CnSC_ELSA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7288;"	d
FTM_CnSC_ELSB_MASK	.\bsp\cpu\headers\MK60DZ10.h	7289;"	d
FTM_CnSC_ELSB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7290;"	d
FTM_CnSC_MSA_MASK	.\bsp\cpu\headers\MK60DZ10.h	7291;"	d
FTM_CnSC_MSA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7292;"	d
FTM_CnSC_MSB_MASK	.\bsp\cpu\headers\MK60DZ10.h	7293;"	d
FTM_CnSC_MSB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7294;"	d
FTM_CnSC_REG	.\bsp\cpu\headers\MK60DZ10.h	7226;"	d
FTM_CnV_REG	.\bsp\cpu\headers\MK60DZ10.h	7227;"	d
FTM_CnV_VAL	.\bsp\cpu\headers\MK60DZ10.h	7302;"	d
FTM_CnV_VAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7300;"	d
FTM_CnV_VAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7301;"	d
FTM_DEADTIME_DTPS	.\bsp\cpu\headers\MK60DZ10.h	7454;"	d
FTM_DEADTIME_DTPS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7452;"	d
FTM_DEADTIME_DTPS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7453;"	d
FTM_DEADTIME_DTVAL	.\bsp\cpu\headers\MK60DZ10.h	7451;"	d
FTM_DEADTIME_DTVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7449;"	d
FTM_DEADTIME_DTVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7450;"	d
FTM_DEADTIME_REG	.\bsp\cpu\headers\MK60DZ10.h	7235;"	d
FTM_EXTTRIG_CH0TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	7464;"	d
FTM_EXTTRIG_CH0TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7465;"	d
FTM_EXTTRIG_CH1TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	7466;"	d
FTM_EXTTRIG_CH1TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7467;"	d
FTM_EXTTRIG_CH2TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	7456;"	d
FTM_EXTTRIG_CH2TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7457;"	d
FTM_EXTTRIG_CH3TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	7458;"	d
FTM_EXTTRIG_CH3TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7459;"	d
FTM_EXTTRIG_CH4TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	7460;"	d
FTM_EXTTRIG_CH4TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7461;"	d
FTM_EXTTRIG_CH5TRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	7462;"	d
FTM_EXTTRIG_CH5TRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7463;"	d
FTM_EXTTRIG_INITTRIGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7468;"	d
FTM_EXTTRIG_INITTRIGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7469;"	d
FTM_EXTTRIG_REG	.\bsp\cpu\headers\MK60DZ10.h	7236;"	d
FTM_EXTTRIG_TRIGF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7470;"	d
FTM_EXTTRIG_TRIGF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7471;"	d
FTM_FILTER_CH0FVAL	.\bsp\cpu\headers\MK60DZ10.h	7507;"	d
FTM_FILTER_CH0FVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7505;"	d
FTM_FILTER_CH0FVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7506;"	d
FTM_FILTER_CH1FVAL	.\bsp\cpu\headers\MK60DZ10.h	7510;"	d
FTM_FILTER_CH1FVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7508;"	d
FTM_FILTER_CH1FVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7509;"	d
FTM_FILTER_CH2FVAL	.\bsp\cpu\headers\MK60DZ10.h	7513;"	d
FTM_FILTER_CH2FVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7511;"	d
FTM_FILTER_CH2FVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7512;"	d
FTM_FILTER_CH3FVAL	.\bsp\cpu\headers\MK60DZ10.h	7516;"	d
FTM_FILTER_CH3FVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7514;"	d
FTM_FILTER_CH3FVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7515;"	d
FTM_FILTER_REG	.\bsp\cpu\headers\MK60DZ10.h	7239;"	d
FTM_FLTCTRL_FAULT0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7518;"	d
FTM_FLTCTRL_FAULT0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7519;"	d
FTM_FLTCTRL_FAULT1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7520;"	d
FTM_FLTCTRL_FAULT1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7521;"	d
FTM_FLTCTRL_FAULT2EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7522;"	d
FTM_FLTCTRL_FAULT2EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7523;"	d
FTM_FLTCTRL_FAULT3EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7524;"	d
FTM_FLTCTRL_FAULT3EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7525;"	d
FTM_FLTCTRL_FFLTR0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7526;"	d
FTM_FLTCTRL_FFLTR0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7527;"	d
FTM_FLTCTRL_FFLTR1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7528;"	d
FTM_FLTCTRL_FFLTR1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7529;"	d
FTM_FLTCTRL_FFLTR2EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7530;"	d
FTM_FLTCTRL_FFLTR2EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7531;"	d
FTM_FLTCTRL_FFLTR3EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7532;"	d
FTM_FLTCTRL_FFLTR3EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7533;"	d
FTM_FLTCTRL_FFVAL	.\bsp\cpu\headers\MK60DZ10.h	7536;"	d
FTM_FLTCTRL_FFVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7534;"	d
FTM_FLTCTRL_FFVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7535;"	d
FTM_FLTCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	7240;"	d
FTM_FLTPOL_FLT0POL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7566;"	d
FTM_FLTPOL_FLT0POL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7567;"	d
FTM_FLTPOL_FLT1POL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7568;"	d
FTM_FLTPOL_FLT1POL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7569;"	d
FTM_FLTPOL_FLT2POL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7570;"	d
FTM_FLTPOL_FLT2POL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7571;"	d
FTM_FLTPOL_FLT3POL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7572;"	d
FTM_FLTPOL_FLT3POL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7573;"	d
FTM_FLTPOL_REG	.\bsp\cpu\headers\MK60DZ10.h	7243;"	d
FTM_FMS_FAULTF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7490;"	d
FTM_FMS_FAULTF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7491;"	d
FTM_FMS_FAULTF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7492;"	d
FTM_FMS_FAULTF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7493;"	d
FTM_FMS_FAULTF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7494;"	d
FTM_FMS_FAULTF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7495;"	d
FTM_FMS_FAULTF3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7496;"	d
FTM_FMS_FAULTF3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7497;"	d
FTM_FMS_FAULTF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7502;"	d
FTM_FMS_FAULTF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7503;"	d
FTM_FMS_FAULTIN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7498;"	d
FTM_FMS_FAULTIN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7499;"	d
FTM_FMS_REG	.\bsp\cpu\headers\MK60DZ10.h	7238;"	d
FTM_FMS_WPEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7500;"	d
FTM_FMS_WPEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7501;"	d
FTM_INVCTRL_INV0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7606;"	d
FTM_INVCTRL_INV0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7607;"	d
FTM_INVCTRL_INV1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7608;"	d
FTM_INVCTRL_INV1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7609;"	d
FTM_INVCTRL_INV2EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7610;"	d
FTM_INVCTRL_INV2EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7611;"	d
FTM_INVCTRL_INV3EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7612;"	d
FTM_INVCTRL_INV3EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7613;"	d
FTM_INVCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	7245;"	d
FTM_MODE_CAPTEST_MASK	.\bsp\cpu\headers\MK60DZ10.h	7333;"	d
FTM_MODE_CAPTEST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7334;"	d
FTM_MODE_FAULTIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7338;"	d
FTM_MODE_FAULTIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7339;"	d
FTM_MODE_FAULTM	.\bsp\cpu\headers\MK60DZ10.h	7337;"	d
FTM_MODE_FAULTM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7335;"	d
FTM_MODE_FAULTM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7336;"	d
FTM_MODE_FTMEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7325;"	d
FTM_MODE_FTMEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7326;"	d
FTM_MODE_INIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7327;"	d
FTM_MODE_INIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7328;"	d
FTM_MODE_PWMSYNC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7331;"	d
FTM_MODE_PWMSYNC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7332;"	d
FTM_MODE_REG	.\bsp\cpu\headers\MK60DZ10.h	7230;"	d
FTM_MODE_WPDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7329;"	d
FTM_MODE_WPDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7330;"	d
FTM_MOD_MOD	.\bsp\cpu\headers\MK60DZ10.h	7283;"	d
FTM_MOD_MOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	7281;"	d
FTM_MOD_MOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7282;"	d
FTM_MOD_REG	.\bsp\cpu\headers\MK60DZ10.h	7225;"	d
FTM_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct FTM_MemMap {$/;"	s
FTM_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *FTM_MemMapPtr;$/;"	t
FTM_OUTINIT_CH0OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7358;"	d
FTM_OUTINIT_CH0OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7359;"	d
FTM_OUTINIT_CH1OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7360;"	d
FTM_OUTINIT_CH1OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7361;"	d
FTM_OUTINIT_CH2OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7362;"	d
FTM_OUTINIT_CH2OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7363;"	d
FTM_OUTINIT_CH3OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7364;"	d
FTM_OUTINIT_CH3OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7365;"	d
FTM_OUTINIT_CH4OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7366;"	d
FTM_OUTINIT_CH4OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7367;"	d
FTM_OUTINIT_CH5OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7368;"	d
FTM_OUTINIT_CH5OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7369;"	d
FTM_OUTINIT_CH6OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7370;"	d
FTM_OUTINIT_CH6OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7371;"	d
FTM_OUTINIT_CH7OI_MASK	.\bsp\cpu\headers\MK60DZ10.h	7372;"	d
FTM_OUTINIT_CH7OI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7373;"	d
FTM_OUTINIT_REG	.\bsp\cpu\headers\MK60DZ10.h	7232;"	d
FTM_OUTMASK_CH0OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7375;"	d
FTM_OUTMASK_CH0OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7376;"	d
FTM_OUTMASK_CH1OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7377;"	d
FTM_OUTMASK_CH1OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7378;"	d
FTM_OUTMASK_CH2OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7379;"	d
FTM_OUTMASK_CH2OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7380;"	d
FTM_OUTMASK_CH3OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7381;"	d
FTM_OUTMASK_CH3OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7382;"	d
FTM_OUTMASK_CH4OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7383;"	d
FTM_OUTMASK_CH4OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7384;"	d
FTM_OUTMASK_CH5OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7385;"	d
FTM_OUTMASK_CH5OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7386;"	d
FTM_OUTMASK_CH6OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7387;"	d
FTM_OUTMASK_CH6OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7388;"	d
FTM_OUTMASK_CH7OM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7389;"	d
FTM_OUTMASK_CH7OM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7390;"	d
FTM_OUTMASK_REG	.\bsp\cpu\headers\MK60DZ10.h	7233;"	d
FTM_POL_POL0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7473;"	d
FTM_POL_POL0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7474;"	d
FTM_POL_POL1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7475;"	d
FTM_POL_POL1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7476;"	d
FTM_POL_POL2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7477;"	d
FTM_POL_POL2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7478;"	d
FTM_POL_POL3_MASK	.\bsp\cpu\headers\MK60DZ10.h	7479;"	d
FTM_POL_POL3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7480;"	d
FTM_POL_POL4_MASK	.\bsp\cpu\headers\MK60DZ10.h	7481;"	d
FTM_POL_POL4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7482;"	d
FTM_POL_POL5_MASK	.\bsp\cpu\headers\MK60DZ10.h	7483;"	d
FTM_POL_POL5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7484;"	d
FTM_POL_POL6_MASK	.\bsp\cpu\headers\MK60DZ10.h	7485;"	d
FTM_POL_POL6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7486;"	d
FTM_POL_POL7_MASK	.\bsp\cpu\headers\MK60DZ10.h	7487;"	d
FTM_POL_POL7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7488;"	d
FTM_POL_REG	.\bsp\cpu\headers\MK60DZ10.h	7237;"	d
FTM_PWMLOAD_CH0SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7648;"	d
FTM_PWMLOAD_CH0SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7649;"	d
FTM_PWMLOAD_CH1SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7650;"	d
FTM_PWMLOAD_CH1SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7651;"	d
FTM_PWMLOAD_CH2SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7652;"	d
FTM_PWMLOAD_CH2SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7653;"	d
FTM_PWMLOAD_CH3SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7654;"	d
FTM_PWMLOAD_CH3SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7655;"	d
FTM_PWMLOAD_CH4SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7656;"	d
FTM_PWMLOAD_CH4SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7657;"	d
FTM_PWMLOAD_CH5SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7658;"	d
FTM_PWMLOAD_CH5SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7659;"	d
FTM_PWMLOAD_CH6SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7660;"	d
FTM_PWMLOAD_CH6SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7661;"	d
FTM_PWMLOAD_CH7SEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7662;"	d
FTM_PWMLOAD_CH7SEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7663;"	d
FTM_PWMLOAD_LDOK_MASK	.\bsp\cpu\headers\MK60DZ10.h	7664;"	d
FTM_PWMLOAD_LDOK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7665;"	d
FTM_PWMLOAD_REG	.\bsp\cpu\headers\MK60DZ10.h	7247;"	d
FTM_QDCTRL_PHAFLTREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7552;"	d
FTM_QDCTRL_PHAFLTREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7553;"	d
FTM_QDCTRL_PHAPOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7548;"	d
FTM_QDCTRL_PHAPOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7549;"	d
FTM_QDCTRL_PHBFLTREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7550;"	d
FTM_QDCTRL_PHBFLTREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7551;"	d
FTM_QDCTRL_PHBPOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7546;"	d
FTM_QDCTRL_PHBPOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7547;"	d
FTM_QDCTRL_QUADEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7538;"	d
FTM_QDCTRL_QUADEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7539;"	d
FTM_QDCTRL_QUADIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	7542;"	d
FTM_QDCTRL_QUADIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7543;"	d
FTM_QDCTRL_QUADMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7544;"	d
FTM_QDCTRL_QUADMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7545;"	d
FTM_QDCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	7241;"	d
FTM_QDCTRL_TOFDIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	7540;"	d
FTM_QDCTRL_TOFDIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7541;"	d
FTM_SC_CLKS	.\bsp\cpu\headers\MK60DZ10.h	7269;"	d
FTM_SC_CLKS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7267;"	d
FTM_SC_CLKS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7268;"	d
FTM_SC_CPWMS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7270;"	d
FTM_SC_CPWMS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7271;"	d
FTM_SC_PS	.\bsp\cpu\headers\MK60DZ10.h	7266;"	d
FTM_SC_PS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7264;"	d
FTM_SC_PS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7265;"	d
FTM_SC_REG	.\bsp\cpu\headers\MK60DZ10.h	7223;"	d
FTM_SC_TOF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7274;"	d
FTM_SC_TOF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7275;"	d
FTM_SC_TOIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7272;"	d
FTM_SC_TOIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7273;"	d
FTM_STATUS_CH0F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7308;"	d
FTM_STATUS_CH0F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7309;"	d
FTM_STATUS_CH1F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7310;"	d
FTM_STATUS_CH1F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7311;"	d
FTM_STATUS_CH2F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7312;"	d
FTM_STATUS_CH2F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7313;"	d
FTM_STATUS_CH3F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7314;"	d
FTM_STATUS_CH3F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7315;"	d
FTM_STATUS_CH4F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7316;"	d
FTM_STATUS_CH4F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7317;"	d
FTM_STATUS_CH5F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7318;"	d
FTM_STATUS_CH5F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7319;"	d
FTM_STATUS_CH6F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7320;"	d
FTM_STATUS_CH6F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7321;"	d
FTM_STATUS_CH7F_MASK	.\bsp\cpu\headers\MK60DZ10.h	7322;"	d
FTM_STATUS_CH7F_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7323;"	d
FTM_STATUS_REG	.\bsp\cpu\headers\MK60DZ10.h	7229;"	d
FTM_SWOCTRL_CH0OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7631;"	d
FTM_SWOCTRL_CH0OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7632;"	d
FTM_SWOCTRL_CH0OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7615;"	d
FTM_SWOCTRL_CH0OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7616;"	d
FTM_SWOCTRL_CH1OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7633;"	d
FTM_SWOCTRL_CH1OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7634;"	d
FTM_SWOCTRL_CH1OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7617;"	d
FTM_SWOCTRL_CH1OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7618;"	d
FTM_SWOCTRL_CH2OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7635;"	d
FTM_SWOCTRL_CH2OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7636;"	d
FTM_SWOCTRL_CH2OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7619;"	d
FTM_SWOCTRL_CH2OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7620;"	d
FTM_SWOCTRL_CH3OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7637;"	d
FTM_SWOCTRL_CH3OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7638;"	d
FTM_SWOCTRL_CH3OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7621;"	d
FTM_SWOCTRL_CH3OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7622;"	d
FTM_SWOCTRL_CH4OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7639;"	d
FTM_SWOCTRL_CH4OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7640;"	d
FTM_SWOCTRL_CH4OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7623;"	d
FTM_SWOCTRL_CH4OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7624;"	d
FTM_SWOCTRL_CH5OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7641;"	d
FTM_SWOCTRL_CH5OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7642;"	d
FTM_SWOCTRL_CH5OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7625;"	d
FTM_SWOCTRL_CH5OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7626;"	d
FTM_SWOCTRL_CH6OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7643;"	d
FTM_SWOCTRL_CH6OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7644;"	d
FTM_SWOCTRL_CH6OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7627;"	d
FTM_SWOCTRL_CH6OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7628;"	d
FTM_SWOCTRL_CH7OCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	7645;"	d
FTM_SWOCTRL_CH7OCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7646;"	d
FTM_SWOCTRL_CH7OC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7629;"	d
FTM_SWOCTRL_CH7OC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7630;"	d
FTM_SWOCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	7246;"	d
FTM_SYNCONF_CNTINC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7577;"	d
FTM_SYNCONF_CNTINC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7578;"	d
FTM_SYNCONF_HWINVC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7601;"	d
FTM_SYNCONF_HWINVC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7602;"	d
FTM_SYNCONF_HWOM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7599;"	d
FTM_SYNCONF_HWOM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7600;"	d
FTM_SYNCONF_HWRSTCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7595;"	d
FTM_SYNCONF_HWRSTCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7596;"	d
FTM_SYNCONF_HWSOC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7603;"	d
FTM_SYNCONF_HWSOC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7604;"	d
FTM_SYNCONF_HWTRIGMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7575;"	d
FTM_SYNCONF_HWTRIGMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7576;"	d
FTM_SYNCONF_HWWRBUF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7597;"	d
FTM_SYNCONF_HWWRBUF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7598;"	d
FTM_SYNCONF_INVC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7579;"	d
FTM_SYNCONF_INVC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7580;"	d
FTM_SYNCONF_REG	.\bsp\cpu\headers\MK60DZ10.h	7244;"	d
FTM_SYNCONF_SWINVC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7591;"	d
FTM_SYNCONF_SWINVC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7592;"	d
FTM_SYNCONF_SWOC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7581;"	d
FTM_SYNCONF_SWOC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7582;"	d
FTM_SYNCONF_SWOM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7589;"	d
FTM_SYNCONF_SWOM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7590;"	d
FTM_SYNCONF_SWRSTCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7585;"	d
FTM_SYNCONF_SWRSTCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7586;"	d
FTM_SYNCONF_SWSOC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7593;"	d
FTM_SYNCONF_SWSOC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7594;"	d
FTM_SYNCONF_SWWRBUF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7587;"	d
FTM_SYNCONF_SWWRBUF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7588;"	d
FTM_SYNCONF_SYNCMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7583;"	d
FTM_SYNCONF_SYNCMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7584;"	d
FTM_SYNC_CNTMAX_MASK	.\bsp\cpu\headers\MK60DZ10.h	7343;"	d
FTM_SYNC_CNTMAX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7344;"	d
FTM_SYNC_CNTMIN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7341;"	d
FTM_SYNC_CNTMIN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7342;"	d
FTM_SYNC_REG	.\bsp\cpu\headers\MK60DZ10.h	7231;"	d
FTM_SYNC_REINIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7345;"	d
FTM_SYNC_REINIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7346;"	d
FTM_SYNC_SWSYNC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7355;"	d
FTM_SYNC_SWSYNC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7356;"	d
FTM_SYNC_SYNCHOM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7347;"	d
FTM_SYNC_SYNCHOM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7348;"	d
FTM_SYNC_TRIG0_MASK	.\bsp\cpu\headers\MK60DZ10.h	7349;"	d
FTM_SYNC_TRIG0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7350;"	d
FTM_SYNC_TRIG1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7351;"	d
FTM_SYNC_TRIG1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7352;"	d
FTM_SYNC_TRIG2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7353;"	d
FTM_SYNC_TRIG2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7354;"	d
FTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t FTRL;                                   \/**< Frame Truncation Length, offset: 0x1B0 *\/$/;"	m	struct:ENET_MemMap
FUNCTION	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 3, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon23
FirstPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *FirstPtr;                          \/* Pointer to list of tasks in tick spoke                 *\/$/;"	m	struct:os_tick_spoke
FirstPtr	.\uCOS-III\Source\os.h	/^    OS_TMR              *FirstPtr;                          \/* Pointer to first timer in linked list                  *\/$/;"	m	struct:os_tmr_spoke
Flags	.\uCOS-III\Source\os.h	/^    OS_FLAGS             Flags;                             \/* 8, 16 or 32 bit flags                                  *\/$/;"	m	struct:os_flag_grp
Flags	.\uCOS-III\Source\os.h	/^    OS_FLAGS             Flags;                             \/* Value of flags if posting to an event flag group       *\/$/;"	m	struct:os_int_q
FlagsOpt	.\uCOS-III\Source\os.h	/^    OS_OPT               FlagsOpt;                          \/* Options (See OS_OPT_FLAG_xxx)                          *\/$/;"	m	struct:os_tcb
FlagsPend	.\uCOS-III\Source\os.h	/^    OS_FLAGS             FlagsPend;                         \/* Event flag(s) to wait on                               *\/$/;"	m	struct:os_tcb
FlagsRdy	.\uCOS-III\Source\os.h	/^    OS_FLAGS             FlagsRdy;                          \/* Event flags that made task ready to run                *\/$/;"	m	struct:os_tcb
FreeListPtr	.\uCOS-III\Source\os.h	/^    void                *FreeListPtr;                       \/* Pointer to list of free memory blocks                  *\/$/;"	m	struct:os_mem
GALR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t GALR;                                   \/**< Descriptor Group Lower Address Register, offset: 0x124 *\/$/;"	m	struct:ENET_MemMap
GAUR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t GAUR;                                   \/**< Descriptor Group Upper Address Register, offset: 0x120 *\/$/;"	m	struct:ENET_MemMap
GENCS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t GENCS;                                  \/**< General Control and Status Register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap
GPCHR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap
GPCLR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap
GPIOA_PCOR	.\bsp\cpu\headers\MK60DZ10.h	11285;"	d
GPIOA_PDDR	.\bsp\cpu\headers\MK60DZ10.h	11288;"	d
GPIOA_PDIR	.\bsp\cpu\headers\MK60DZ10.h	11287;"	d
GPIOA_PDOR	.\bsp\cpu\headers\MK60DZ10.h	11283;"	d
GPIOA_PSOR	.\bsp\cpu\headers\MK60DZ10.h	11284;"	d
GPIOA_PTOR	.\bsp\cpu\headers\MK60DZ10.h	11286;"	d
GPIOB_PCOR	.\bsp\cpu\headers\MK60DZ10.h	11292;"	d
GPIOB_PDDR	.\bsp\cpu\headers\MK60DZ10.h	11295;"	d
GPIOB_PDIR	.\bsp\cpu\headers\MK60DZ10.h	11294;"	d
GPIOB_PDOR	.\bsp\cpu\headers\MK60DZ10.h	11290;"	d
GPIOB_PSOR	.\bsp\cpu\headers\MK60DZ10.h	11291;"	d
GPIOB_PTOR	.\bsp\cpu\headers\MK60DZ10.h	11293;"	d
GPIOC_PCOR	.\bsp\cpu\headers\MK60DZ10.h	11299;"	d
GPIOC_PDDR	.\bsp\cpu\headers\MK60DZ10.h	11302;"	d
GPIOC_PDIR	.\bsp\cpu\headers\MK60DZ10.h	11301;"	d
GPIOC_PDOR	.\bsp\cpu\headers\MK60DZ10.h	11297;"	d
GPIOC_PSOR	.\bsp\cpu\headers\MK60DZ10.h	11298;"	d
GPIOC_PTOR	.\bsp\cpu\headers\MK60DZ10.h	11300;"	d
GPIOD_PCOR	.\bsp\cpu\headers\MK60DZ10.h	11306;"	d
GPIOD_PDDR	.\bsp\cpu\headers\MK60DZ10.h	11309;"	d
GPIOD_PDIR	.\bsp\cpu\headers\MK60DZ10.h	11308;"	d
GPIOD_PDOR	.\bsp\cpu\headers\MK60DZ10.h	11304;"	d
GPIOD_PSOR	.\bsp\cpu\headers\MK60DZ10.h	11305;"	d
GPIOD_PTOR	.\bsp\cpu\headers\MK60DZ10.h	11307;"	d
GPIOE_PCOR	.\bsp\cpu\headers\MK60DZ10.h	11313;"	d
GPIOE_PDDR	.\bsp\cpu\headers\MK60DZ10.h	11316;"	d
GPIOE_PDIR	.\bsp\cpu\headers\MK60DZ10.h	11315;"	d
GPIOE_PDOR	.\bsp\cpu\headers\MK60DZ10.h	11311;"	d
GPIOE_PSOR	.\bsp\cpu\headers\MK60DZ10.h	11312;"	d
GPIOE_PTOR	.\bsp\cpu\headers\MK60DZ10.h	11314;"	d
GPIO_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct GPIO_MemMap {$/;"	s
GPIO_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_PCOR_PTCO	.\bsp\cpu\headers\MK60DZ10.h	11240;"	d
GPIO_PCOR_PTCO_MASK	.\bsp\cpu\headers\MK60DZ10.h	11238;"	d
GPIO_PCOR_PTCO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11239;"	d
GPIO_PCOR_REG	.\bsp\cpu\headers\MK60DZ10.h	11210;"	d
GPIO_PDDR_PDD	.\bsp\cpu\headers\MK60DZ10.h	11252;"	d
GPIO_PDDR_PDD_MASK	.\bsp\cpu\headers\MK60DZ10.h	11250;"	d
GPIO_PDDR_PDD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11251;"	d
GPIO_PDDR_REG	.\bsp\cpu\headers\MK60DZ10.h	11213;"	d
GPIO_PDIR_PDI	.\bsp\cpu\headers\MK60DZ10.h	11248;"	d
GPIO_PDIR_PDI_MASK	.\bsp\cpu\headers\MK60DZ10.h	11246;"	d
GPIO_PDIR_PDI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11247;"	d
GPIO_PDIR_REG	.\bsp\cpu\headers\MK60DZ10.h	11212;"	d
GPIO_PDOR_PDO	.\bsp\cpu\headers\MK60DZ10.h	11232;"	d
GPIO_PDOR_PDO_MASK	.\bsp\cpu\headers\MK60DZ10.h	11230;"	d
GPIO_PDOR_PDO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11231;"	d
GPIO_PDOR_REG	.\bsp\cpu\headers\MK60DZ10.h	11208;"	d
GPIO_PIN	.\app\main.c	18;"	d	file:
GPIO_PIN_MASK	.\app\main.c	17;"	d	file:
GPIO_PSOR_PTSO	.\bsp\cpu\headers\MK60DZ10.h	11236;"	d
GPIO_PSOR_PTSO_MASK	.\bsp\cpu\headers\MK60DZ10.h	11234;"	d
GPIO_PSOR_PTSO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11235;"	d
GPIO_PSOR_REG	.\bsp\cpu\headers\MK60DZ10.h	11209;"	d
GPIO_PTOR_PTTO	.\bsp\cpu\headers\MK60DZ10.h	11244;"	d
GPIO_PTOR_PTTO_MASK	.\bsp\cpu\headers\MK60DZ10.h	11242;"	d
GPIO_PTOR_PTTO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11243;"	d
GPIO_PTOR_REG	.\bsp\cpu\headers\MK60DZ10.h	11211;"	d
GPOLY	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t GPOLY;                                  \/**< CRC Polynomial Register, offset: 0x4 *\/$/;"	m	union:CRC_MemMap::__anon12
GPOLYH	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t GPOLYH;                                 \/**< CRC_GPOLYH register., offset: 0x6 *\/$/;"	m	struct:CRC_MemMap::__anon12::__anon13
GPOLYHL	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t GPOLYHL;                                 \/**< CRC_GPOLYHL register., offset: 0x6 *\/$/;"	m	struct:CRC_MemMap::__anon12::__anon14
GPOLYHU	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t GPOLYHU;                                 \/**< CRC_GPOLYHU register., offset: 0x7 *\/$/;"	m	struct:CRC_MemMap::__anon12::__anon14
GPOLYL	.\bsp\cpu\headers\MK60DZ10.h	/^      uint16_t GPOLYL;                                 \/**< CRC_GPOLYL register., offset: 0x4 *\/$/;"	m	struct:CRC_MemMap::__anon12::__anon13
GPOLYLL	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t GPOLYLL;                                 \/**< CRC_GPOLYLL register., offset: 0x4 *\/$/;"	m	struct:CRC_MemMap::__anon12::__anon14
GPOLYLU	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t GPOLYLU;                                 \/**< CRC_GPOLYLU register., offset: 0x5 *\/$/;"	m	struct:CRC_MemMap::__anon12::__anon14
GPOLY_ACCESS16BIT	.\bsp\cpu\headers\MK60DZ10.h	/^    } GPOLY_ACCESS16BIT;$/;"	m	union:CRC_MemMap::__anon12	typeref:struct:CRC_MemMap::__anon12::__anon13
GPOLY_ACCESS8BIT	.\bsp\cpu\headers\MK60DZ10.h	/^    } GPOLY_ACCESS8BIT;$/;"	m	union:CRC_MemMap::__anon12	typeref:struct:CRC_MemMap::__anon12::__anon14
HELPFORMAT	.\bsp\common\uif.c	/^static const char HELPFORMAT[] = $/;"	v	file:
HELPMSG	.\bsp\common\uif.c	/^const char HELPMSG[] =$/;"	v
HFSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t HFSR;                                   \/**< HardFault Status register, offset: 0xD2C *\/$/;"	m	struct:SCB_MemMap
HOSTVER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t HOSTVER;                                \/**< Host Controller Version, offset: 0xFC *\/$/;"	m	struct:SDHC_MemMap
HRS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t HRS;                                    \/**< Hardware Request Status Register, offset: 0x34 *\/$/;"	m	struct:DMA_MemMap
HTCAPBLT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t HTCAPBLT;                               \/**< Host Controller Capabilities, offset: 0x40 *\/$/;"	m	struct:SDHC_MemMap
HW_FLOW_CONTROL	.\bsp\platforms\k60_tower.h	47;"	d
HW_FLOW_CONTROL	.\bsp\platforms\k60_tower.h	51;"	d
HeadPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_DATA        *HeadPtr;$/;"	m	struct:os_pend_list
HeadPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *HeadPtr;                           \/* Pointer to task that will run at selected priority     *\/$/;"	m	struct:os_rdy_list
I2C0_A1	.\bsp\cpu\headers\MK60DZ10.h	7993;"	d
I2C0_A2	.\bsp\cpu\headers\MK60DZ10.h	8002;"	d
I2C0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	7977;"	d
I2C0_C1	.\bsp\cpu\headers\MK60DZ10.h	7995;"	d
I2C0_C2	.\bsp\cpu\headers\MK60DZ10.h	7998;"	d
I2C0_D	.\bsp\cpu\headers\MK60DZ10.h	7997;"	d
I2C0_F	.\bsp\cpu\headers\MK60DZ10.h	7994;"	d
I2C0_FLT	.\bsp\cpu\headers\MK60DZ10.h	7999;"	d
I2C0_RA	.\bsp\cpu\headers\MK60DZ10.h	8000;"	d
I2C0_S	.\bsp\cpu\headers\MK60DZ10.h	7996;"	d
I2C0_SLTH	.\bsp\cpu\headers\MK60DZ10.h	8003;"	d
I2C0_SLTL	.\bsp\cpu\headers\MK60DZ10.h	8004;"	d
I2C0_SMB	.\bsp\cpu\headers\MK60DZ10.h	8001;"	d
I2C1_A1	.\bsp\cpu\headers\MK60DZ10.h	8006;"	d
I2C1_A2	.\bsp\cpu\headers\MK60DZ10.h	8015;"	d
I2C1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	7979;"	d
I2C1_C1	.\bsp\cpu\headers\MK60DZ10.h	8008;"	d
I2C1_C2	.\bsp\cpu\headers\MK60DZ10.h	8011;"	d
I2C1_D	.\bsp\cpu\headers\MK60DZ10.h	8010;"	d
I2C1_F	.\bsp\cpu\headers\MK60DZ10.h	8007;"	d
I2C1_FLT	.\bsp\cpu\headers\MK60DZ10.h	8012;"	d
I2C1_RA	.\bsp\cpu\headers\MK60DZ10.h	8013;"	d
I2C1_S	.\bsp\cpu\headers\MK60DZ10.h	8009;"	d
I2C1_SLTH	.\bsp\cpu\headers\MK60DZ10.h	8016;"	d
I2C1_SLTL	.\bsp\cpu\headers\MK60DZ10.h	8017;"	d
I2C1_SMB	.\bsp\cpu\headers\MK60DZ10.h	8014;"	d
I2C_A1_AD	.\bsp\cpu\headers\MK60DZ10.h	7872;"	d
I2C_A1_AD_MASK	.\bsp\cpu\headers\MK60DZ10.h	7870;"	d
I2C_A1_AD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7871;"	d
I2C_A1_REG	.\bsp\cpu\headers\MK60DZ10.h	7842;"	d
I2C_A2_REG	.\bsp\cpu\headers\MK60DZ10.h	7851;"	d
I2C_A2_SAD	.\bsp\cpu\headers\MK60DZ10.h	7960;"	d
I2C_A2_SAD_MASK	.\bsp\cpu\headers\MK60DZ10.h	7958;"	d
I2C_A2_SAD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7959;"	d
I2C_C1_DMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7881;"	d
I2C_C1_DMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7882;"	d
I2C_C1_IICEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7895;"	d
I2C_C1_IICEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7896;"	d
I2C_C1_IICIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7893;"	d
I2C_C1_IICIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7894;"	d
I2C_C1_MST_MASK	.\bsp\cpu\headers\MK60DZ10.h	7891;"	d
I2C_C1_MST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7892;"	d
I2C_C1_REG	.\bsp\cpu\headers\MK60DZ10.h	7844;"	d
I2C_C1_RSTA_MASK	.\bsp\cpu\headers\MK60DZ10.h	7885;"	d
I2C_C1_RSTA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7886;"	d
I2C_C1_TXAK_MASK	.\bsp\cpu\headers\MK60DZ10.h	7887;"	d
I2C_C1_TXAK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7888;"	d
I2C_C1_TX_MASK	.\bsp\cpu\headers\MK60DZ10.h	7889;"	d
I2C_C1_TX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7890;"	d
I2C_C1_WUEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7883;"	d
I2C_C1_WUEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7884;"	d
I2C_C2_AD	.\bsp\cpu\headers\MK60DZ10.h	7921;"	d
I2C_C2_ADEXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7928;"	d
I2C_C2_ADEXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7929;"	d
I2C_C2_AD_MASK	.\bsp\cpu\headers\MK60DZ10.h	7919;"	d
I2C_C2_AD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7920;"	d
I2C_C2_GCAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7930;"	d
I2C_C2_GCAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7931;"	d
I2C_C2_HDRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7926;"	d
I2C_C2_HDRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7927;"	d
I2C_C2_REG	.\bsp\cpu\headers\MK60DZ10.h	7847;"	d
I2C_C2_RMEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7922;"	d
I2C_C2_RMEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7923;"	d
I2C_C2_SBRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7924;"	d
I2C_C2_SBRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7925;"	d
I2C_D_DATA	.\bsp\cpu\headers\MK60DZ10.h	7917;"	d
I2C_D_DATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	7915;"	d
I2C_D_DATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7916;"	d
I2C_D_REG	.\bsp\cpu\headers\MK60DZ10.h	7846;"	d
I2C_FLT_FLT	.\bsp\cpu\headers\MK60DZ10.h	7935;"	d
I2C_FLT_FLT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7933;"	d
I2C_FLT_FLT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7934;"	d
I2C_FLT_REG	.\bsp\cpu\headers\MK60DZ10.h	7848;"	d
I2C_F_ICR	.\bsp\cpu\headers\MK60DZ10.h	7876;"	d
I2C_F_ICR_MASK	.\bsp\cpu\headers\MK60DZ10.h	7874;"	d
I2C_F_ICR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7875;"	d
I2C_F_MULT	.\bsp\cpu\headers\MK60DZ10.h	7879;"	d
I2C_F_MULT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7877;"	d
I2C_F_MULT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7878;"	d
I2C_F_REG	.\bsp\cpu\headers\MK60DZ10.h	7843;"	d
I2C_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct I2C_MemMap {$/;"	s
I2C_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_RA_RAD	.\bsp\cpu\headers\MK60DZ10.h	7939;"	d
I2C_RA_RAD_MASK	.\bsp\cpu\headers\MK60DZ10.h	7937;"	d
I2C_RA_RAD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7938;"	d
I2C_RA_REG	.\bsp\cpu\headers\MK60DZ10.h	7849;"	d
I2C_SLTH_REG	.\bsp\cpu\headers\MK60DZ10.h	7852;"	d
I2C_SLTH_SSLT	.\bsp\cpu\headers\MK60DZ10.h	7964;"	d
I2C_SLTH_SSLT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7962;"	d
I2C_SLTH_SSLT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7963;"	d
I2C_SLTL_REG	.\bsp\cpu\headers\MK60DZ10.h	7853;"	d
I2C_SLTL_SSLT	.\bsp\cpu\headers\MK60DZ10.h	7968;"	d
I2C_SLTL_SSLT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7966;"	d
I2C_SLTL_SSLT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7967;"	d
I2C_SMB_ALERTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7953;"	d
I2C_SMB_ALERTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7954;"	d
I2C_SMB_FACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	7955;"	d
I2C_SMB_FACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7956;"	d
I2C_SMB_REG	.\bsp\cpu\headers\MK60DZ10.h	7850;"	d
I2C_SMB_SHTF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	7945;"	d
I2C_SMB_SHTF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7946;"	d
I2C_SMB_SHTF2IE_MASK	.\bsp\cpu\headers\MK60DZ10.h	7941;"	d
I2C_SMB_SHTF2IE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7942;"	d
I2C_SMB_SHTF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	7943;"	d
I2C_SMB_SHTF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7944;"	d
I2C_SMB_SIICAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7951;"	d
I2C_SMB_SIICAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7952;"	d
I2C_SMB_SLTF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7947;"	d
I2C_SMB_SLTF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7948;"	d
I2C_SMB_TCKSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7949;"	d
I2C_SMB_TCKSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7950;"	d
I2C_S_ARBL_MASK	.\bsp\cpu\headers\MK60DZ10.h	7906;"	d
I2C_S_ARBL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7907;"	d
I2C_S_BUSY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7908;"	d
I2C_S_BUSY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7909;"	d
I2C_S_IAAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7910;"	d
I2C_S_IAAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7911;"	d
I2C_S_IICIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7900;"	d
I2C_S_IICIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7901;"	d
I2C_S_RAM_MASK	.\bsp\cpu\headers\MK60DZ10.h	7904;"	d
I2C_S_RAM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7905;"	d
I2C_S_REG	.\bsp\cpu\headers\MK60DZ10.h	7845;"	d
I2C_S_RXAK_MASK	.\bsp\cpu\headers\MK60DZ10.h	7898;"	d
I2C_S_RXAK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7899;"	d
I2C_S_SRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	7902;"	d
I2C_S_SRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7903;"	d
I2C_S_TCF_MASK	.\bsp\cpu\headers\MK60DZ10.h	7912;"	d
I2C_S_TCF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7913;"	d
I2S0_ACADD	.\bsp\cpu\headers\MK60DZ10.h	8425;"	d
I2S0_ACCDIS	.\bsp\cpu\headers\MK60DZ10.h	8432;"	d
I2S0_ACCEN	.\bsp\cpu\headers\MK60DZ10.h	8431;"	d
I2S0_ACCST	.\bsp\cpu\headers\MK60DZ10.h	8430;"	d
I2S0_ACDAT	.\bsp\cpu\headers\MK60DZ10.h	8426;"	d
I2S0_ACNT	.\bsp\cpu\headers\MK60DZ10.h	8424;"	d
I2S0_ATAG	.\bsp\cpu\headers\MK60DZ10.h	8427;"	d
I2S0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	8398;"	d
I2S0_CR	.\bsp\cpu\headers\MK60DZ10.h	8416;"	d
I2S0_FCSR	.\bsp\cpu\headers\MK60DZ10.h	8423;"	d
I2S0_IER	.\bsp\cpu\headers\MK60DZ10.h	8418;"	d
I2S0_ISR	.\bsp\cpu\headers\MK60DZ10.h	8417;"	d
I2S0_RCCR	.\bsp\cpu\headers\MK60DZ10.h	8422;"	d
I2S0_RCR	.\bsp\cpu\headers\MK60DZ10.h	8420;"	d
I2S0_RMSK	.\bsp\cpu\headers\MK60DZ10.h	8429;"	d
I2S0_RX0	.\bsp\cpu\headers\MK60DZ10.h	8414;"	d
I2S0_RX1	.\bsp\cpu\headers\MK60DZ10.h	8415;"	d
I2S0_TCCR	.\bsp\cpu\headers\MK60DZ10.h	8421;"	d
I2S0_TCR	.\bsp\cpu\headers\MK60DZ10.h	8419;"	d
I2S0_TMSK	.\bsp\cpu\headers\MK60DZ10.h	8428;"	d
I2S0_TX0	.\bsp\cpu\headers\MK60DZ10.h	8412;"	d
I2S0_TX1	.\bsp\cpu\headers\MK60DZ10.h	8413;"	d
I2S_ACADD_ACADD	.\bsp\cpu\headers\MK60DZ10.h	8361;"	d
I2S_ACADD_ACADD_MASK	.\bsp\cpu\headers\MK60DZ10.h	8359;"	d
I2S_ACADD_ACADD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8360;"	d
I2S_ACADD_REG	.\bsp\cpu\headers\MK60DZ10.h	8088;"	d
I2S_ACCDIS_ACCDIS	.\bsp\cpu\headers\MK60DZ10.h	8389;"	d
I2S_ACCDIS_ACCDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8387;"	d
I2S_ACCDIS_ACCDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8388;"	d
I2S_ACCDIS_REG	.\bsp\cpu\headers\MK60DZ10.h	8095;"	d
I2S_ACCEN_ACCEN	.\bsp\cpu\headers\MK60DZ10.h	8385;"	d
I2S_ACCEN_ACCEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8383;"	d
I2S_ACCEN_ACCEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8384;"	d
I2S_ACCEN_REG	.\bsp\cpu\headers\MK60DZ10.h	8094;"	d
I2S_ACCST_ACCST	.\bsp\cpu\headers\MK60DZ10.h	8381;"	d
I2S_ACCST_ACCST_MASK	.\bsp\cpu\headers\MK60DZ10.h	8379;"	d
I2S_ACCST_ACCST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8380;"	d
I2S_ACCST_REG	.\bsp\cpu\headers\MK60DZ10.h	8093;"	d
I2S_ACDAT_ACDAT	.\bsp\cpu\headers\MK60DZ10.h	8365;"	d
I2S_ACDAT_ACDAT_MASK	.\bsp\cpu\headers\MK60DZ10.h	8363;"	d
I2S_ACDAT_ACDAT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8364;"	d
I2S_ACDAT_REG	.\bsp\cpu\headers\MK60DZ10.h	8089;"	d
I2S_ACNT_AC97EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8345;"	d
I2S_ACNT_AC97EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8346;"	d
I2S_ACNT_FRDIV	.\bsp\cpu\headers\MK60DZ10.h	8357;"	d
I2S_ACNT_FRDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	8355;"	d
I2S_ACNT_FRDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8356;"	d
I2S_ACNT_FV_MASK	.\bsp\cpu\headers\MK60DZ10.h	8347;"	d
I2S_ACNT_FV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8348;"	d
I2S_ACNT_RD_MASK	.\bsp\cpu\headers\MK60DZ10.h	8351;"	d
I2S_ACNT_RD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8352;"	d
I2S_ACNT_REG	.\bsp\cpu\headers\MK60DZ10.h	8087;"	d
I2S_ACNT_TIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	8349;"	d
I2S_ACNT_TIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8350;"	d
I2S_ACNT_WR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8353;"	d
I2S_ACNT_WR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8354;"	d
I2S_ATAG_ATAG	.\bsp\cpu\headers\MK60DZ10.h	8369;"	d
I2S_ATAG_ATAG_MASK	.\bsp\cpu\headers\MK60DZ10.h	8367;"	d
I2S_ATAG_ATAG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8368;"	d
I2S_ATAG_REG	.\bsp\cpu\headers\MK60DZ10.h	8090;"	d
I2S_CR_CLKIST_MASK	.\bsp\cpu\headers\MK60DZ10.h	8145;"	d
I2S_CR_CLKIST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8146;"	d
I2S_CR_I2SEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8128;"	d
I2S_CR_I2SEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8129;"	d
I2S_CR_I2SMODE	.\bsp\cpu\headers\MK60DZ10.h	8140;"	d
I2S_CR_I2SMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8138;"	d
I2S_CR_I2SMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8139;"	d
I2S_CR_NET_MASK	.\bsp\cpu\headers\MK60DZ10.h	8134;"	d
I2S_CR_NET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8135;"	d
I2S_CR_REG	.\bsp\cpu\headers\MK60DZ10.h	8079;"	d
I2S_CR_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8132;"	d
I2S_CR_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8133;"	d
I2S_CR_RFRCLKDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8149;"	d
I2S_CR_RFRCLKDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8150;"	d
I2S_CR_SSIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15595;"	d
I2S_CR_SSIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15596;"	d
I2S_CR_SYNCTXFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8151;"	d
I2S_CR_SYNCTXFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8152;"	d
I2S_CR_SYN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8136;"	d
I2S_CR_SYN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8137;"	d
I2S_CR_SYSCLKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8141;"	d
I2S_CR_SYSCLKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8142;"	d
I2S_CR_TCHEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8143;"	d
I2S_CR_TCHEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8144;"	d
I2S_CR_TE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8130;"	d
I2S_CR_TE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8131;"	d
I2S_CR_TFRCLKDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8147;"	d
I2S_CR_TFRCLKDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8148;"	d
I2S_FCSR_REG	.\bsp\cpu\headers\MK60DZ10.h	8086;"	d
I2S_FCSR_RFCNT0	.\bsp\cpu\headers\MK60DZ10.h	8331;"	d
I2S_FCSR_RFCNT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8329;"	d
I2S_FCSR_RFCNT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8330;"	d
I2S_FCSR_RFCNT1	.\bsp\cpu\headers\MK60DZ10.h	8343;"	d
I2S_FCSR_RFCNT1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8341;"	d
I2S_FCSR_RFCNT1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8342;"	d
I2S_FCSR_RFWM0	.\bsp\cpu\headers\MK60DZ10.h	8325;"	d
I2S_FCSR_RFWM0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8323;"	d
I2S_FCSR_RFWM0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8324;"	d
I2S_FCSR_RFWM1	.\bsp\cpu\headers\MK60DZ10.h	8337;"	d
I2S_FCSR_RFWM1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8335;"	d
I2S_FCSR_RFWM1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8336;"	d
I2S_FCSR_TFCNT0	.\bsp\cpu\headers\MK60DZ10.h	8328;"	d
I2S_FCSR_TFCNT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8326;"	d
I2S_FCSR_TFCNT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8327;"	d
I2S_FCSR_TFCNT1	.\bsp\cpu\headers\MK60DZ10.h	8340;"	d
I2S_FCSR_TFCNT1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8338;"	d
I2S_FCSR_TFCNT1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8339;"	d
I2S_FCSR_TFWM0	.\bsp\cpu\headers\MK60DZ10.h	8322;"	d
I2S_FCSR_TFWM0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8320;"	d
I2S_FCSR_TFWM0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8321;"	d
I2S_FCSR_TFWM1	.\bsp\cpu\headers\MK60DZ10.h	8334;"	d
I2S_FCSR_TFWM1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8332;"	d
I2S_FCSR_TFWM1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8333;"	d
I2S_IER_CMDAUEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8233;"	d
I2S_IER_CMDAUEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8234;"	d
I2S_IER_CMDDUEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8231;"	d
I2S_IER_CMDDUEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8232;"	d
I2S_IER_RDMAE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8241;"	d
I2S_IER_RDMAE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8242;"	d
I2S_IER_RDR0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8225;"	d
I2S_IER_RDR0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8226;"	d
I2S_IER_RDR1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8227;"	d
I2S_IER_RDR1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8228;"	d
I2S_IER_REG	.\bsp\cpu\headers\MK60DZ10.h	8081;"	d
I2S_IER_RFF0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8201;"	d
I2S_IER_RFF0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8202;"	d
I2S_IER_RFF1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8203;"	d
I2S_IER_RFF1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8204;"	d
I2S_IER_RFRC_EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8245;"	d
I2S_IER_RFRC_EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8246;"	d
I2S_IER_RFSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8209;"	d
I2S_IER_RFSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8210;"	d
I2S_IER_RIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8239;"	d
I2S_IER_RIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8240;"	d
I2S_IER_RLSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8205;"	d
I2S_IER_RLSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8206;"	d
I2S_IER_ROE0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8217;"	d
I2S_IER_ROE0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8218;"	d
I2S_IER_ROE1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8219;"	d
I2S_IER_ROE1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8220;"	d
I2S_IER_RXTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8229;"	d
I2S_IER_RXTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8230;"	d
I2S_IER_TDE0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8221;"	d
I2S_IER_TDE0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8222;"	d
I2S_IER_TDE1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8223;"	d
I2S_IER_TDE1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8224;"	d
I2S_IER_TDMAE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8237;"	d
I2S_IER_TDMAE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8238;"	d
I2S_IER_TFE0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8197;"	d
I2S_IER_TFE0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8198;"	d
I2S_IER_TFE1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8199;"	d
I2S_IER_TFE1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8200;"	d
I2S_IER_TFRC_EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8243;"	d
I2S_IER_TFRC_EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8244;"	d
I2S_IER_TFSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8211;"	d
I2S_IER_TFSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8212;"	d
I2S_IER_TIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8235;"	d
I2S_IER_TIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8236;"	d
I2S_IER_TLSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8207;"	d
I2S_IER_TLSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8208;"	d
I2S_IER_TUE0EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8213;"	d
I2S_IER_TUE0EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8214;"	d
I2S_IER_TUE1EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8215;"	d
I2S_IER_TUE1EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8216;"	d
I2S_ISR_CMDAU_MASK	.\bsp\cpu\headers\MK60DZ10.h	8190;"	d
I2S_ISR_CMDAU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8191;"	d
I2S_ISR_CMDDU_MASK	.\bsp\cpu\headers\MK60DZ10.h	8188;"	d
I2S_ISR_CMDDU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8189;"	d
I2S_ISR_RDR0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8182;"	d
I2S_ISR_RDR0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8183;"	d
I2S_ISR_RDR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8184;"	d
I2S_ISR_RDR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8185;"	d
I2S_ISR_REG	.\bsp\cpu\headers\MK60DZ10.h	8080;"	d
I2S_ISR_RFF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8158;"	d
I2S_ISR_RFF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8159;"	d
I2S_ISR_RFF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8160;"	d
I2S_ISR_RFF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8161;"	d
I2S_ISR_RFRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	8194;"	d
I2S_ISR_RFRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8195;"	d
I2S_ISR_RFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8166;"	d
I2S_ISR_RFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8167;"	d
I2S_ISR_RLS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8162;"	d
I2S_ISR_RLS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8163;"	d
I2S_ISR_ROE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8174;"	d
I2S_ISR_ROE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8175;"	d
I2S_ISR_ROE1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8176;"	d
I2S_ISR_ROE1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8177;"	d
I2S_ISR_RXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	8186;"	d
I2S_ISR_RXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8187;"	d
I2S_ISR_TDE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8178;"	d
I2S_ISR_TDE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8179;"	d
I2S_ISR_TDE1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8180;"	d
I2S_ISR_TDE1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8181;"	d
I2S_ISR_TFE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8154;"	d
I2S_ISR_TFE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8155;"	d
I2S_ISR_TFE1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8156;"	d
I2S_ISR_TFE1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8157;"	d
I2S_ISR_TFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8168;"	d
I2S_ISR_TFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8169;"	d
I2S_ISR_TLS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8164;"	d
I2S_ISR_TLS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8165;"	d
I2S_ISR_TRFC_MASK	.\bsp\cpu\headers\MK60DZ10.h	8192;"	d
I2S_ISR_TRFC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8193;"	d
I2S_ISR_TUE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8170;"	d
I2S_ISR_TUE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8171;"	d
I2S_ISR_TUE1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8172;"	d
I2S_ISR_TUE1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8173;"	d
I2S_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct I2S_MemMap {$/;"	s
I2S_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *I2S_MemMapPtr;$/;"	t
I2S_RCCR_DC	.\bsp\cpu\headers\MK60DZ10.h	8311;"	d
I2S_RCCR_DC_MASK	.\bsp\cpu\headers\MK60DZ10.h	8309;"	d
I2S_RCCR_DC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8310;"	d
I2S_RCCR_DIV2_MASK	.\bsp\cpu\headers\MK60DZ10.h	8317;"	d
I2S_RCCR_DIV2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8318;"	d
I2S_RCCR_PM	.\bsp\cpu\headers\MK60DZ10.h	8308;"	d
I2S_RCCR_PM_MASK	.\bsp\cpu\headers\MK60DZ10.h	8306;"	d
I2S_RCCR_PM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8307;"	d
I2S_RCCR_PSR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8315;"	d
I2S_RCCR_PSR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8316;"	d
I2S_RCCR_REG	.\bsp\cpu\headers\MK60DZ10.h	8085;"	d
I2S_RCCR_WL	.\bsp\cpu\headers\MK60DZ10.h	8314;"	d
I2S_RCCR_WL_MASK	.\bsp\cpu\headers\MK60DZ10.h	8312;"	d
I2S_RCCR_WL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8313;"	d
I2S_RCR_REFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8269;"	d
I2S_RCR_REFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8270;"	d
I2S_RCR_REG	.\bsp\cpu\headers\MK60DZ10.h	8083;"	d
I2S_RCR_RFDIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8281;"	d
I2S_RCR_RFDIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8282;"	d
I2S_RCR_RFEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8283;"	d
I2S_RCR_RFEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8284;"	d
I2S_RCR_RFEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8285;"	d
I2S_RCR_RFEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8286;"	d
I2S_RCR_RFSI_MASK	.\bsp\cpu\headers\MK60DZ10.h	8273;"	d
I2S_RCR_RFSI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8274;"	d
I2S_RCR_RFSL_MASK	.\bsp\cpu\headers\MK60DZ10.h	8271;"	d
I2S_RCR_RFSL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8272;"	d
I2S_RCR_RSCKP_MASK	.\bsp\cpu\headers\MK60DZ10.h	8275;"	d
I2S_RCR_RSCKP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8276;"	d
I2S_RCR_RSHFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	8277;"	d
I2S_RCR_RSHFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8278;"	d
I2S_RCR_RXBIT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8287;"	d
I2S_RCR_RXBIT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8288;"	d
I2S_RCR_RXDIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8279;"	d
I2S_RCR_RXDIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8280;"	d
I2S_RCR_RXEXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	8289;"	d
I2S_RCR_RXEXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8290;"	d
I2S_RMSK_REG	.\bsp\cpu\headers\MK60DZ10.h	8092;"	d
I2S_RMSK_RMSK	.\bsp\cpu\headers\MK60DZ10.h	8377;"	d
I2S_RMSK_RMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	8375;"	d
I2S_RMSK_RMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8376;"	d
I2S_RX0_REG	.\bsp\cpu\headers\MK60DZ10.h	8077;"	d
I2S_RX0_RX0	.\bsp\cpu\headers\MK60DZ10.h	8122;"	d
I2S_RX0_RX0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8120;"	d
I2S_RX0_RX0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8121;"	d
I2S_RX1_REG	.\bsp\cpu\headers\MK60DZ10.h	8078;"	d
I2S_RX1_RX1	.\bsp\cpu\headers\MK60DZ10.h	8126;"	d
I2S_RX1_RX1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8124;"	d
I2S_RX1_RX1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8125;"	d
I2S_TCCR_DC	.\bsp\cpu\headers\MK60DZ10.h	8297;"	d
I2S_TCCR_DC_MASK	.\bsp\cpu\headers\MK60DZ10.h	8295;"	d
I2S_TCCR_DC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8296;"	d
I2S_TCCR_DIV2_MASK	.\bsp\cpu\headers\MK60DZ10.h	8303;"	d
I2S_TCCR_DIV2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8304;"	d
I2S_TCCR_PM	.\bsp\cpu\headers\MK60DZ10.h	8294;"	d
I2S_TCCR_PM_MASK	.\bsp\cpu\headers\MK60DZ10.h	8292;"	d
I2S_TCCR_PM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8293;"	d
I2S_TCCR_PSR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8301;"	d
I2S_TCCR_PSR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8302;"	d
I2S_TCCR_REG	.\bsp\cpu\headers\MK60DZ10.h	8084;"	d
I2S_TCCR_WL	.\bsp\cpu\headers\MK60DZ10.h	8300;"	d
I2S_TCCR_WL_MASK	.\bsp\cpu\headers\MK60DZ10.h	8298;"	d
I2S_TCCR_WL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8299;"	d
I2S_TCR_REG	.\bsp\cpu\headers\MK60DZ10.h	8082;"	d
I2S_TCR_TEFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8248;"	d
I2S_TCR_TEFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8249;"	d
I2S_TCR_TFDIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8260;"	d
I2S_TCR_TFDIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8261;"	d
I2S_TCR_TFEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8262;"	d
I2S_TCR_TFEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8263;"	d
I2S_TCR_TFEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8264;"	d
I2S_TCR_TFEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8265;"	d
I2S_TCR_TFSI_MASK	.\bsp\cpu\headers\MK60DZ10.h	8252;"	d
I2S_TCR_TFSI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8253;"	d
I2S_TCR_TFSL_MASK	.\bsp\cpu\headers\MK60DZ10.h	8250;"	d
I2S_TCR_TFSL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8251;"	d
I2S_TCR_TSCKP_MASK	.\bsp\cpu\headers\MK60DZ10.h	8254;"	d
I2S_TCR_TSCKP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8255;"	d
I2S_TCR_TSHFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	8256;"	d
I2S_TCR_TSHFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8257;"	d
I2S_TCR_TXBIT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8266;"	d
I2S_TCR_TXBIT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8267;"	d
I2S_TCR_TXDIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8258;"	d
I2S_TCR_TXDIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8259;"	d
I2S_TMSK_REG	.\bsp\cpu\headers\MK60DZ10.h	8091;"	d
I2S_TMSK_TMSK	.\bsp\cpu\headers\MK60DZ10.h	8373;"	d
I2S_TMSK_TMSK_MASK	.\bsp\cpu\headers\MK60DZ10.h	8371;"	d
I2S_TMSK_TMSK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8372;"	d
I2S_TX0_REG	.\bsp\cpu\headers\MK60DZ10.h	8075;"	d
I2S_TX0_TX0	.\bsp\cpu\headers\MK60DZ10.h	8114;"	d
I2S_TX0_TX0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8112;"	d
I2S_TX0_TX0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8113;"	d
I2S_TX1_REG	.\bsp\cpu\headers\MK60DZ10.h	8076;"	d
I2S_TX1_TX1	.\bsp\cpu\headers\MK60DZ10.h	8118;"	d
I2S_TX1_TX1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8116;"	d
I2S_TX1_TX1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8117;"	d
IABR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IABR[4];                                \/**< Interrupt Active bit Register n, array offset: 0x200, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
IALR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IALR;                                   \/**< Descriptor Individual Lower Address Register, offset: 0x11C *\/$/;"	m	struct:ENET_MemMap
IAUR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IAUR;                                   \/**< Descriptor Individual Upper Address Register, offset: 0x118 *\/$/;"	m	struct:ENET_MemMap
ICER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ICER[4];                                \/**< Interrupt Clear Enable Register n, array offset: 0x80, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ICPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ICPR[4];                                \/**< Interrupt Clear Pending Register n, array offset: 0x180, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ICSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap
ID	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t ID;                                     \/**< Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::__anon8
IDCOMP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t IDCOMP;                                  \/**< Peripheral ID Complement Register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap
IDLY	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IDLY;                                   \/**< Interrupt Delay Register, offset: 0xC *\/$/;"	m	struct:PDB_MemMap
IDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IDR;                                    \/**< ID Register, offset: 0x1E4 *\/$/;"	m	struct:ETM_MemMap
IDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IDR2;                                   \/**< ETM ID Register 2, offset: 0x208 *\/$/;"	m	struct:ETM_MemMap
IE7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t IE7816;                                  \/**< UART 7816 Interrupt Enable Register, offset: 0x19 *\/$/;"	m	struct:UART_MemMap
IEEE_R_ALIGN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_R_ALIGN;                           \/**< Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4 *\/$/;"	m	struct:ENET_MemMap
IEEE_R_CRC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_R_CRC;                             \/**< Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0 *\/$/;"	m	struct:ENET_MemMap
IEEE_R_FDXFC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_R_FDXFC;                           \/**< Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC *\/$/;"	m	struct:ENET_MemMap
IEEE_R_MACERR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_R_MACERR;                          \/**< Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8 *\/$/;"	m	struct:ENET_MemMap
IEEE_R_OCTETS_OK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_R_OCTETS_OK;                       \/**< Octet count for Frames Rcvd w\/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)., offset: 0x2E0 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_1COL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_1COL;                            \/**< Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_CSERR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_CSERR;                           \/**< Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_DEF	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_DEF;                             \/**< Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_DROP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_DROP;                            \/**< Count of frames not counted correctly (IEEE_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x248 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_EXCOL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_EXCOL;                           \/**< Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_FDXFC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_FDXFC;                           \/**< Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_FRAME_OK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_FRAME_OK;                        \/**< Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C *\/$/;"	m	struct:ENET_MemMap
IEEE_T_LCOL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_LCOL;                            \/**< Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C *\/$/;"	m	struct:ENET_MemMap
IEEE_T_MACERR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_MACERR;                          \/**< Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_MCOL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_MCOL;                            \/**< Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_OCTETS_OK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_OCTETS_OK;                       \/**< Octet count for Frames Transmitted w\/o Error (IEEE_T_OCTETS_OK). NOTE: Counts total octets (includes header and FCS fields)., offset: 0x274 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_SQE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IEEE_T_SQE;                             \/**< Frames Transmitted with SQE Error (IEEE_T_SQE). NOTE: Counter not implemented (read 0 always) as no SQE information is available., offset: 0x26C *\/$/;"	m	struct:ENET_MemMap
IER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IER;                                    \/**< I2S Interrupt Enable Register, offset: 0x18 *\/$/;"	m	struct:I2S_MemMap
IER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap
IFLAG1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IFLAG1;                                 \/**< Interrupt Flags 1 Register, offset: 0x30 *\/$/;"	m	struct:CAN_MemMap
IFLAG2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IFLAG2;                                 \/**< Interrupt Flags 2 Register, offset: 0x2C *\/$/;"	m	struct:CAN_MemMap
IMASK1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IMASK1;                                 \/**< Interrupt Masks 1 Register, offset: 0x28 *\/$/;"	m	struct:CAN_MemMap
IMASK2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IMASK2;                                 \/**< Interrupt Masks 2 Register, offset: 0x24 *\/$/;"	m	struct:CAN_MemMap
INCLUDES_MODULES_PRESENT	.\app\includes.h	42;"	d
INT	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t INT;                                    \/**< DAC Interval n Register, array offset: 0x154, array step: 0x8 *\/$/;"	m	struct:PDB_MemMap::__anon31
INT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t INT;                                    \/**< Interrupt Request Register, offset: 0x24 *\/$/;"	m	struct:DMA_MemMap
INTC	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t INTC;                                   \/**< DAC Interval Trigger n Control Register, array offset: 0x150, array step: 0x8 *\/$/;"	m	struct:PDB_MemMap::__anon31
INTEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t INTEN;                                   \/**< Interrupt Enable Register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap
INTERNAL_LOOPBACK	.\bsp\drivers\enet\enet.h	/^        INTERNAL_LOOPBACK,$/;"	e	enum:__anon41
INT_ADC0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_ADC0                     = 73,               \/**< ADC0 interrupt *\/$/;"	e	enum:__anon6
INT_ADC1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_ADC1                     = 74,               \/**< ADC1 interrupt *\/$/;"	e	enum:__anon6
INT_Bus_Fault	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Bus_Fault                = 5,                \/**< Bus fault exception *\/$/;"	e	enum:__anon6
INT_CAN0_Bus_Off	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN0_Bus_Off             = 46,               \/**< CAN0 Bus Off Interrupt *\/$/;"	e	enum:__anon6
INT_CAN0_Error	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN0_Error               = 47,               \/**< CAN0 Error Interrupt *\/$/;"	e	enum:__anon6
INT_CAN0_ORed_Message_buffer	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN0_ORed_Message_buffer = 45,               \/**< CAN0 OR'd Message Buffers Interrupt *\/$/;"	e	enum:__anon6
INT_CAN0_Rx_Warning	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN0_Rx_Warning          = 49,               \/**< CAN0 Rx Warning Interrupt *\/$/;"	e	enum:__anon6
INT_CAN0_Tx_Warning	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN0_Tx_Warning          = 48,               \/**< CAN0 Tx Warning Interrupt *\/$/;"	e	enum:__anon6
INT_CAN0_Wake_Up	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN0_Wake_Up             = 50,               \/**< CAN0 Wake Up Interrupt *\/$/;"	e	enum:__anon6
INT_CAN1_Bus_Off	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN1_Bus_Off             = 54,               \/**< CAN1 Bus Off Interrupt *\/$/;"	e	enum:__anon6
INT_CAN1_Error	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN1_Error               = 55,               \/**< CAN1 Error Interrupt *\/$/;"	e	enum:__anon6
INT_CAN1_ORed_Message_buffer	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN1_ORed_Message_buffer = 53,               \/**< CAN1 OR'd Message Buffers Interrupt *\/$/;"	e	enum:__anon6
INT_CAN1_Rx_Warning	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN1_Rx_Warning          = 57,               \/**< CAN1 Rx Warning Interrupt *\/$/;"	e	enum:__anon6
INT_CAN1_Tx_Warning	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN1_Tx_Warning          = 56,               \/**< CAN1 Tx Warning Interrupt *\/$/;"	e	enum:__anon6
INT_CAN1_Wake_Up	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CAN1_Wake_Up             = 58,               \/**< CAN1 Wake Up Interrupt *\/$/;"	e	enum:__anon6
INT_CMP0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CMP0                     = 75,               \/**< CMP0 interrupt *\/$/;"	e	enum:__anon6
INT_CMP1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CMP1                     = 76,               \/**< CMP1 interrupt *\/$/;"	e	enum:__anon6
INT_CMP2	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CMP2                     = 77,               \/**< CMP2 interrupt *\/$/;"	e	enum:__anon6
INT_CMT	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_CMT                      = 81,               \/**< CMT interrupt *\/$/;"	e	enum:__anon6
INT_DAC0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DAC0                     = 97,               \/**< DAC0 interrupt *\/$/;"	e	enum:__anon6
INT_DAC1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DAC1                     = 98,               \/**< DAC1 interrupt *\/$/;"	e	enum:__anon6
INT_DMA0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA0                     = 16,               \/**< DMA Channel 0 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA1                     = 17,               \/**< DMA Channel 1 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA10	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA10                    = 26,               \/**< DMA Channel 10 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA11	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA11                    = 27,               \/**< DMA Channel 11 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA12	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA12                    = 28,               \/**< DMA Channel 12 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA13	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA13                    = 29,               \/**< DMA Channel 13 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA14	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA14                    = 30,               \/**< DMA Channel 14 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA15	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA15                    = 31,               \/**< DMA Channel 15 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA2	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA2                     = 18,               \/**< DMA Channel 2 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA3	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA3                     = 19,               \/**< DMA Channel 3 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA4	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA4                     = 20,               \/**< DMA Channel 4 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA5	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA5                     = 21,               \/**< DMA Channel 5 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA6	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA6                     = 22,               \/**< DMA Channel 6 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA7	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA7                     = 23,               \/**< DMA Channel 7 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA8	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA8                     = 24,               \/**< DMA Channel 8 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA9	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA9                     = 25,               \/**< DMA Channel 9 Transfer Complete *\/$/;"	e	enum:__anon6
INT_DMA_Error	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DMA_Error                = 32,               \/**< DMA Error Interrupt *\/$/;"	e	enum:__anon6
INT_DebugMonitor	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_DebugMonitor             = 12,               \/**< Debug Monitor *\/$/;"	e	enum:__anon6
INT_ENET_1588_Timer	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_ENET_1588_Timer          = 91,               \/**< Ethernet MAC IEEE 1588 Timer Interrupt *\/$/;"	e	enum:__anon6
INT_ENET_Error	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_ENET_Error               = 94,               \/**< Ethernet MAC Error and miscelaneous Interrupt *\/$/;"	e	enum:__anon6
INT_ENET_Receive	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_ENET_Receive             = 93,               \/**< Ethernet MAC Receive Interrupt *\/$/;"	e	enum:__anon6
INT_ENET_Transmit	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_ENET_Transmit            = 92,               \/**< Ethernet MAC Transmit Interrupt *\/$/;"	e	enum:__anon6
INT_FTFL	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_FTFL                     = 34,               \/**< FTFL Interrupt *\/$/;"	e	enum:__anon6
INT_FTM0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_FTM0                     = 78,               \/**< FTM0 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon6
INT_FTM1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_FTM1                     = 79,               \/**< FTM1 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon6
INT_FTM2	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_FTM2                     = 80,               \/**< FTM2 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon6
INT_Hard_Fault	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Hard_Fault               = 3,                \/**< Hard fault exception *\/$/;"	e	enum:__anon6
INT_I2C0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_I2C0                     = 40,               \/**< I2C0 interrupt *\/$/;"	e	enum:__anon6
INT_I2C1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_I2C1                     = 41,               \/**< I2C1 interrupt *\/$/;"	e	enum:__anon6
INT_I2S0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_I2S0                     = 95,               \/**< I2S0 Interrupt *\/$/;"	e	enum:__anon6
INT_Initial_Program_Counter	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Initial_Program_Counter  = 1,                \/**< Initial program counter *\/$/;"	e	enum:__anon6
INT_Initial_Stack_Pointer	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Initial_Stack_Pointer    = 0,                \/**< Initial stack pointer *\/$/;"	e	enum:__anon6
INT_LLW	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_LLW                      = 37,               \/**< Low Leakage Wakeup *\/$/;"	e	enum:__anon6
INT_LPTimer	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_LPTimer                  = 101,              \/**< LPTimer interrupt *\/$/;"	e	enum:__anon6
INT_LVD_LVW	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_LVD_LVW                  = 36,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:__anon6
INT_MCG	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_MCG                      = 100,              \/**< MCG Interrupt *\/$/;"	e	enum:__anon6
INT_MCM	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_MCM                      = 33,               \/**< Normal Interrupt *\/$/;"	e	enum:__anon6
INT_Mem_Manage_Fault	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Mem_Manage_Fault         = 4,                \/**< Memory Manage Fault *\/$/;"	e	enum:__anon6
INT_NMI	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_NMI                      = 2,                \/**< Non-maskable interrupt *\/$/;"	e	enum:__anon6
INT_PDB0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PDB0                     = 88,               \/**< PDB0 Interrupt *\/$/;"	e	enum:__anon6
INT_PIT0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PIT0                     = 84,               \/**< PIT timer channel 0 interrupt *\/$/;"	e	enum:__anon6
INT_PIT1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PIT1                     = 85,               \/**< PIT timer channel 1 interrupt *\/$/;"	e	enum:__anon6
INT_PIT2	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PIT2                     = 86,               \/**< PIT timer channel 2 interrupt *\/$/;"	e	enum:__anon6
INT_PIT3	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PIT3                     = 87,               \/**< PIT timer channel 3 interrupt *\/$/;"	e	enum:__anon6
INT_PORTA	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PORTA                    = 103,              \/**< Port A interrupt *\/$/;"	e	enum:__anon6
INT_PORTB	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PORTB                    = 104,              \/**< Port B interrupt *\/$/;"	e	enum:__anon6
INT_PORTC	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PORTC                    = 105,              \/**< Port C interrupt *\/$/;"	e	enum:__anon6
INT_PORTD	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PORTD                    = 106,              \/**< Port D interrupt *\/$/;"	e	enum:__anon6
INT_PORTE	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PORTE                    = 107,              \/**< Port E interrupt *\/$/;"	e	enum:__anon6
INT_PendableSrvReq	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_PendableSrvReq           = 14,               \/**< PendSV exception - request for system level service *\/$/;"	e	enum:__anon6
INT_RNG	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_RNG                      = 39,               \/**< RNGB Interrupt *\/$/;"	e	enum:__anon6
INT_RTC	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_RTC                      = 82,               \/**< RTC interrupt *\/$/;"	e	enum:__anon6
INT_Read_Collision	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Read_Collision           = 35,               \/**< Read Collision Interrupt *\/$/;"	e	enum:__anon6
INT_Reserved10	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e	enum:__anon6
INT_Reserved102	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved102              = 102,              \/**< Reserved interrupt 102 *\/$/;"	e	enum:__anon6
INT_Reserved108	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved108              = 108,              \/**< Reserved interrupt 108 *\/$/;"	e	enum:__anon6
INT_Reserved109	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved109              = 109,              \/**< Reserved interrupt 109 *\/$/;"	e	enum:__anon6
INT_Reserved110	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved110              = 110,              \/**< Reserved interrupt 110 *\/$/;"	e	enum:__anon6
INT_Reserved111	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved111              = 111,              \/**< Reserved interrupt 111 *\/$/;"	e	enum:__anon6
INT_Reserved112	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved112              = 112,              \/**< Reserved interrupt 112 *\/$/;"	e	enum:__anon6
INT_Reserved113	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved113              = 113,              \/**< Reserved interrupt 113 *\/$/;"	e	enum:__anon6
INT_Reserved114	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved114              = 114,              \/**< Reserved interrupt 114 *\/$/;"	e	enum:__anon6
INT_Reserved115	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved115              = 115,              \/**< Reserved interrupt 115 *\/$/;"	e	enum:__anon6
INT_Reserved116	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved116              = 116,              \/**< Reserved interrupt 116 *\/$/;"	e	enum:__anon6
INT_Reserved117	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved117              = 117,              \/**< Reserved interrupt 117 *\/$/;"	e	enum:__anon6
INT_Reserved118	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved118              = 118,              \/**< Reserved interrupt 118 *\/$/;"	e	enum:__anon6
INT_Reserved119	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved119              = 119               \/**< Reserved interrupt 119 *\/$/;"	e	enum:__anon6
INT_Reserved13	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e	enum:__anon6
INT_Reserved4	.\bsp\cpu\headers\MK60DZ10.h	15599;"	d
INT_Reserved51	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved51               = 51,               \/**< Reserved interrupt 51 *\/$/;"	e	enum:__anon6
INT_Reserved52	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved52               = 52,               \/**< Reserved interrupt 52 *\/$/;"	e	enum:__anon6
INT_Reserved59	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved59               = 59,               \/**< Reserved interrupt 59 *\/$/;"	e	enum:__anon6
INT_Reserved60	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved60               = 60,               \/**< Reserved interrupt 60 *\/$/;"	e	enum:__anon6
INT_Reserved7	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e	enum:__anon6
INT_Reserved8	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e	enum:__anon6
INT_Reserved83	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved83               = 83,               \/**< Reserved interrupt 83 *\/$/;"	e	enum:__anon6
INT_Reserved9	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e	enum:__anon6
INT_SDHC	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_SDHC                     = 96,               \/**< SDHC Interrupt *\/$/;"	e	enum:__anon6
INT_SPI0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_SPI0                     = 42,               \/**< SPI0 Interrupt *\/$/;"	e	enum:__anon6
INT_SPI1	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_SPI1                     = 43,               \/**< SPI1 Interrupt *\/$/;"	e	enum:__anon6
INT_SPI2	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_SPI2                     = 44,               \/**< SPI2 Interrupt *\/$/;"	e	enum:__anon6
INT_SVCall	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_SVCall                   = 11,               \/**< A supervisor call exception *\/$/;"	e	enum:__anon6
INT_SysTick	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_SysTick                  = 15,               \/**< SysTick Interrupt *\/$/;"	e	enum:__anon6
INT_TSI0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_TSI0                     = 99,               \/**< TSI0 Interrupt *\/$/;"	e	enum:__anon6
INT_UART0_ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART0_ERR                = 62,               \/**< UART0 Error interrupt *\/$/;"	e	enum:__anon6
INT_UART0_RX_TX	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART0_RX_TX              = 61,               \/**< UART0 Receive\/Transmit interrupt *\/$/;"	e	enum:__anon6
INT_UART1_ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART1_ERR                = 64,               \/**< UART1 Error interrupt *\/$/;"	e	enum:__anon6
INT_UART1_RX_TX	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART1_RX_TX              = 63,               \/**< UART1 Receive\/Transmit interrupt *\/$/;"	e	enum:__anon6
INT_UART2_ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART2_ERR                = 66,               \/**< UART2 Error interrupt *\/$/;"	e	enum:__anon6
INT_UART2_RX_TX	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART2_RX_TX              = 65,               \/**< UART2 Receive\/Transmit interrupt *\/$/;"	e	enum:__anon6
INT_UART3_ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART3_ERR                = 68,               \/**< UART3 Error interrupt *\/$/;"	e	enum:__anon6
INT_UART3_RX_TX	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART3_RX_TX              = 67,               \/**< UART3 Receive\/Transmit interrupt *\/$/;"	e	enum:__anon6
INT_UART4_ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART4_ERR                = 70,               \/**< UART4 Error interrupt *\/$/;"	e	enum:__anon6
INT_UART4_RX_TX	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART4_RX_TX              = 69,               \/**< UART4 Receive\/Transmit interrupt *\/$/;"	e	enum:__anon6
INT_UART5_ERR	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART5_ERR                = 72,               \/**< UART5 Error interrupt *\/$/;"	e	enum:__anon6
INT_UART5_RX_TX	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_UART5_RX_TX              = 71,               \/**< UART5 Receive\/Transmit interrupt *\/$/;"	e	enum:__anon6
INT_USB0	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_USB0                     = 89,               \/**< USB0 interrupt *\/$/;"	e	enum:__anon6
INT_USBDCD	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_USBDCD                   = 90,               \/**< USBDCD Interrupt *\/$/;"	e	enum:__anon6
INT_Usage_Fault	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Usage_Fault              = 6,                \/**< Usage fault exception *\/$/;"	e	enum:__anon6
INT_Watchdog	.\bsp\cpu\headers\MK60DZ10.h	/^  INT_Watchdog                 = 38,               \/**< WDOG Interrupt *\/$/;"	e	enum:__anon6
INVALUE	.\bsp\common\uif.c	/^const char INVALUE[] = $/;"	v
INVARG	.\bsp\common\uif.c	/^const char INVARG[] =$/;"	v
INVCMD	.\bsp\common\uif.c	/^static const char INVCMD[] =$/;"	v	file:
INVCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t INVCTRL;                                \/**< FTM Inverting Control, offset: 0x90 *\/$/;"	m	struct:FTM_MemMap
INVOPT	.\bsp\common\uif.c	/^static const char INVOPT[] = $/;"	v	file:
IP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t IP[104];                                 \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x1 *\/$/;"	m	struct:NVIC_MemMap
IR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t IR;                                      \/**< UART Infrared Register, offset: 0xE *\/$/;"	m	struct:UART_MemMap
IRQInterruptIndex	.\bsp\cpu\headers\MK60DZ10.h	/^} IRQInterruptIndex;$/;"	t	typeref:enum:__anon6
IRQSIGEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IRQSIGEN;                               \/**< Interrupt Signal Enable Register, offset: 0x38 *\/$/;"	m	struct:SDHC_MemMap
IRQSTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IRQSTAT;                                \/**< Interrupt Status Register, offset: 0x30 *\/$/;"	m	struct:SDHC_MemMap
IRQSTATEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t IRQSTATEN;                              \/**< Interrupt Status Enable Register, offset: 0x34 *\/$/;"	m	struct:SDHC_MemMap
IS7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t IS7816;                                  \/**< UART 7816 Interrupt Status Register, offset: 0x1A *\/$/;"	m	struct:UART_MemMap
ISER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ISER[4];                                \/**< Interrupt Set Enable Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ISFR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap
ISPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ISPR[4];                                \/**< Interrupt Set Pending Register n, array offset: 0x100, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ISR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ISR;                                    \/**< I2S Interrupt Status Register, offset: 0x14 *\/$/;"	m	struct:I2S_MemMap
ISR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ISR;                                    \/**< Interrupt status register, offset: 0x10 *\/$/;"	m	struct:MCM_MemMap
ISTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ISTAT;                                   \/**< Interrupt Status Register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap
IS_FLAG_MINUS	.\bsp\common\printf.c	34;"	d	file:
IS_FLAG_PLUS	.\bsp\common\printf.c	35;"	d	file:
IS_FLAG_POUND	.\bsp\common\printf.c	38;"	d	file:
IS_FLAG_SPACE	.\bsp\common\printf.c	36;"	d	file:
IS_FLAG_ZERO	.\bsp\common\printf.c	37;"	d	file:
IS_FMT_X	.\bsp\common\printf.c	61;"	d	file:
IS_FMT_c	.\bsp\common\printf.c	63;"	d	file:
IS_FMT_d	.\bsp\common\printf.c	58;"	d	file:
IS_FMT_n	.\bsp\common\printf.c	66;"	d	file:
IS_FMT_o	.\bsp\common\printf.c	59;"	d	file:
IS_FMT_p	.\bsp\common\printf.c	65;"	d	file:
IS_FMT_s	.\bsp\common\printf.c	64;"	d	file:
IS_FMT_u	.\bsp\common\printf.c	62;"	d	file:
IS_FMT_x	.\bsp\common\printf.c	60;"	d	file:
IS_LENMOD_L	.\bsp\common\printf.c	46;"	d	file:
IS_LENMOD_h	.\bsp\common\printf.c	44;"	d	file:
IS_LENMOD_l	.\bsp\common\printf.c	45;"	d	file:
ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR0;                              \/**< ETM Integration Test ATB Control 0 Register, offset: 0xEF8 *\/$/;"	m	struct:ETM_MemMap
ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR0;                              \/**< Integration Register, ITATBCTR0, offset: 0xEF8 *\/$/;"	m	struct:ETB_MemMap
ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR0;                              \/**< Integration Register, ITATBCTR0, offset: 0xEF8 *\/$/;"	m	struct:ETF_MemMap
ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR0;                              \/**< Integration Test ATB Control 0 Register, offset: 0xEF8 *\/$/;"	m	struct:TPIU_MemMap
ITATBCTR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR1;                              \/**< Integration Register, ITATBCTR1, offset: 0xEF4 *\/$/;"	m	struct:ETB_MemMap
ITATBCTR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR1;                              \/**< Integration Register, ITATBCTR1, offset: 0xEF4 *\/$/;"	m	struct:ETF_MemMap
ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR2;                              \/**< ETM Integration Test ATB Control 2 Register, offset: 0xEF0 *\/$/;"	m	struct:ETM_MemMap
ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR2;                              \/**< Integration Register, ITATBCTR2, offset: 0xEF0 *\/$/;"	m	struct:ETB_MemMap
ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR2;                              \/**< Integration Register, ITATBCTR2, offset: 0xEF0 *\/$/;"	m	struct:ETF_MemMap
ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBCTR2;                              \/**< Integration Test ATB Control 2 Register, offset: 0xEF0 *\/$/;"	m	struct:TPIU_MemMap
ITATBDATA0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBDATA0;                             \/**< Integration Register, ITATBDATA0, offset: 0xEEC *\/$/;"	m	struct:ETB_MemMap
ITATBDATA0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITATBDATA0;                             \/**< Integration Register, ITATBDATA0, offset: 0xEEC *\/$/;"	m	struct:ETF_MemMap
ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:ETB_MemMap
ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:ETF_MemMap
ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:ETM_MemMap
ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:TPIU_MemMap
ITMISCIN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITMISCIN;                               \/**< Integration Test Miscelaneous Inputs Register, offset: 0xEE0 *\/$/;"	m	struct:ETM_MemMap
ITMISCOP0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITMISCOP0;                              \/**< Integration Register, ITMISCOP0, offset: 0xEE0 *\/$/;"	m	struct:ETB_MemMap
ITM_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	8536;"	d
ITM_CID0	.\bsp\cpu\headers\MK60DZ10.h	8627;"	d
ITM_CID0_REG	.\bsp\cpu\headers\MK60DZ10.h	8509;"	d
ITM_CID1	.\bsp\cpu\headers\MK60DZ10.h	8628;"	d
ITM_CID1_REG	.\bsp\cpu\headers\MK60DZ10.h	8510;"	d
ITM_CID2	.\bsp\cpu\headers\MK60DZ10.h	8629;"	d
ITM_CID2_REG	.\bsp\cpu\headers\MK60DZ10.h	8511;"	d
ITM_CID3	.\bsp\cpu\headers\MK60DZ10.h	8630;"	d
ITM_CID3_REG	.\bsp\cpu\headers\MK60DZ10.h	8512;"	d
ITM_LAR	.\bsp\cpu\headers\MK60DZ10.h	8617;"	d
ITM_LAR_REG	.\bsp\cpu\headers\MK60DZ10.h	8499;"	d
ITM_LSR	.\bsp\cpu\headers\MK60DZ10.h	8618;"	d
ITM_LSR_REG	.\bsp\cpu\headers\MK60DZ10.h	8500;"	d
ITM_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct ITM_MemMap {$/;"	s
ITM_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *ITM_MemMapPtr;$/;"	t
ITM_PID0	.\bsp\cpu\headers\MK60DZ10.h	8623;"	d
ITM_PID0_REG	.\bsp\cpu\headers\MK60DZ10.h	8505;"	d
ITM_PID1	.\bsp\cpu\headers\MK60DZ10.h	8624;"	d
ITM_PID1_REG	.\bsp\cpu\headers\MK60DZ10.h	8506;"	d
ITM_PID2	.\bsp\cpu\headers\MK60DZ10.h	8625;"	d
ITM_PID2_REG	.\bsp\cpu\headers\MK60DZ10.h	8507;"	d
ITM_PID3	.\bsp\cpu\headers\MK60DZ10.h	8626;"	d
ITM_PID3_REG	.\bsp\cpu\headers\MK60DZ10.h	8508;"	d
ITM_PID4	.\bsp\cpu\headers\MK60DZ10.h	8619;"	d
ITM_PID4_REG	.\bsp\cpu\headers\MK60DZ10.h	8501;"	d
ITM_PID5	.\bsp\cpu\headers\MK60DZ10.h	8620;"	d
ITM_PID5_REG	.\bsp\cpu\headers\MK60DZ10.h	8502;"	d
ITM_PID6	.\bsp\cpu\headers\MK60DZ10.h	8621;"	d
ITM_PID6_REG	.\bsp\cpu\headers\MK60DZ10.h	8503;"	d
ITM_PID7	.\bsp\cpu\headers\MK60DZ10.h	8622;"	d
ITM_PID7_REG	.\bsp\cpu\headers\MK60DZ10.h	8504;"	d
ITM_STIM0_READ	.\bsp\cpu\headers\MK60DZ10.h	8550;"	d
ITM_STIM0_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8551;"	d
ITM_STIM10_READ	.\bsp\cpu\headers\MK60DZ10.h	8570;"	d
ITM_STIM10_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8571;"	d
ITM_STIM11_READ	.\bsp\cpu\headers\MK60DZ10.h	8572;"	d
ITM_STIM11_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8573;"	d
ITM_STIM12_READ	.\bsp\cpu\headers\MK60DZ10.h	8574;"	d
ITM_STIM12_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8575;"	d
ITM_STIM13_READ	.\bsp\cpu\headers\MK60DZ10.h	8576;"	d
ITM_STIM13_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8577;"	d
ITM_STIM14_READ	.\bsp\cpu\headers\MK60DZ10.h	8578;"	d
ITM_STIM14_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8579;"	d
ITM_STIM15_READ	.\bsp\cpu\headers\MK60DZ10.h	8580;"	d
ITM_STIM15_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8581;"	d
ITM_STIM16_READ	.\bsp\cpu\headers\MK60DZ10.h	8582;"	d
ITM_STIM16_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8583;"	d
ITM_STIM17_READ	.\bsp\cpu\headers\MK60DZ10.h	8584;"	d
ITM_STIM17_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8585;"	d
ITM_STIM18_READ	.\bsp\cpu\headers\MK60DZ10.h	8586;"	d
ITM_STIM18_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8587;"	d
ITM_STIM19_READ	.\bsp\cpu\headers\MK60DZ10.h	8588;"	d
ITM_STIM19_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8589;"	d
ITM_STIM1_READ	.\bsp\cpu\headers\MK60DZ10.h	8552;"	d
ITM_STIM1_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8553;"	d
ITM_STIM20_READ	.\bsp\cpu\headers\MK60DZ10.h	8590;"	d
ITM_STIM20_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8591;"	d
ITM_STIM21_READ	.\bsp\cpu\headers\MK60DZ10.h	8592;"	d
ITM_STIM21_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8593;"	d
ITM_STIM22_READ	.\bsp\cpu\headers\MK60DZ10.h	8594;"	d
ITM_STIM22_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8595;"	d
ITM_STIM23_READ	.\bsp\cpu\headers\MK60DZ10.h	8596;"	d
ITM_STIM23_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8597;"	d
ITM_STIM24_READ	.\bsp\cpu\headers\MK60DZ10.h	8598;"	d
ITM_STIM24_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8599;"	d
ITM_STIM25_READ	.\bsp\cpu\headers\MK60DZ10.h	8600;"	d
ITM_STIM25_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8601;"	d
ITM_STIM26_READ	.\bsp\cpu\headers\MK60DZ10.h	8602;"	d
ITM_STIM26_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8603;"	d
ITM_STIM27_READ	.\bsp\cpu\headers\MK60DZ10.h	8604;"	d
ITM_STIM27_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8605;"	d
ITM_STIM28_READ	.\bsp\cpu\headers\MK60DZ10.h	8606;"	d
ITM_STIM28_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8607;"	d
ITM_STIM29_READ	.\bsp\cpu\headers\MK60DZ10.h	8608;"	d
ITM_STIM29_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8609;"	d
ITM_STIM2_READ	.\bsp\cpu\headers\MK60DZ10.h	8554;"	d
ITM_STIM2_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8555;"	d
ITM_STIM30_READ	.\bsp\cpu\headers\MK60DZ10.h	8610;"	d
ITM_STIM30_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8611;"	d
ITM_STIM31_READ	.\bsp\cpu\headers\MK60DZ10.h	8612;"	d
ITM_STIM31_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8613;"	d
ITM_STIM3_READ	.\bsp\cpu\headers\MK60DZ10.h	8556;"	d
ITM_STIM3_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8557;"	d
ITM_STIM4_READ	.\bsp\cpu\headers\MK60DZ10.h	8558;"	d
ITM_STIM4_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8559;"	d
ITM_STIM5_READ	.\bsp\cpu\headers\MK60DZ10.h	8560;"	d
ITM_STIM5_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8561;"	d
ITM_STIM6_READ	.\bsp\cpu\headers\MK60DZ10.h	8562;"	d
ITM_STIM6_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8563;"	d
ITM_STIM7_READ	.\bsp\cpu\headers\MK60DZ10.h	8564;"	d
ITM_STIM7_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8565;"	d
ITM_STIM8_READ	.\bsp\cpu\headers\MK60DZ10.h	8566;"	d
ITM_STIM8_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8567;"	d
ITM_STIM9_READ	.\bsp\cpu\headers\MK60DZ10.h	8568;"	d
ITM_STIM9_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8569;"	d
ITM_STIM_READ	.\bsp\cpu\headers\MK60DZ10.h	8633;"	d
ITM_STIM_READ_REG	.\bsp\cpu\headers\MK60DZ10.h	8494;"	d
ITM_STIM_WRITE	.\bsp\cpu\headers\MK60DZ10.h	8634;"	d
ITM_STIM_WRITE_REG	.\bsp\cpu\headers\MK60DZ10.h	8495;"	d
ITM_TCR	.\bsp\cpu\headers\MK60DZ10.h	8616;"	d
ITM_TCR_REG	.\bsp\cpu\headers\MK60DZ10.h	8498;"	d
ITM_TER	.\bsp\cpu\headers\MK60DZ10.h	8614;"	d
ITM_TER_REG	.\bsp\cpu\headers\MK60DZ10.h	8496;"	d
ITM_TPR	.\bsp\cpu\headers\MK60DZ10.h	8615;"	d
ITM_TPR_REG	.\bsp\cpu\headers\MK60DZ10.h	8497;"	d
ITTRFLIN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITTRFLIN;                               \/**< Integration Register, ITTRFLIN, offset: 0xEE8 *\/$/;"	m	struct:ETB_MemMap
ITTRFLINACK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITTRFLINACK;                            \/**< Integration Register, ITTRFLINACK, offset: 0xEE4 *\/$/;"	m	struct:ETB_MemMap
ITTRIGOUT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ITTRIGOUT;                              \/**< Integration Test Trigger Out Register, offset: 0xEE8 *\/$/;"	m	struct:ETM_MemMap
InPtr	.\uCOS-III\Source\os.h	/^    OS_MSG              *InPtr;                             \/* Pointer to next OS_MSG to be inserted  in   the queue  *\/$/;"	m	struct:os_msg_q
IntDisTimeMax	.\uCOS-III\Source\os.h	/^    CPU_TS               IntDisTimeMax;                     \/* Maximum interrupt disable time                         *\/$/;"	m	struct:os_tcb
K60_CLK	.\bsp\platforms\k60_tower.h	29;"	d
LAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ETB_MemMap
LAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ETF_MemMap
LAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ETM_MemMap
LAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ITM_MemMap
LDR_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LDR_CA[9];                              \/**< General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
LDR_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LDR_CAA;                                \/**< Accumulator register - Load Register command, offset: 0x844 *\/$/;"	m	struct:CAU_MemMap
LDR_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LDR_CASR;                               \/**< Status register  - Load Register command, offset: 0x840 *\/$/;"	m	struct:CAU_MemMap
LDVAL	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon32
LENMOD_L	.\bsp\common\printf.c	42;"	d	file:
LENMOD_h	.\bsp\common\printf.c	40;"	d	file:
LENMOD_l	.\bsp\common\printf.c	41;"	d	file:
LIB_ASCII_EXT	.\uC-LIB\lib_ascii.h	130;"	d
LIB_ASCII_EXT	.\uC-LIB\lib_ascii.h	132;"	d
LIB_ASCII_MODULE	.\uC-LIB\lib_ascii.c	81;"	d	file:
LIB_ASCII_MODULE_PRESENT	.\uC-LIB\lib_ascii.h	83;"	d
LIB_CFG_MODULE_PRESENT	.\app\lib_cfg.h	48;"	d
LIB_DEF_MODULE_PRESENT	.\uC-LIB\lib_def.h	66;"	d
LIB_ERR	.\uC-LIB\lib_def.h	/^} LIB_ERR;$/;"	t	typeref:enum:lib_err
LIB_ERR_NONE	.\uC-LIB\lib_def.h	/^    LIB_ERR_NONE                            =         0u,$/;"	e	enum:lib_err
LIB_MATH_EXT	.\uC-LIB\lib_math.h	120;"	d
LIB_MATH_EXT	.\uC-LIB\lib_math.h	122;"	d
LIB_MATH_MODULE	.\uC-LIB\lib_math.c	68;"	d	file:
LIB_MATH_MODULE_PRESENT	.\uC-LIB\lib_math.h	71;"	d
LIB_MEM_CFG_ALLOC_EN	.\app\lib_cfg.h	65;"	d
LIB_MEM_CFG_ALLOC_EN	.\uC-LIB\lib_mem.h	182;"	d
LIB_MEM_CFG_ARG_CHK_EXT_EN	.\app\lib_cfg.h	57;"	d
LIB_MEM_CFG_ARG_CHK_EXT_EN	.\uC-LIB\lib_mem.h	150;"	d
LIB_MEM_CFG_HEAP_SIZE	.\app\lib_cfg.h	70;"	d
LIB_MEM_CFG_OPTIMIZE_ASM_EN	.\app\lib_cfg.h	61;"	d
LIB_MEM_CFG_OPTIMIZE_ASM_EN	.\uC-LIB\lib_mem.h	166;"	d
LIB_MEM_ERR_HEAP_EMPTY	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_HEAP_EMPTY                  =     10210u,       \/* Heap seg empty; i.e. NO avail mem in heap.           *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_HEAP_NOT_FOUND	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_HEAP_NOT_FOUND              =     10215u        \/* Heap seg NOT found.                                  *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_HEAP_OVF	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_HEAP_OVF                    =     10211u,       \/* Heap seg ovf;   i.e. req'd mem ovfs rem mem in heap. *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_BLK_ADDR	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_BLK_ADDR            =     10135u,       \/* Invalid mem pool blk addr.                           *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL    =     10136u,       \/* Mem pool blk addr already in mem pool.               *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_BLK_ALIGN	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_BLK_ALIGN           =     10132u,       \/* Invalid mem pool blk align.                          *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_BLK_IX	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_BLK_IX              =     10133u,       \/* Invalid mem pool ix.                                 *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_BLK_NBR	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_BLK_NBR             =     10130u,       \/* Invalid mem pool blk nbr.                            *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_BLK_SIZE	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_BLK_SIZE            =     10131u,       \/* Invalid mem pool blk size.                           *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_MEM_ALIGN	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_MEM_ALIGN           =     10101u,       \/* Invalid mem     align.                               *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_MEM_SIZE	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_MEM_SIZE            =     10100u,       \/* Invalid mem     size.                                *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_POOL	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_POOL                =     10120u,       \/* Invalid mem pool.                                    *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_SEG_OVERLAP	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_SEG_OVERLAP         =     10111u,       \/* Invalid mem seg overlaps other mem seg(s).           *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_INVALID_SEG_SIZE	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_INVALID_SEG_SIZE            =     10110u,       \/* Invalid mem seg size.                                *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_NONE	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_NONE                        =     10000u,$/;"	e	enum:lib_err
LIB_MEM_ERR_NULL_PTR	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_NULL_PTR                    =     10001u,       \/* Ptr arg(s) passed NULL ptr(s).                       *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_POOL_EMPTY	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_POOL_EMPTY                  =     10206u,       \/* Mem pool empty; i.e. NO  mem blks avail in mem pool. *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_POOL_FULL	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_POOL_FULL                   =     10205u,       \/* Mem pool full;  i.e. all mem blks avail in mem pool. *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_SEG_EMPTY	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_SEG_EMPTY                   =     10200u,       \/* Mem seg  empty; i.e. NO avail mem in seg.            *\/$/;"	e	enum:lib_err
LIB_MEM_ERR_SEG_OVF	.\uC-LIB\lib_def.h	/^    LIB_MEM_ERR_SEG_OVF                     =     10201u,       \/* Mem seg  ovf;   i.e. req'd mem ovfs rem mem in seg.  *\/$/;"	e	enum:lib_err
LIB_MEM_EXT	.\uC-LIB\lib_mem.h	120;"	d
LIB_MEM_EXT	.\uC-LIB\lib_mem.h	122;"	d
LIB_MEM_MODULE	.\uC-LIB\lib_mem.c	59;"	d	file:
LIB_MEM_MODULE_PRESENT	.\uC-LIB\lib_mem.h	65;"	d
LIB_MEM_TYPE	.\uC-LIB\lib_mem.h	/^typedef  CPU_INT32U  LIB_MEM_TYPE;$/;"	t
LIB_MEM_TYPE_HEAP	.\uC-LIB\lib_mem.h	207;"	d
LIB_MEM_TYPE_NONE	.\uC-LIB\lib_mem.h	206;"	d
LIB_MEM_TYPE_POOL	.\uC-LIB\lib_mem.h	208;"	d
LIB_STR_CFG_FP_EN	.\app\lib_cfg.h	72;"	d
LIB_STR_CFG_FP_EN	.\uC-LIB\lib_str.h	202;"	d
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG	.\app\lib_cfg.h	78;"	d
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG	.\uC-LIB\lib_str.h	210;"	d
LIB_STR_EXT	.\uC-LIB\lib_str.h	174;"	d
LIB_STR_EXT	.\uC-LIB\lib_str.h	176;"	d
LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT	.\uC-LIB\lib_str.h	109;"	d
LIB_STR_FP_MAX_NBR_DIG_SIG_MAX	.\uC-LIB\lib_str.h	108;"	d
LIB_STR_FP_MAX_NBR_DIG_SIG_MIN	.\uC-LIB\lib_str.h	107;"	d
LIB_STR_MODULE	.\uC-LIB\lib_str.c	69;"	d	file:
LIB_STR_MODULE_PRESENT	.\uC-LIB\lib_str.h	60;"	d
LIB_VERSION	.\uC-LIB\lib_def.h	97;"	d
LLWU_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	8838;"	d
LLWU_CS	.\bsp\cpu\headers\MK60DZ10.h	8860;"	d
LLWU_CS_ACKISO_MASK	.\bsp\cpu\headers\MK60DZ10.h	8828;"	d
LLWU_CS_ACKISO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8829;"	d
LLWU_CS_FLTEP_MASK	.\bsp\cpu\headers\MK60DZ10.h	8826;"	d
LLWU_CS_FLTEP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8827;"	d
LLWU_CS_FLTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	8824;"	d
LLWU_CS_FLTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8825;"	d
LLWU_CS_REG	.\bsp\cpu\headers\MK60DZ10.h	8687;"	d
LLWU_F1	.\bsp\cpu\headers\MK60DZ10.h	8857;"	d
LLWU_F1_REG	.\bsp\cpu\headers\MK60DZ10.h	8684;"	d
LLWU_F1_WUF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8773;"	d
LLWU_F1_WUF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8774;"	d
LLWU_F1_WUF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8775;"	d
LLWU_F1_WUF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8776;"	d
LLWU_F1_WUF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	8777;"	d
LLWU_F1_WUF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8778;"	d
LLWU_F1_WUF3_MASK	.\bsp\cpu\headers\MK60DZ10.h	8779;"	d
LLWU_F1_WUF3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8780;"	d
LLWU_F1_WUF4_MASK	.\bsp\cpu\headers\MK60DZ10.h	8781;"	d
LLWU_F1_WUF4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8782;"	d
LLWU_F1_WUF5_MASK	.\bsp\cpu\headers\MK60DZ10.h	8783;"	d
LLWU_F1_WUF5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8784;"	d
LLWU_F1_WUF6_MASK	.\bsp\cpu\headers\MK60DZ10.h	8785;"	d
LLWU_F1_WUF6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8786;"	d
LLWU_F1_WUF7_MASK	.\bsp\cpu\headers\MK60DZ10.h	8787;"	d
LLWU_F1_WUF7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8788;"	d
LLWU_F2	.\bsp\cpu\headers\MK60DZ10.h	8858;"	d
LLWU_F2_REG	.\bsp\cpu\headers\MK60DZ10.h	8685;"	d
LLWU_F2_WUF10_MASK	.\bsp\cpu\headers\MK60DZ10.h	8794;"	d
LLWU_F2_WUF10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8795;"	d
LLWU_F2_WUF11_MASK	.\bsp\cpu\headers\MK60DZ10.h	8796;"	d
LLWU_F2_WUF11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8797;"	d
LLWU_F2_WUF12_MASK	.\bsp\cpu\headers\MK60DZ10.h	8798;"	d
LLWU_F2_WUF12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8799;"	d
LLWU_F2_WUF13_MASK	.\bsp\cpu\headers\MK60DZ10.h	8800;"	d
LLWU_F2_WUF13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8801;"	d
LLWU_F2_WUF14_MASK	.\bsp\cpu\headers\MK60DZ10.h	8802;"	d
LLWU_F2_WUF14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8803;"	d
LLWU_F2_WUF15_MASK	.\bsp\cpu\headers\MK60DZ10.h	8804;"	d
LLWU_F2_WUF15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8805;"	d
LLWU_F2_WUF8_MASK	.\bsp\cpu\headers\MK60DZ10.h	8790;"	d
LLWU_F2_WUF8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8791;"	d
LLWU_F2_WUF9_MASK	.\bsp\cpu\headers\MK60DZ10.h	8792;"	d
LLWU_F2_WUF9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8793;"	d
LLWU_F3	.\bsp\cpu\headers\MK60DZ10.h	8859;"	d
LLWU_F3_MWUF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8807;"	d
LLWU_F3_MWUF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8808;"	d
LLWU_F3_MWUF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8809;"	d
LLWU_F3_MWUF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8810;"	d
LLWU_F3_MWUF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	8811;"	d
LLWU_F3_MWUF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8812;"	d
LLWU_F3_MWUF3_MASK	.\bsp\cpu\headers\MK60DZ10.h	8813;"	d
LLWU_F3_MWUF3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8814;"	d
LLWU_F3_MWUF4_MASK	.\bsp\cpu\headers\MK60DZ10.h	8815;"	d
LLWU_F3_MWUF4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8816;"	d
LLWU_F3_MWUF5_MASK	.\bsp\cpu\headers\MK60DZ10.h	8817;"	d
LLWU_F3_MWUF5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8818;"	d
LLWU_F3_MWUF6_MASK	.\bsp\cpu\headers\MK60DZ10.h	8819;"	d
LLWU_F3_MWUF6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8820;"	d
LLWU_F3_MWUF7_MASK	.\bsp\cpu\headers\MK60DZ10.h	8821;"	d
LLWU_F3_MWUF7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8822;"	d
LLWU_F3_REG	.\bsp\cpu\headers\MK60DZ10.h	8686;"	d
LLWU_ME	.\bsp\cpu\headers\MK60DZ10.h	8856;"	d
LLWU_ME_REG	.\bsp\cpu\headers\MK60DZ10.h	8683;"	d
LLWU_ME_WUME0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8756;"	d
LLWU_ME_WUME0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8757;"	d
LLWU_ME_WUME1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8758;"	d
LLWU_ME_WUME1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8759;"	d
LLWU_ME_WUME2_MASK	.\bsp\cpu\headers\MK60DZ10.h	8760;"	d
LLWU_ME_WUME2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8761;"	d
LLWU_ME_WUME3_MASK	.\bsp\cpu\headers\MK60DZ10.h	8762;"	d
LLWU_ME_WUME3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8763;"	d
LLWU_ME_WUME4_MASK	.\bsp\cpu\headers\MK60DZ10.h	8764;"	d
LLWU_ME_WUME4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8765;"	d
LLWU_ME_WUME5_MASK	.\bsp\cpu\headers\MK60DZ10.h	8766;"	d
LLWU_ME_WUME5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8767;"	d
LLWU_ME_WUME6_MASK	.\bsp\cpu\headers\MK60DZ10.h	8768;"	d
LLWU_ME_WUME6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8769;"	d
LLWU_ME_WUME7_MASK	.\bsp\cpu\headers\MK60DZ10.h	8770;"	d
LLWU_ME_WUME7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8771;"	d
LLWU_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct LLWU_MemMap {$/;"	s
LLWU_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_PE1	.\bsp\cpu\headers\MK60DZ10.h	8852;"	d
LLWU_PE1_REG	.\bsp\cpu\headers\MK60DZ10.h	8679;"	d
LLWU_PE1_WUPE0	.\bsp\cpu\headers\MK60DZ10.h	8706;"	d
LLWU_PE1_WUPE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	8704;"	d
LLWU_PE1_WUPE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8705;"	d
LLWU_PE1_WUPE1	.\bsp\cpu\headers\MK60DZ10.h	8709;"	d
LLWU_PE1_WUPE1_MASK	.\bsp\cpu\headers\MK60DZ10.h	8707;"	d
LLWU_PE1_WUPE1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8708;"	d
LLWU_PE1_WUPE2	.\bsp\cpu\headers\MK60DZ10.h	8712;"	d
LLWU_PE1_WUPE2_MASK	.\bsp\cpu\headers\MK60DZ10.h	8710;"	d
LLWU_PE1_WUPE2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8711;"	d
LLWU_PE1_WUPE3	.\bsp\cpu\headers\MK60DZ10.h	8715;"	d
LLWU_PE1_WUPE3_MASK	.\bsp\cpu\headers\MK60DZ10.h	8713;"	d
LLWU_PE1_WUPE3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8714;"	d
LLWU_PE2	.\bsp\cpu\headers\MK60DZ10.h	8853;"	d
LLWU_PE2_REG	.\bsp\cpu\headers\MK60DZ10.h	8680;"	d
LLWU_PE2_WUPE4	.\bsp\cpu\headers\MK60DZ10.h	8719;"	d
LLWU_PE2_WUPE4_MASK	.\bsp\cpu\headers\MK60DZ10.h	8717;"	d
LLWU_PE2_WUPE4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8718;"	d
LLWU_PE2_WUPE5	.\bsp\cpu\headers\MK60DZ10.h	8722;"	d
LLWU_PE2_WUPE5_MASK	.\bsp\cpu\headers\MK60DZ10.h	8720;"	d
LLWU_PE2_WUPE5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8721;"	d
LLWU_PE2_WUPE6	.\bsp\cpu\headers\MK60DZ10.h	8725;"	d
LLWU_PE2_WUPE6_MASK	.\bsp\cpu\headers\MK60DZ10.h	8723;"	d
LLWU_PE2_WUPE6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8724;"	d
LLWU_PE2_WUPE7	.\bsp\cpu\headers\MK60DZ10.h	8728;"	d
LLWU_PE2_WUPE7_MASK	.\bsp\cpu\headers\MK60DZ10.h	8726;"	d
LLWU_PE2_WUPE7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8727;"	d
LLWU_PE3	.\bsp\cpu\headers\MK60DZ10.h	8854;"	d
LLWU_PE3_REG	.\bsp\cpu\headers\MK60DZ10.h	8681;"	d
LLWU_PE3_WUPE10	.\bsp\cpu\headers\MK60DZ10.h	8738;"	d
LLWU_PE3_WUPE10_MASK	.\bsp\cpu\headers\MK60DZ10.h	8736;"	d
LLWU_PE3_WUPE10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8737;"	d
LLWU_PE3_WUPE11	.\bsp\cpu\headers\MK60DZ10.h	8741;"	d
LLWU_PE3_WUPE11_MASK	.\bsp\cpu\headers\MK60DZ10.h	8739;"	d
LLWU_PE3_WUPE11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8740;"	d
LLWU_PE3_WUPE8	.\bsp\cpu\headers\MK60DZ10.h	8732;"	d
LLWU_PE3_WUPE8_MASK	.\bsp\cpu\headers\MK60DZ10.h	8730;"	d
LLWU_PE3_WUPE8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8731;"	d
LLWU_PE3_WUPE9	.\bsp\cpu\headers\MK60DZ10.h	8735;"	d
LLWU_PE3_WUPE9_MASK	.\bsp\cpu\headers\MK60DZ10.h	8733;"	d
LLWU_PE3_WUPE9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8734;"	d
LLWU_PE4	.\bsp\cpu\headers\MK60DZ10.h	8855;"	d
LLWU_PE4_REG	.\bsp\cpu\headers\MK60DZ10.h	8682;"	d
LLWU_PE4_WUPE12	.\bsp\cpu\headers\MK60DZ10.h	8745;"	d
LLWU_PE4_WUPE12_MASK	.\bsp\cpu\headers\MK60DZ10.h	8743;"	d
LLWU_PE4_WUPE12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8744;"	d
LLWU_PE4_WUPE13	.\bsp\cpu\headers\MK60DZ10.h	8748;"	d
LLWU_PE4_WUPE13_MASK	.\bsp\cpu\headers\MK60DZ10.h	8746;"	d
LLWU_PE4_WUPE13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8747;"	d
LLWU_PE4_WUPE14	.\bsp\cpu\headers\MK60DZ10.h	8751;"	d
LLWU_PE4_WUPE14_MASK	.\bsp\cpu\headers\MK60DZ10.h	8749;"	d
LLWU_PE4_WUPE14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8750;"	d
LLWU_PE4_WUPE15	.\bsp\cpu\headers\MK60DZ10.h	8754;"	d
LLWU_PE4_WUPE15_MASK	.\bsp\cpu\headers\MK60DZ10.h	8752;"	d
LLWU_PE4_WUPE15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8753;"	d
LPTMR0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	8960;"	d
LPTMR0_CMR	.\bsp\cpu\headers\MK60DZ10.h	8976;"	d
LPTMR0_CNR	.\bsp\cpu\headers\MK60DZ10.h	8977;"	d
LPTMR0_CSR	.\bsp\cpu\headers\MK60DZ10.h	8974;"	d
LPTMR0_PSR	.\bsp\cpu\headers\MK60DZ10.h	8975;"	d
LPTMR_CMR_COMPARE	.\bsp\cpu\headers\MK60DZ10.h	8947;"	d
LPTMR_CMR_COMPARE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8945;"	d
LPTMR_CMR_COMPARE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8946;"	d
LPTMR_CMR_REG	.\bsp\cpu\headers\MK60DZ10.h	8902;"	d
LPTMR_CNR_COUNTER	.\bsp\cpu\headers\MK60DZ10.h	8951;"	d
LPTMR_CNR_COUNTER_MASK	.\bsp\cpu\headers\MK60DZ10.h	8949;"	d
LPTMR_CNR_COUNTER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8950;"	d
LPTMR_CNR_REG	.\bsp\cpu\headers\MK60DZ10.h	8903;"	d
LPTMR_CSR_REG	.\bsp\cpu\headers\MK60DZ10.h	8900;"	d
LPTMR_CSR_TCF_MASK	.\bsp\cpu\headers\MK60DZ10.h	8933;"	d
LPTMR_CSR_TCF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8934;"	d
LPTMR_CSR_TEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	8920;"	d
LPTMR_CSR_TEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8921;"	d
LPTMR_CSR_TFC_MASK	.\bsp\cpu\headers\MK60DZ10.h	8924;"	d
LPTMR_CSR_TFC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8925;"	d
LPTMR_CSR_TIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8931;"	d
LPTMR_CSR_TIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8932;"	d
LPTMR_CSR_TMS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8922;"	d
LPTMR_CSR_TMS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8923;"	d
LPTMR_CSR_TPP_MASK	.\bsp\cpu\headers\MK60DZ10.h	8926;"	d
LPTMR_CSR_TPP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8927;"	d
LPTMR_CSR_TPS	.\bsp\cpu\headers\MK60DZ10.h	8930;"	d
LPTMR_CSR_TPS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8928;"	d
LPTMR_CSR_TPS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8929;"	d
LPTMR_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct LPTMR_MemMap {$/;"	s
LPTMR_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_PSR_PBYP_MASK	.\bsp\cpu\headers\MK60DZ10.h	8939;"	d
LPTMR_PSR_PBYP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8940;"	d
LPTMR_PSR_PCS	.\bsp\cpu\headers\MK60DZ10.h	8938;"	d
LPTMR_PSR_PCS_MASK	.\bsp\cpu\headers\MK60DZ10.h	8936;"	d
LPTMR_PSR_PCS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8937;"	d
LPTMR_PSR_PRESCALE	.\bsp\cpu\headers\MK60DZ10.h	8943;"	d
LPTMR_PSR_PRESCALE_MASK	.\bsp\cpu\headers\MK60DZ10.h	8941;"	d
LPTMR_PSR_PRESCALE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	8942;"	d
LPTMR_PSR_REG	.\bsp\cpu\headers\MK60DZ10.h	8901;"	d
LR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap
LSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ETB_MemMap
LSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ETF_MemMap
LSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ETM_MemMap
LSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ITM_MemMap
LSUCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t LSUCNT;                                 \/**< LSU Count Register, offset: 0x14 *\/$/;"	m	struct:DWT_MemMap
LVDSC1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status and Control 1 Register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap
LVDSC2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status and Control 2 Register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap
MA1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART_MemMap
MA2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART_MemMap
MASK	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 3, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon23
MB	.\bsp\cpu\headers\MK60DZ10.h	/^  } MB[16];$/;"	m	struct:CAN_MemMap	typeref:struct:CAN_MemMap::__anon8
MCG_ATC	.\bsp\cpu\headers\MK60DZ10.h	9292;"	d
MCG_ATCVH	.\bsp\cpu\headers\MK60DZ10.h	9293;"	d
MCG_ATCVH_ATCVH	.\bsp\cpu\headers\MK60DZ10.h	9258;"	d
MCG_ATCVH_ATCVH_MASK	.\bsp\cpu\headers\MK60DZ10.h	9256;"	d
MCG_ATCVH_ATCVH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9257;"	d
MCG_ATCVH_REG	.\bsp\cpu\headers\MK60DZ10.h	9157;"	d
MCG_ATCVL	.\bsp\cpu\headers\MK60DZ10.h	9294;"	d
MCG_ATCVL_ATCVL	.\bsp\cpu\headers\MK60DZ10.h	9262;"	d
MCG_ATCVL_ATCVL_MASK	.\bsp\cpu\headers\MK60DZ10.h	9260;"	d
MCG_ATCVL_ATCVL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9261;"	d
MCG_ATCVL_REG	.\bsp\cpu\headers\MK60DZ10.h	9158;"	d
MCG_ATC_ATME_MASK	.\bsp\cpu\headers\MK60DZ10.h	9253;"	d
MCG_ATC_ATME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9254;"	d
MCG_ATC_ATMF_MASK	.\bsp\cpu\headers\MK60DZ10.h	9249;"	d
MCG_ATC_ATMF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9250;"	d
MCG_ATC_ATMS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9251;"	d
MCG_ATC_ATMS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9252;"	d
MCG_ATC_REG	.\bsp\cpu\headers\MK60DZ10.h	9156;"	d
MCG_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	9271;"	d
MCG_C1	.\bsp\cpu\headers\MK60DZ10.h	9285;"	d
MCG_C1_CLKS	.\bsp\cpu\headers\MK60DZ10.h	9186;"	d
MCG_C1_CLKS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9184;"	d
MCG_C1_CLKS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9185;"	d
MCG_C1_FRDIV	.\bsp\cpu\headers\MK60DZ10.h	9183;"	d
MCG_C1_FRDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	9181;"	d
MCG_C1_FRDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9182;"	d
MCG_C1_IRCLKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9177;"	d
MCG_C1_IRCLKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9178;"	d
MCG_C1_IREFSTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9175;"	d
MCG_C1_IREFSTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9176;"	d
MCG_C1_IREFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9179;"	d
MCG_C1_IREFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9180;"	d
MCG_C1_REG	.\bsp\cpu\headers\MK60DZ10.h	9149;"	d
MCG_C2	.\bsp\cpu\headers\MK60DZ10.h	9286;"	d
MCG_C2_EREFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9192;"	d
MCG_C2_EREFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9193;"	d
MCG_C2_HGO_MASK	.\bsp\cpu\headers\MK60DZ10.h	9194;"	d
MCG_C2_HGO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9195;"	d
MCG_C2_IRCS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9188;"	d
MCG_C2_IRCS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9189;"	d
MCG_C2_LP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9190;"	d
MCG_C2_LP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9191;"	d
MCG_C2_RANGE	.\bsp\cpu\headers\MK60DZ10.h	9198;"	d
MCG_C2_RANGE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9196;"	d
MCG_C2_RANGE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9197;"	d
MCG_C2_REG	.\bsp\cpu\headers\MK60DZ10.h	9150;"	d
MCG_C3	.\bsp\cpu\headers\MK60DZ10.h	9287;"	d
MCG_C3_REG	.\bsp\cpu\headers\MK60DZ10.h	9151;"	d
MCG_C3_SCTRIM	.\bsp\cpu\headers\MK60DZ10.h	9202;"	d
MCG_C3_SCTRIM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9200;"	d
MCG_C3_SCTRIM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9201;"	d
MCG_C4	.\bsp\cpu\headers\MK60DZ10.h	9288;"	d
MCG_C4_DMX32_MASK	.\bsp\cpu\headers\MK60DZ10.h	9212;"	d
MCG_C4_DMX32_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9213;"	d
MCG_C4_DRST_DRS	.\bsp\cpu\headers\MK60DZ10.h	9211;"	d
MCG_C4_DRST_DRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9209;"	d
MCG_C4_DRST_DRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9210;"	d
MCG_C4_FCTRIM	.\bsp\cpu\headers\MK60DZ10.h	9208;"	d
MCG_C4_FCTRIM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9206;"	d
MCG_C4_FCTRIM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9207;"	d
MCG_C4_REG	.\bsp\cpu\headers\MK60DZ10.h	9152;"	d
MCG_C4_SCFTRIM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9204;"	d
MCG_C4_SCFTRIM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9205;"	d
MCG_C5	.\bsp\cpu\headers\MK60DZ10.h	9289;"	d
MCG_C5_PLLCLKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9220;"	d
MCG_C5_PLLCLKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9221;"	d
MCG_C5_PLLSTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9218;"	d
MCG_C5_PLLSTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9219;"	d
MCG_C5_PRDIV	.\bsp\cpu\headers\MK60DZ10.h	9217;"	d
MCG_C5_PRDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	9215;"	d
MCG_C5_PRDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9216;"	d
MCG_C5_REG	.\bsp\cpu\headers\MK60DZ10.h	9153;"	d
MCG_C6	.\bsp\cpu\headers\MK60DZ10.h	9290;"	d
MCG_C6_CME_MASK	.\bsp\cpu\headers\MK60DZ10.h	9226;"	d
MCG_C6_CME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9227;"	d
MCG_C6_LOLIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9230;"	d
MCG_C6_LOLIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9231;"	d
MCG_C6_PLLS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9228;"	d
MCG_C6_PLLS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9229;"	d
MCG_C6_REG	.\bsp\cpu\headers\MK60DZ10.h	9154;"	d
MCG_C6_VDIV	.\bsp\cpu\headers\MK60DZ10.h	9225;"	d
MCG_C6_VDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	9223;"	d
MCG_C6_VDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9224;"	d
MCG_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct MCG_MemMap {$/;"	s
MCG_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_S	.\bsp\cpu\headers\MK60DZ10.h	9291;"	d
MCG_S_CLKST	.\bsp\cpu\headers\MK60DZ10.h	9239;"	d
MCG_S_CLKST_MASK	.\bsp\cpu\headers\MK60DZ10.h	9237;"	d
MCG_S_CLKST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9238;"	d
MCG_S_IRCST_MASK	.\bsp\cpu\headers\MK60DZ10.h	9233;"	d
MCG_S_IRCST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9234;"	d
MCG_S_IREFST_MASK	.\bsp\cpu\headers\MK60DZ10.h	9240;"	d
MCG_S_IREFST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9241;"	d
MCG_S_LOCK_MASK	.\bsp\cpu\headers\MK60DZ10.h	9244;"	d
MCG_S_LOCK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9245;"	d
MCG_S_LOLS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9246;"	d
MCG_S_LOLS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9247;"	d
MCG_S_OSCINIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	9235;"	d
MCG_S_OSCINIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9236;"	d
MCG_S_PLLST_MASK	.\bsp\cpu\headers\MK60DZ10.h	9242;"	d
MCG_S_PLLST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9243;"	d
MCG_S_REG	.\bsp\cpu\headers\MK60DZ10.h	9155;"	d
MCM_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	9412;"	d
MCM_ETBCC	.\bsp\cpu\headers\MK60DZ10.h	9430;"	d
MCM_ETBCC_CNTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9385;"	d
MCM_ETBCC_CNTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9386;"	d
MCM_ETBCC_ETDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9392;"	d
MCM_ETBCC_ETDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9393;"	d
MCM_ETBCC_ITDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9394;"	d
MCM_ETBCC_ITDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9395;"	d
MCM_ETBCC_REG	.\bsp\cpu\headers\MK60DZ10.h	9342;"	d
MCM_ETBCC_RLRQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	9390;"	d
MCM_ETBCC_RLRQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9391;"	d
MCM_ETBCC_RSPT	.\bsp\cpu\headers\MK60DZ10.h	9389;"	d
MCM_ETBCC_RSPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	9387;"	d
MCM_ETBCC_RSPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9388;"	d
MCM_ETBCNT	.\bsp\cpu\headers\MK60DZ10.h	9432;"	d
MCM_ETBCNT_COUNTER	.\bsp\cpu\headers\MK60DZ10.h	9403;"	d
MCM_ETBCNT_COUNTER_MASK	.\bsp\cpu\headers\MK60DZ10.h	9401;"	d
MCM_ETBCNT_COUNTER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9402;"	d
MCM_ETBCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	9344;"	d
MCM_ETBRL	.\bsp\cpu\headers\MK60DZ10.h	9431;"	d
MCM_ETBRL_REG	.\bsp\cpu\headers\MK60DZ10.h	9343;"	d
MCM_ETBRL_RELOAD	.\bsp\cpu\headers\MK60DZ10.h	9399;"	d
MCM_ETBRL_RELOAD_MASK	.\bsp\cpu\headers\MK60DZ10.h	9397;"	d
MCM_ETBRL_RELOAD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9398;"	d
MCM_ISR	.\bsp\cpu\headers\MK60DZ10.h	9429;"	d
MCM_ISR_IRQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	9380;"	d
MCM_ISR_IRQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9381;"	d
MCM_ISR_NMI_MASK	.\bsp\cpu\headers\MK60DZ10.h	9382;"	d
MCM_ISR_NMI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9383;"	d
MCM_ISR_REG	.\bsp\cpu\headers\MK60DZ10.h	9341;"	d
MCM_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct MCM_MemMap {$/;"	s
MCM_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_PLAMC	.\bsp\cpu\headers\MK60DZ10.h	9427;"	d
MCM_PLAMC_AMC	.\bsp\cpu\headers\MK60DZ10.h	9367;"	d
MCM_PLAMC_AMC_MASK	.\bsp\cpu\headers\MK60DZ10.h	9365;"	d
MCM_PLAMC_AMC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9366;"	d
MCM_PLAMC_REG	.\bsp\cpu\headers\MK60DZ10.h	9339;"	d
MCM_PLASC	.\bsp\cpu\headers\MK60DZ10.h	9426;"	d
MCM_PLASC_ASC	.\bsp\cpu\headers\MK60DZ10.h	9363;"	d
MCM_PLASC_ASC_MASK	.\bsp\cpu\headers\MK60DZ10.h	9361;"	d
MCM_PLASC_ASC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9362;"	d
MCM_PLASC_REG	.\bsp\cpu\headers\MK60DZ10.h	9338;"	d
MCM_SRAMAP	.\bsp\cpu\headers\MK60DZ10.h	9428;"	d
MCM_SRAMAP_REG	.\bsp\cpu\headers\MK60DZ10.h	9340;"	d
MCM_SRAMAP_SRAMLAP	.\bsp\cpu\headers\MK60DZ10.h	9376;"	d
MCM_SRAMAP_SRAMLAP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9374;"	d
MCM_SRAMAP_SRAMLAP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9375;"	d
MCM_SRAMAP_SRAMLWP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9377;"	d
MCM_SRAMAP_SRAMLWP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9378;"	d
MCM_SRAMAP_SRAMUAP	.\bsp\cpu\headers\MK60DZ10.h	9371;"	d
MCM_SRAMAP_SRAMUAP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9369;"	d
MCM_SRAMAP_SRAMUAP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9370;"	d
MCM_SRAMAP_SRAMUWP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9372;"	d
MCM_SRAMAP_SRAMUWP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9373;"	d
MCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MCR;                                    \/**< DSPI Module Configuration Register, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap
MCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MCR;                                    \/**< Module Configuration Register, offset: 0x0 *\/$/;"	m	struct:CAN_MemMap
MCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap
MCU_ACTIVE	.\bsp\cpu\headers\MK60DZ10.h	73;"	d
MCU_MEM_MAP_VERSION	.\bsp\cpu\headers\MK60DZ10.h	78;"	d
MCU_MK60DZ10	.\bsp\cpu\headers\MK60DZ10.h	66;"	d
MCU_MK60N512VMD100	.\bsp\cpu\headers\MK60DZ10.h	67;"	d
MC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	9084;"	d
MC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct MC_MemMap {$/;"	s
MC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *MC_MemMapPtr;$/;"	t
MC_PMCTRL	.\bsp\cpu\headers\MK60DZ10.h	9101;"	d
MC_PMCTRL_LPLLSM	.\bsp\cpu\headers\MK60DZ10.h	9070;"	d
MC_PMCTRL_LPLLSM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9068;"	d
MC_PMCTRL_LPLLSM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9069;"	d
MC_PMCTRL_LPWUI_MASK	.\bsp\cpu\headers\MK60DZ10.h	9074;"	d
MC_PMCTRL_LPWUI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9075;"	d
MC_PMCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	9020;"	d
MC_PMCTRL_RUNM	.\bsp\cpu\headers\MK60DZ10.h	9073;"	d
MC_PMCTRL_RUNM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9071;"	d
MC_PMCTRL_RUNM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9072;"	d
MC_PMPROT	.\bsp\cpu\headers\MK60DZ10.h	9100;"	d
MC_PMPROT_ALLS_MASK	.\bsp\cpu\headers\MK60DZ10.h	9063;"	d
MC_PMPROT_ALLS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9064;"	d
MC_PMPROT_AVLLS1_MASK	.\bsp\cpu\headers\MK60DZ10.h	9057;"	d
MC_PMPROT_AVLLS1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9058;"	d
MC_PMPROT_AVLLS2_MASK	.\bsp\cpu\headers\MK60DZ10.h	9059;"	d
MC_PMPROT_AVLLS2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9060;"	d
MC_PMPROT_AVLLS3_MASK	.\bsp\cpu\headers\MK60DZ10.h	9061;"	d
MC_PMPROT_AVLLS3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9062;"	d
MC_PMPROT_AVLP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9065;"	d
MC_PMPROT_AVLP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9066;"	d
MC_PMPROT_REG	.\bsp\cpu\headers\MK60DZ10.h	9019;"	d
MC_SRSH	.\bsp\cpu\headers\MK60DZ10.h	9098;"	d
MC_SRSH_JTAG_MASK	.\bsp\cpu\headers\MK60DZ10.h	9037;"	d
MC_SRSH_JTAG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9038;"	d
MC_SRSH_LOCKUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9039;"	d
MC_SRSH_LOCKUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9040;"	d
MC_SRSH_REG	.\bsp\cpu\headers\MK60DZ10.h	9017;"	d
MC_SRSH_SW_MASK	.\bsp\cpu\headers\MK60DZ10.h	9041;"	d
MC_SRSH_SW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9042;"	d
MC_SRSL	.\bsp\cpu\headers\MK60DZ10.h	9099;"	d
MC_SRSL_COP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9050;"	d
MC_SRSL_COP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9051;"	d
MC_SRSL_LOC_MASK	.\bsp\cpu\headers\MK60DZ10.h	9048;"	d
MC_SRSL_LOC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9049;"	d
MC_SRSL_LVD_MASK	.\bsp\cpu\headers\MK60DZ10.h	9046;"	d
MC_SRSL_LVD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9047;"	d
MC_SRSL_PIN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9052;"	d
MC_SRSL_PIN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9053;"	d
MC_SRSL_POR_MASK	.\bsp\cpu\headers\MK60DZ10.h	9054;"	d
MC_SRSL_POR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9055;"	d
MC_SRSL_REG	.\bsp\cpu\headers\MK60DZ10.h	9018;"	d
MC_SRSL_WAKEUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9044;"	d
MC_SRSL_WAKEUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9045;"	d
ME	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t ME;                                      \/**< LLWU Module Enable Register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap
MEM_POOL	.\uC-LIB\lib_mem.h	/^typedef  struct  mem_pool  MEM_POOL;$/;"	t	typeref:struct:mem_pool
MEM_POOL_BLK_QTY	.\uC-LIB\lib_mem.h	/^typedef  CPU_SIZE_T  MEM_POOL_BLK_QTY;$/;"	t
MEM_POOL_IX	.\uC-LIB\lib_mem.h	/^typedef  MEM_POOL_BLK_QTY  MEM_POOL_IX;$/;"	t
MEM_VAL_BIG_TO_HOST_16	.\uC-LIB\lib_mem.h	448;"	d
MEM_VAL_BIG_TO_HOST_16	.\uC-LIB\lib_mem.h	455;"	d
MEM_VAL_BIG_TO_HOST_32	.\uC-LIB\lib_mem.h	449;"	d
MEM_VAL_BIG_TO_HOST_32	.\uC-LIB\lib_mem.h	456;"	d
MEM_VAL_BIG_TO_LITTLE_16	.\uC-LIB\lib_mem.h	415;"	d
MEM_VAL_BIG_TO_LITTLE_16	.\uC-LIB\lib_mem.h	425;"	d
MEM_VAL_BIG_TO_LITTLE_16	.\uC-LIB\lib_mem.h	435;"	d
MEM_VAL_BIG_TO_LITTLE_32	.\uC-LIB\lib_mem.h	418;"	d
MEM_VAL_BIG_TO_LITTLE_32	.\uC-LIB\lib_mem.h	428;"	d
MEM_VAL_BIG_TO_LITTLE_32	.\uC-LIB\lib_mem.h	436;"	d
MEM_VAL_COPY	.\uC-LIB\lib_mem.h	1151;"	d
MEM_VAL_COPY_08	.\uC-LIB\lib_mem.h	1140;"	d
MEM_VAL_COPY_16	.\uC-LIB\lib_mem.h	1142;"	d
MEM_VAL_COPY_32	.\uC-LIB\lib_mem.h	1145;"	d
MEM_VAL_COPY_GET_INT08U	.\uC-LIB\lib_mem.h	760;"	d
MEM_VAL_COPY_GET_INT08U	.\uC-LIB\lib_mem.h	794;"	d
MEM_VAL_COPY_GET_INT08U_BIG	.\uC-LIB\lib_mem.h	736;"	d
MEM_VAL_COPY_GET_INT08U_BIG	.\uC-LIB\lib_mem.h	770;"	d
MEM_VAL_COPY_GET_INT08U_LITTLE	.\uC-LIB\lib_mem.h	748;"	d
MEM_VAL_COPY_GET_INT08U_LITTLE	.\uC-LIB\lib_mem.h	782;"	d
MEM_VAL_COPY_GET_INT16U	.\uC-LIB\lib_mem.h	761;"	d
MEM_VAL_COPY_GET_INT16U	.\uC-LIB\lib_mem.h	795;"	d
MEM_VAL_COPY_GET_INT16U_BIG	.\uC-LIB\lib_mem.h	738;"	d
MEM_VAL_COPY_GET_INT16U_BIG	.\uC-LIB\lib_mem.h	772;"	d
MEM_VAL_COPY_GET_INT16U_LITTLE	.\uC-LIB\lib_mem.h	750;"	d
MEM_VAL_COPY_GET_INT16U_LITTLE	.\uC-LIB\lib_mem.h	784;"	d
MEM_VAL_COPY_GET_INT32U	.\uC-LIB\lib_mem.h	762;"	d
MEM_VAL_COPY_GET_INT32U	.\uC-LIB\lib_mem.h	796;"	d
MEM_VAL_COPY_GET_INT32U_BIG	.\uC-LIB\lib_mem.h	741;"	d
MEM_VAL_COPY_GET_INT32U_BIG	.\uC-LIB\lib_mem.h	775;"	d
MEM_VAL_COPY_GET_INT32U_LITTLE	.\uC-LIB\lib_mem.h	753;"	d
MEM_VAL_COPY_GET_INT32U_LITTLE	.\uC-LIB\lib_mem.h	787;"	d
MEM_VAL_COPY_GET_INTU	.\uC-LIB\lib_mem.h	909;"	d
MEM_VAL_COPY_GET_INTU	.\uC-LIB\lib_mem.h	940;"	d
MEM_VAL_COPY_GET_INTU_BIG	.\uC-LIB\lib_mem.h	886;"	d
MEM_VAL_COPY_GET_INTU_BIG	.\uC-LIB\lib_mem.h	917;"	d
MEM_VAL_COPY_GET_INTU_LITTLE	.\uC-LIB\lib_mem.h	895;"	d
MEM_VAL_COPY_GET_INTU_LITTLE	.\uC-LIB\lib_mem.h	931;"	d
MEM_VAL_COPY_SET_INT08U	.\uC-LIB\lib_mem.h	1020;"	d
MEM_VAL_COPY_SET_INT08U_BIG	.\uC-LIB\lib_mem.h	1011;"	d
MEM_VAL_COPY_SET_INT08U_LITTLE	.\uC-LIB\lib_mem.h	1015;"	d
MEM_VAL_COPY_SET_INT16U	.\uC-LIB\lib_mem.h	1021;"	d
MEM_VAL_COPY_SET_INT16U_BIG	.\uC-LIB\lib_mem.h	1012;"	d
MEM_VAL_COPY_SET_INT16U_LITTLE	.\uC-LIB\lib_mem.h	1016;"	d
MEM_VAL_COPY_SET_INT32U	.\uC-LIB\lib_mem.h	1022;"	d
MEM_VAL_COPY_SET_INT32U_BIG	.\uC-LIB\lib_mem.h	1013;"	d
MEM_VAL_COPY_SET_INT32U_LITTLE	.\uC-LIB\lib_mem.h	1017;"	d
MEM_VAL_COPY_SET_INTU	.\uC-LIB\lib_mem.h	1088;"	d
MEM_VAL_COPY_SET_INTU_BIG	.\uC-LIB\lib_mem.h	1086;"	d
MEM_VAL_COPY_SET_INTU_LITTLE	.\uC-LIB\lib_mem.h	1087;"	d
MEM_VAL_GET_INT08U	.\uC-LIB\lib_mem.h	553;"	d
MEM_VAL_GET_INT08U	.\uC-LIB\lib_mem.h	559;"	d
MEM_VAL_GET_INT08U_BIG	.\uC-LIB\lib_mem.h	527;"	d
MEM_VAL_GET_INT08U_LITTLE	.\uC-LIB\lib_mem.h	539;"	d
MEM_VAL_GET_INT16U	.\uC-LIB\lib_mem.h	554;"	d
MEM_VAL_GET_INT16U	.\uC-LIB\lib_mem.h	560;"	d
MEM_VAL_GET_INT16U_BIG	.\uC-LIB\lib_mem.h	529;"	d
MEM_VAL_GET_INT16U_LITTLE	.\uC-LIB\lib_mem.h	541;"	d
MEM_VAL_GET_INT32U	.\uC-LIB\lib_mem.h	555;"	d
MEM_VAL_GET_INT32U	.\uC-LIB\lib_mem.h	561;"	d
MEM_VAL_GET_INT32U_BIG	.\uC-LIB\lib_mem.h	532;"	d
MEM_VAL_GET_INT32U_LITTLE	.\uC-LIB\lib_mem.h	544;"	d
MEM_VAL_HOST_TO_BIG_16	.\uC-LIB\lib_mem.h	468;"	d
MEM_VAL_HOST_TO_BIG_32	.\uC-LIB\lib_mem.h	469;"	d
MEM_VAL_HOST_TO_LITTLE_16	.\uC-LIB\lib_mem.h	470;"	d
MEM_VAL_HOST_TO_LITTLE_32	.\uC-LIB\lib_mem.h	471;"	d
MEM_VAL_LITTLE_TO_BIG_16	.\uC-LIB\lib_mem.h	441;"	d
MEM_VAL_LITTLE_TO_BIG_32	.\uC-LIB\lib_mem.h	442;"	d
MEM_VAL_LITTLE_TO_HOST_16	.\uC-LIB\lib_mem.h	450;"	d
MEM_VAL_LITTLE_TO_HOST_16	.\uC-LIB\lib_mem.h	457;"	d
MEM_VAL_LITTLE_TO_HOST_32	.\uC-LIB\lib_mem.h	451;"	d
MEM_VAL_LITTLE_TO_HOST_32	.\uC-LIB\lib_mem.h	458;"	d
MEM_VAL_SET_INT08U	.\uC-LIB\lib_mem.h	651;"	d
MEM_VAL_SET_INT08U	.\uC-LIB\lib_mem.h	657;"	d
MEM_VAL_SET_INT08U_BIG	.\uC-LIB\lib_mem.h	625;"	d
MEM_VAL_SET_INT08U_LITTLE	.\uC-LIB\lib_mem.h	637;"	d
MEM_VAL_SET_INT16U	.\uC-LIB\lib_mem.h	652;"	d
MEM_VAL_SET_INT16U	.\uC-LIB\lib_mem.h	658;"	d
MEM_VAL_SET_INT16U_BIG	.\uC-LIB\lib_mem.h	627;"	d
MEM_VAL_SET_INT16U_LITTLE	.\uC-LIB\lib_mem.h	639;"	d
MEM_VAL_SET_INT32U	.\uC-LIB\lib_mem.h	653;"	d
MEM_VAL_SET_INT32U	.\uC-LIB\lib_mem.h	659;"	d
MEM_VAL_SET_INT32U_BIG	.\uC-LIB\lib_mem.h	630;"	d
MEM_VAL_SET_INT32U_LITTLE	.\uC-LIB\lib_mem.h	642;"	d
MG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MG;                                     \/**< ADC minus-side gain register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap
MG	.\bsp\drivers\adc16\adc16.h	/^uint16_t  MG;$/;"	m	struct:adc_cal
MGPCR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MGPCR0;                                 \/**< Master General Purpose Control Register, offset: 0x800 *\/$/;"	m	struct:AXBS_MemMap
MGPCR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MGPCR1;                                 \/**< Master General Purpose Control Register, offset: 0x900 *\/$/;"	m	struct:AXBS_MemMap
MGPCR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MGPCR2;                                 \/**< Master General Purpose Control Register, offset: 0xA00 *\/$/;"	m	struct:AXBS_MemMap
MGPCR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MGPCR3;                                 \/**< Master General Purpose Control Register, offset: 0xB00 *\/$/;"	m	struct:AXBS_MemMap
MGPCR4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MGPCR4;                                 \/**< Master General Purpose Control Register, offset: 0xC00 *\/$/;"	m	struct:AXBS_MemMap
MGPCR5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MGPCR5;                                 \/**< Master General Purpose Control Register, offset: 0xD00 *\/$/;"	m	struct:AXBS_MemMap
MIBC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MIBC;                                   \/**< MIB Control Register, offset: 0x64 *\/$/;"	m	struct:ENET_MemMap
MICRIUM_SOURCE	.\uC-CPU\ARM-Cortex-M4\GNU\cpu_c.c	44;"	d	file:
MICRIUM_SOURCE	.\uC-CPU\ARM-Cortex-M4\IAR\cpu_c.c	44;"	d	file:
MICRIUM_SOURCE	.\uC-CPU\ARM-Cortex-M4\RealView\cpu_c.c	47;"	d	file:
MICRIUM_SOURCE	.\uC-CPU\cpu_core.c	41;"	d	file:
MICRIUM_SOURCE	.\uC-LIB\lib_ascii.c	80;"	d	file:
MICRIUM_SOURCE	.\uC-LIB\lib_math.c	67;"	d	file:
MICRIUM_SOURCE	.\uC-LIB\lib_mem.c	58;"	d	file:
MICRIUM_SOURCE	.\uC-LIB\lib_str.c	68;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_cfg_app.c	35;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_core.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_dbg.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_flag.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_int.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_mem.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_msg.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_mutex.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_pend_multi.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_prio.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_q.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_sem.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_stat.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_task.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_tick.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_time.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_tmr.c	33;"	d	file:
MICRIUM_SOURCE	.\uCOS-III\Source\os_var.c	35;"	d	file:
MII_100BASET	.\bsp\drivers\enet\enet.h	/^        MII_100BASET$/;"	e	enum:__anon39
MII_10BASET	.\bsp\drivers\enet\enet.h	/^        MII_10BASET,$/;"	e	enum:__anon39
MII_FDX	.\bsp\drivers\enet\enet.h	/^	MII_FDX			\/*!< full-duplex *\/$/;"	e	enum:__anon40
MII_HDX	.\bsp\drivers\enet\enet.h	/^	MII_HDX,		\/*!< half-duplex *\/$/;"	e	enum:__anon40
MII_LINK_TIMEOUT	.\bsp\drivers\enet\mii.h	17;"	d
MII_TIMEOUT	.\bsp\drivers\enet\mii.h	16;"	d
MMCBOOT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MMCBOOT;                                \/**< MMC Boot Register, offset: 0xC4 *\/$/;"	m	struct:SDHC_MemMap
MMFAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MMFAR;                                  \/**< MemManage Address Register, offset: 0xD34 *\/$/;"	m	struct:SCB_MemMap
MMFR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MMFR;                                   \/**< MII Management Frame Register, offset: 0x40 *\/$/;"	m	struct:ENET_MemMap
MOD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:FTM_MemMap
MOD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MOD;                                    \/**< Modulus Register, offset: 0x4 *\/$/;"	m	struct:PDB_MemMap
MODE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MODE;                                   \/**< Features Mode Selection, offset: 0x54 *\/$/;"	m	struct:FTM_MemMap
MODEM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t MODEM;                                   \/**< UART Modem Register, offset: 0xD *\/$/;"	m	struct:UART_MemMap
MODE_10	.\bsp\drivers\adc16\adc16.h	59;"	d
MODE_12	.\bsp\drivers\adc16\adc16.h	58;"	d
MODE_16	.\bsp\drivers\adc16\adc16.h	60;"	d
MODE_8	.\bsp\drivers\adc16\adc16.h	57;"	d
MPRA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MPRA;                                   \/**< Master Privilege Register A, offset: 0x0 *\/$/;"	m	struct:AIPS_MemMap
MPU_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	9627;"	d
MPU_CESR	.\bsp\cpu\headers\MK60DZ10.h	9641;"	d
MPU_CESR_HRL	.\bsp\cpu\headers\MK60DZ10.h	9509;"	d
MPU_CESR_HRL_MASK	.\bsp\cpu\headers\MK60DZ10.h	9507;"	d
MPU_CESR_HRL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9508;"	d
MPU_CESR_NRGD	.\bsp\cpu\headers\MK60DZ10.h	9503;"	d
MPU_CESR_NRGD_MASK	.\bsp\cpu\headers\MK60DZ10.h	9501;"	d
MPU_CESR_NRGD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9502;"	d
MPU_CESR_NSP	.\bsp\cpu\headers\MK60DZ10.h	9506;"	d
MPU_CESR_NSP_MASK	.\bsp\cpu\headers\MK60DZ10.h	9504;"	d
MPU_CESR_NSP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9505;"	d
MPU_CESR_REG	.\bsp\cpu\headers\MK60DZ10.h	9478;"	d
MPU_CESR_SPERR	.\bsp\cpu\headers\MK60DZ10.h	9512;"	d
MPU_CESR_SPERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	9510;"	d
MPU_CESR_SPERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9511;"	d
MPU_CESR_VLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	9499;"	d
MPU_CESR_VLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9500;"	d
MPU_EAR	.\bsp\cpu\headers\MK60DZ10.h	9714;"	d
MPU_EAR0	.\bsp\cpu\headers\MK60DZ10.h	9642;"	d
MPU_EAR1	.\bsp\cpu\headers\MK60DZ10.h	9644;"	d
MPU_EAR2	.\bsp\cpu\headers\MK60DZ10.h	9646;"	d
MPU_EAR3	.\bsp\cpu\headers\MK60DZ10.h	9648;"	d
MPU_EAR4	.\bsp\cpu\headers\MK60DZ10.h	9650;"	d
MPU_EAR_EADDR	.\bsp\cpu\headers\MK60DZ10.h	9516;"	d
MPU_EAR_EADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	9514;"	d
MPU_EAR_EADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9515;"	d
MPU_EAR_REG	.\bsp\cpu\headers\MK60DZ10.h	9479;"	d
MPU_EDR	.\bsp\cpu\headers\MK60DZ10.h	9715;"	d
MPU_EDR0	.\bsp\cpu\headers\MK60DZ10.h	9643;"	d
MPU_EDR1	.\bsp\cpu\headers\MK60DZ10.h	9645;"	d
MPU_EDR2	.\bsp\cpu\headers\MK60DZ10.h	9647;"	d
MPU_EDR3	.\bsp\cpu\headers\MK60DZ10.h	9649;"	d
MPU_EDR4	.\bsp\cpu\headers\MK60DZ10.h	9651;"	d
MPU_EDR_EACD	.\bsp\cpu\headers\MK60DZ10.h	9528;"	d
MPU_EDR_EACD_MASK	.\bsp\cpu\headers\MK60DZ10.h	9526;"	d
MPU_EDR_EACD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9527;"	d
MPU_EDR_EATTR	.\bsp\cpu\headers\MK60DZ10.h	9522;"	d
MPU_EDR_EATTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	9520;"	d
MPU_EDR_EATTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9521;"	d
MPU_EDR_EMN	.\bsp\cpu\headers\MK60DZ10.h	9525;"	d
MPU_EDR_EMN_MASK	.\bsp\cpu\headers\MK60DZ10.h	9523;"	d
MPU_EDR_EMN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9524;"	d
MPU_EDR_ERW_MASK	.\bsp\cpu\headers\MK60DZ10.h	9518;"	d
MPU_EDR_ERW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9519;"	d
MPU_EDR_REG	.\bsp\cpu\headers\MK60DZ10.h	9480;"	d
MPU_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct MPU_MemMap {$/;"	s
MPU_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *MPU_MemMapPtr;$/;"	t
MPU_RGD0_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9652;"	d
MPU_RGD0_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9653;"	d
MPU_RGD0_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9654;"	d
MPU_RGD0_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9655;"	d
MPU_RGD10_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9692;"	d
MPU_RGD10_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9693;"	d
MPU_RGD10_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9694;"	d
MPU_RGD10_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9695;"	d
MPU_RGD11_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9696;"	d
MPU_RGD11_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9697;"	d
MPU_RGD11_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9698;"	d
MPU_RGD11_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9699;"	d
MPU_RGD1_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9656;"	d
MPU_RGD1_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9657;"	d
MPU_RGD1_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9658;"	d
MPU_RGD1_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9659;"	d
MPU_RGD2_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9660;"	d
MPU_RGD2_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9661;"	d
MPU_RGD2_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9662;"	d
MPU_RGD2_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9663;"	d
MPU_RGD3_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9664;"	d
MPU_RGD3_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9665;"	d
MPU_RGD3_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9666;"	d
MPU_RGD3_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9667;"	d
MPU_RGD4_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9668;"	d
MPU_RGD4_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9669;"	d
MPU_RGD4_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9670;"	d
MPU_RGD4_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9671;"	d
MPU_RGD5_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9672;"	d
MPU_RGD5_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9673;"	d
MPU_RGD5_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9674;"	d
MPU_RGD5_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9675;"	d
MPU_RGD6_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9676;"	d
MPU_RGD6_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9677;"	d
MPU_RGD6_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9678;"	d
MPU_RGD6_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9679;"	d
MPU_RGD7_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9680;"	d
MPU_RGD7_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9681;"	d
MPU_RGD7_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9682;"	d
MPU_RGD7_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9683;"	d
MPU_RGD8_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9684;"	d
MPU_RGD8_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9685;"	d
MPU_RGD8_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9686;"	d
MPU_RGD8_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9687;"	d
MPU_RGD9_WORD0	.\bsp\cpu\headers\MK60DZ10.h	9688;"	d
MPU_RGD9_WORD1	.\bsp\cpu\headers\MK60DZ10.h	9689;"	d
MPU_RGD9_WORD2	.\bsp\cpu\headers\MK60DZ10.h	9690;"	d
MPU_RGD9_WORD3	.\bsp\cpu\headers\MK60DZ10.h	9691;"	d
MPU_RGDAAC	.\bsp\cpu\headers\MK60DZ10.h	9717;"	d
MPU_RGDAAC0	.\bsp\cpu\headers\MK60DZ10.h	9700;"	d
MPU_RGDAAC1	.\bsp\cpu\headers\MK60DZ10.h	9701;"	d
MPU_RGDAAC10	.\bsp\cpu\headers\MK60DZ10.h	9710;"	d
MPU_RGDAAC11	.\bsp\cpu\headers\MK60DZ10.h	9711;"	d
MPU_RGDAAC2	.\bsp\cpu\headers\MK60DZ10.h	9702;"	d
MPU_RGDAAC3	.\bsp\cpu\headers\MK60DZ10.h	9703;"	d
MPU_RGDAAC4	.\bsp\cpu\headers\MK60DZ10.h	9704;"	d
MPU_RGDAAC5	.\bsp\cpu\headers\MK60DZ10.h	9705;"	d
MPU_RGDAAC6	.\bsp\cpu\headers\MK60DZ10.h	9706;"	d
MPU_RGDAAC7	.\bsp\cpu\headers\MK60DZ10.h	9707;"	d
MPU_RGDAAC8	.\bsp\cpu\headers\MK60DZ10.h	9708;"	d
MPU_RGDAAC9	.\bsp\cpu\headers\MK60DZ10.h	9709;"	d
MPU_RGDAAC_M0SM	.\bsp\cpu\headers\MK60DZ10.h	9584;"	d
MPU_RGDAAC_M0SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9582;"	d
MPU_RGDAAC_M0SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9583;"	d
MPU_RGDAAC_M0UM	.\bsp\cpu\headers\MK60DZ10.h	9581;"	d
MPU_RGDAAC_M0UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9579;"	d
MPU_RGDAAC_M0UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9580;"	d
MPU_RGDAAC_M1SM	.\bsp\cpu\headers\MK60DZ10.h	9590;"	d
MPU_RGDAAC_M1SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9588;"	d
MPU_RGDAAC_M1SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9589;"	d
MPU_RGDAAC_M1UM	.\bsp\cpu\headers\MK60DZ10.h	9587;"	d
MPU_RGDAAC_M1UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9585;"	d
MPU_RGDAAC_M1UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9586;"	d
MPU_RGDAAC_M2SM	.\bsp\cpu\headers\MK60DZ10.h	9596;"	d
MPU_RGDAAC_M2SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9594;"	d
MPU_RGDAAC_M2SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9595;"	d
MPU_RGDAAC_M2UM	.\bsp\cpu\headers\MK60DZ10.h	9593;"	d
MPU_RGDAAC_M2UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9591;"	d
MPU_RGDAAC_M2UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9592;"	d
MPU_RGDAAC_M3SM	.\bsp\cpu\headers\MK60DZ10.h	9602;"	d
MPU_RGDAAC_M3SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9600;"	d
MPU_RGDAAC_M3SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9601;"	d
MPU_RGDAAC_M3UM	.\bsp\cpu\headers\MK60DZ10.h	9599;"	d
MPU_RGDAAC_M3UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9597;"	d
MPU_RGDAAC_M3UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9598;"	d
MPU_RGDAAC_M4RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9605;"	d
MPU_RGDAAC_M4RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9606;"	d
MPU_RGDAAC_M4WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9603;"	d
MPU_RGDAAC_M4WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9604;"	d
MPU_RGDAAC_M5RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9609;"	d
MPU_RGDAAC_M5RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9610;"	d
MPU_RGDAAC_M5WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9607;"	d
MPU_RGDAAC_M5WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9608;"	d
MPU_RGDAAC_M6RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9613;"	d
MPU_RGDAAC_M6RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9614;"	d
MPU_RGDAAC_M6WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9611;"	d
MPU_RGDAAC_M6WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9612;"	d
MPU_RGDAAC_M7RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9617;"	d
MPU_RGDAAC_M7RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9618;"	d
MPU_RGDAAC_M7WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9615;"	d
MPU_RGDAAC_M7WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9616;"	d
MPU_RGDAAC_REG	.\bsp\cpu\headers\MK60DZ10.h	9482;"	d
MPU_WORD	.\bsp\cpu\headers\MK60DZ10.h	9716;"	d
MPU_WORD_ENDADDR	.\bsp\cpu\headers\MK60DZ10.h	9540;"	d
MPU_WORD_ENDADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	9538;"	d
MPU_WORD_ENDADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9539;"	d
MPU_WORD_M0SM	.\bsp\cpu\headers\MK60DZ10.h	9537;"	d
MPU_WORD_M0SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9535;"	d
MPU_WORD_M0SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9536;"	d
MPU_WORD_M0UM	.\bsp\cpu\headers\MK60DZ10.h	9532;"	d
MPU_WORD_M0UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9530;"	d
MPU_WORD_M0UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9531;"	d
MPU_WORD_M1SM	.\bsp\cpu\headers\MK60DZ10.h	9549;"	d
MPU_WORD_M1SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9547;"	d
MPU_WORD_M1SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9548;"	d
MPU_WORD_M1UM	.\bsp\cpu\headers\MK60DZ10.h	9546;"	d
MPU_WORD_M1UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9544;"	d
MPU_WORD_M1UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9545;"	d
MPU_WORD_M2SM	.\bsp\cpu\headers\MK60DZ10.h	9555;"	d
MPU_WORD_M2SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9553;"	d
MPU_WORD_M2SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9554;"	d
MPU_WORD_M2UM	.\bsp\cpu\headers\MK60DZ10.h	9552;"	d
MPU_WORD_M2UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9550;"	d
MPU_WORD_M2UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9551;"	d
MPU_WORD_M3SM	.\bsp\cpu\headers\MK60DZ10.h	9561;"	d
MPU_WORD_M3SM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9559;"	d
MPU_WORD_M3SM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9560;"	d
MPU_WORD_M3UM	.\bsp\cpu\headers\MK60DZ10.h	9558;"	d
MPU_WORD_M3UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	9556;"	d
MPU_WORD_M3UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9557;"	d
MPU_WORD_M4RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9564;"	d
MPU_WORD_M4RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9565;"	d
MPU_WORD_M4WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9562;"	d
MPU_WORD_M4WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9563;"	d
MPU_WORD_M5RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9568;"	d
MPU_WORD_M5RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9569;"	d
MPU_WORD_M5WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9566;"	d
MPU_WORD_M5WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9567;"	d
MPU_WORD_M6RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9572;"	d
MPU_WORD_M6RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9573;"	d
MPU_WORD_M6WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9570;"	d
MPU_WORD_M6WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9571;"	d
MPU_WORD_M7RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9576;"	d
MPU_WORD_M7RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9577;"	d
MPU_WORD_M7WE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9574;"	d
MPU_WORD_M7WE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9575;"	d
MPU_WORD_REG	.\bsp\cpu\headers\MK60DZ10.h	9481;"	d
MPU_WORD_SRTADDR	.\bsp\cpu\headers\MK60DZ10.h	9543;"	d
MPU_WORD_SRTADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	9541;"	d
MPU_WORD_SRTADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9542;"	d
MPU_WORD_VLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	9533;"	d
MPU_WORD_VLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9534;"	d
MRBR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MRBR;                                   \/**< Maximum Receive Buffer Size Register, offset: 0x188 *\/$/;"	m	struct:ENET_MemMap
MSC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t MSC;                                     \/**< CMT Modulator Status and Control Register, offset: 0x5 *\/$/;"	m	struct:CMT_MemMap
MSCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t MSCR;                                   \/**< MII Speed Control Register, offset: 0x44 *\/$/;"	m	struct:ENET_MemMap
MUXCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap
MUXSEL_ADCA	.\bsp\drivers\adc16\adc16.h	73;"	d
MUXSEL_ADCB	.\bsp\drivers\adc16\adc16.h	72;"	d
Match	.\uCOS-III\Source\os.h	/^    OS_TICK              Match;                             \/* Timer expires when OSTmrTickCtr matches this value     *\/$/;"	m	struct:os_tmr
Math_Init	.\uC-LIB\lib_math.c	/^void  Math_Init (void)$/;"	f
Math_Rand	.\uC-LIB\lib_math.c	/^RAND_NBR  Math_Rand (void)$/;"	f
Math_RandSeed	.\uC-LIB\lib_math.c	/^RAND_NBR  Math_RandSeed (RAND_NBR  seed)$/;"	f
Math_RandSeedCur	.\uC-LIB\lib_math.c	/^RAND_NBR  Math_RandSeedCur;                                     \/* Cur rand nbr seed.                                   *\/$/;"	v
Math_RandSetSeed	.\uC-LIB\lib_math.c	/^void  Math_RandSetSeed (RAND_NBR  seed)$/;"	f
Mem_Clr	.\uC-LIB\lib_mem.c	/^void  Mem_Clr (void        *pmem,$/;"	f
Mem_Cmp	.\uC-LIB\lib_mem.c	/^CPU_BOOLEAN  Mem_Cmp (const  void        *p1_mem,$/;"	f
Mem_Copy	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Mem_Copy:$/;"	l
Mem_Copy	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Mem_Copy$/;"	l
Mem_Copy	.\uC-LIB\lib_mem.c	/^void  Mem_Copy (       void        *pdest,$/;"	f
Mem_Copy_1	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Mem_Copy_1:$/;"	l
Mem_Copy_1	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Mem_Copy_1$/;"	l
Mem_Copy_2	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Mem_Copy_2:$/;"	l
Mem_Copy_2	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Mem_Copy_2$/;"	l
Mem_Copy_3	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Mem_Copy_3:$/;"	l
Mem_Copy_3	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Mem_Copy_3$/;"	l
Mem_Copy_END	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Mem_Copy_END:$/;"	l
Mem_Copy_END	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Mem_Copy_END$/;"	l
Mem_Heap	.\uC-LIB\lib_mem.c	/^CPU_INT08U   Mem_Heap[LIB_MEM_CFG_HEAP_SIZE];                           \/* Mem heap.                                    *\/$/;"	v
Mem_HeapAlloc	.\uC-LIB\lib_mem.c	/^void  *Mem_HeapAlloc (CPU_SIZE_T   size,$/;"	f
Mem_HeapGetSizeRem	.\uC-LIB\lib_mem.c	/^CPU_SIZE_T  Mem_HeapGetSizeRem (CPU_SIZE_T   align,$/;"	f
Mem_Init	.\uC-LIB\lib_mem.c	/^void  Mem_Init (void)$/;"	f
Mem_Move	.\uC-LIB\lib_mem.c	/^void  Mem_Move (       void        *pdest,$/;"	f
Mem_PoolBlkFree	.\uC-LIB\lib_mem.c	/^void  Mem_PoolBlkFree (MEM_POOL  *pmem_pool,$/;"	f
Mem_PoolBlkGet	.\uC-LIB\lib_mem.c	/^void  *Mem_PoolBlkGet (MEM_POOL    *pmem_pool,$/;"	f
Mem_PoolBlkGetNbrAvail	.\uC-LIB\lib_mem.c	/^MEM_POOL_BLK_QTY  Mem_PoolBlkGetNbrAvail (MEM_POOL  *pmem_pool,$/;"	f
Mem_PoolBlkGetUsedAtIx	.\uC-LIB\lib_mem.c	/^void  *Mem_PoolBlkGetUsedAtIx (MEM_POOL          *pmem_pool,$/;"	f
Mem_PoolBlkIsValidAddr	.\uC-LIB\lib_mem.c	/^static  CPU_BOOLEAN  Mem_PoolBlkIsValidAddr (MEM_POOL  *pmem_pool,$/;"	f	file:
Mem_PoolBlkIxGet	.\uC-LIB\lib_mem.c	/^MEM_POOL_IX  Mem_PoolBlkIxGet (MEM_POOL  *pmem_pool,$/;"	f
Mem_PoolClr	.\uC-LIB\lib_mem.c	/^void  Mem_PoolClr (MEM_POOL  *pmem_pool,$/;"	f
Mem_PoolCreate	.\uC-LIB\lib_mem.c	/^void  Mem_PoolCreate (MEM_POOL          *pmem_pool,$/;"	f
Mem_PoolHeap	.\uC-LIB\lib_mem.c	/^MEM_POOL     Mem_PoolHeap;                                              \/* Mem heap pool\/seg.                           *\/$/;"	v
Mem_PoolTbl	.\uC-LIB\lib_mem.c	/^MEM_POOL    *Mem_PoolTbl;                                               \/* Mem      pool\/seg tbl.                       *\/$/;"	v
Mem_SegAlloc	.\uC-LIB\lib_mem.c	/^static  void  *Mem_SegAlloc (MEM_POOL    *pmem_pool,$/;"	f	file:
Mem_SegCalcTotSize	.\uC-LIB\lib_mem.c	/^static  CPU_SIZE_T  Mem_SegCalcTotSize (void              *pmem_addr,$/;"	f	file:
Mem_SegGetSizeRem	.\uC-LIB\lib_mem.c	/^CPU_SIZE_T  Mem_SegGetSizeRem (MEM_POOL    *pmem_pool,$/;"	f
Mem_Set	.\uC-LIB\lib_mem.c	/^void  Mem_Set (void        *pmem,$/;"	f
MsgPtr	.\uCOS-III\Source\os.h	/^    void                *MsgPtr;                            \/* Actual message                                         *\/$/;"	m	struct:os_msg
MsgPtr	.\uCOS-III\Source\os.h	/^    void                *MsgPtr;                            \/* Message received                                       *\/$/;"	m	struct:os_tcb
MsgPtr	.\uCOS-III\Source\os.h	/^    void                *MsgPtr;                            \/* Pointer to message if posting to a message queue       *\/$/;"	m	struct:os_int_q
MsgQ	.\uCOS-III\Source\os.h	/^    OS_MSG_Q             MsgQ;                              \/* List of messages                                       *\/$/;"	m	struct:os_q
MsgQ	.\uCOS-III\Source\os.h	/^    OS_MSG_Q             MsgQ;                              \/* Message queue associated with task                     *\/$/;"	m	struct:os_tcb
MsgQPendTime	.\uCOS-III\Source\os.h	/^    CPU_TS               MsgQPendTime;                      \/* Time it took for signal to be received                 *\/$/;"	m	struct:os_tcb
MsgQPendTimeMax	.\uCOS-III\Source\os.h	/^    CPU_TS               MsgQPendTimeMax;                   \/* Max amount of time it took for signal to be received   *\/$/;"	m	struct:os_tcb
MsgSize	.\uCOS-III\Source\os.h	/^    OS_MSG_SIZE          MsgSize;                           \/* Message Size       if posting to a message queue       *\/$/;"	m	struct:os_int_q
MsgSize	.\uCOS-III\Source\os.h	/^    OS_MSG_SIZE          MsgSize;                           \/* Size of the message (in # bytes)                       *\/$/;"	m	struct:os_msg
MsgSize	.\uCOS-III\Source\os.h	/^    OS_MSG_SIZE          MsgSize;$/;"	m	struct:os_tcb
MsgTS	.\uCOS-III\Source\os.h	/^    CPU_TS               MsgTS;                             \/* Time stamp of when message was sent                    *\/$/;"	m	struct:os_msg
NBUF	.\bsp\drivers\enet\nbuf.h	/^  } NBUF;$/;"	t	typeref:struct:__anon46
NBUF	.\bsp\drivers\enet\nbuf.h	/^  } NBUF;$/;"	t	typeref:struct:__anon47
NBUF_LITTLE_ENDIAN	.\bsp\drivers\enet\nbuf.h	20;"	d
NBYTES_MLNO	.\bsp\cpu\headers\MK60DZ10.h	/^      uint32_t NBYTES_MLNO;                            \/**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon20
NBYTES_MLOFFNO	.\bsp\cpu\headers\MK60DZ10.h	/^      uint32_t NBYTES_MLOFFNO;                         \/**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon20
NBYTES_MLOFFYES	.\bsp\cpu\headers\MK60DZ10.h	/^      uint32_t NBYTES_MLOFFYES;                        \/**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::__anon19::__anon20
NODE	.\bsp\common\queue.h	/^typedef struct NODE$/;"	s
NO_LOOPBACK	.\bsp\drivers\enet\enet.h	/^        NO_LOOPBACK$/;"	e	enum:__anon41
NULL	.\bsp\common\memtest.h	25;"	d
NULL	.\bsp\cpu\arm_cm4.h	48;"	d
NULL	.\bsp\cpu\arm_cm4.h	50;"	d
NUM_CHANNELS	.\bsp\drivers\enet\nbuf.h	13;"	d
NUM_RXBDS	.\bsp\drivers\enet\nbuf.h	31;"	d
NUM_TXBDS	.\bsp\drivers\enet\nbuf.h	32;"	d
NVICIABR0	.\bsp\cpu\headers\MK60DZ10.h	10163;"	d
NVICIABR1	.\bsp\cpu\headers\MK60DZ10.h	10164;"	d
NVICIABR2	.\bsp\cpu\headers\MK60DZ10.h	10165;"	d
NVICIABR3	.\bsp\cpu\headers\MK60DZ10.h	10166;"	d
NVICICER0	.\bsp\cpu\headers\MK60DZ10.h	10151;"	d
NVICICER1	.\bsp\cpu\headers\MK60DZ10.h	10152;"	d
NVICICER2	.\bsp\cpu\headers\MK60DZ10.h	10153;"	d
NVICICER3	.\bsp\cpu\headers\MK60DZ10.h	10154;"	d
NVICICPR0	.\bsp\cpu\headers\MK60DZ10.h	10159;"	d
NVICICPR1	.\bsp\cpu\headers\MK60DZ10.h	10160;"	d
NVICICPR2	.\bsp\cpu\headers\MK60DZ10.h	10161;"	d
NVICICPR3	.\bsp\cpu\headers\MK60DZ10.h	10162;"	d
NVICIP0	.\bsp\cpu\headers\MK60DZ10.h	10167;"	d
NVICIP1	.\bsp\cpu\headers\MK60DZ10.h	10168;"	d
NVICIP10	.\bsp\cpu\headers\MK60DZ10.h	10177;"	d
NVICIP100	.\bsp\cpu\headers\MK60DZ10.h	10267;"	d
NVICIP101	.\bsp\cpu\headers\MK60DZ10.h	10268;"	d
NVICIP102	.\bsp\cpu\headers\MK60DZ10.h	10269;"	d
NVICIP103	.\bsp\cpu\headers\MK60DZ10.h	10270;"	d
NVICIP11	.\bsp\cpu\headers\MK60DZ10.h	10178;"	d
NVICIP12	.\bsp\cpu\headers\MK60DZ10.h	10179;"	d
NVICIP13	.\bsp\cpu\headers\MK60DZ10.h	10180;"	d
NVICIP14	.\bsp\cpu\headers\MK60DZ10.h	10181;"	d
NVICIP15	.\bsp\cpu\headers\MK60DZ10.h	10182;"	d
NVICIP16	.\bsp\cpu\headers\MK60DZ10.h	10183;"	d
NVICIP17	.\bsp\cpu\headers\MK60DZ10.h	10184;"	d
NVICIP18	.\bsp\cpu\headers\MK60DZ10.h	10185;"	d
NVICIP19	.\bsp\cpu\headers\MK60DZ10.h	10186;"	d
NVICIP2	.\bsp\cpu\headers\MK60DZ10.h	10169;"	d
NVICIP20	.\bsp\cpu\headers\MK60DZ10.h	10187;"	d
NVICIP21	.\bsp\cpu\headers\MK60DZ10.h	10188;"	d
NVICIP22	.\bsp\cpu\headers\MK60DZ10.h	10189;"	d
NVICIP23	.\bsp\cpu\headers\MK60DZ10.h	10190;"	d
NVICIP24	.\bsp\cpu\headers\MK60DZ10.h	10191;"	d
NVICIP25	.\bsp\cpu\headers\MK60DZ10.h	10192;"	d
NVICIP26	.\bsp\cpu\headers\MK60DZ10.h	10193;"	d
NVICIP27	.\bsp\cpu\headers\MK60DZ10.h	10194;"	d
NVICIP28	.\bsp\cpu\headers\MK60DZ10.h	10195;"	d
NVICIP29	.\bsp\cpu\headers\MK60DZ10.h	10196;"	d
NVICIP3	.\bsp\cpu\headers\MK60DZ10.h	10170;"	d
NVICIP30	.\bsp\cpu\headers\MK60DZ10.h	10197;"	d
NVICIP31	.\bsp\cpu\headers\MK60DZ10.h	10198;"	d
NVICIP32	.\bsp\cpu\headers\MK60DZ10.h	10199;"	d
NVICIP33	.\bsp\cpu\headers\MK60DZ10.h	10200;"	d
NVICIP34	.\bsp\cpu\headers\MK60DZ10.h	10201;"	d
NVICIP35	.\bsp\cpu\headers\MK60DZ10.h	10202;"	d
NVICIP36	.\bsp\cpu\headers\MK60DZ10.h	10203;"	d
NVICIP37	.\bsp\cpu\headers\MK60DZ10.h	10204;"	d
NVICIP38	.\bsp\cpu\headers\MK60DZ10.h	10205;"	d
NVICIP39	.\bsp\cpu\headers\MK60DZ10.h	10206;"	d
NVICIP4	.\bsp\cpu\headers\MK60DZ10.h	10171;"	d
NVICIP40	.\bsp\cpu\headers\MK60DZ10.h	10207;"	d
NVICIP41	.\bsp\cpu\headers\MK60DZ10.h	10208;"	d
NVICIP42	.\bsp\cpu\headers\MK60DZ10.h	10209;"	d
NVICIP43	.\bsp\cpu\headers\MK60DZ10.h	10210;"	d
NVICIP44	.\bsp\cpu\headers\MK60DZ10.h	10211;"	d
NVICIP45	.\bsp\cpu\headers\MK60DZ10.h	10212;"	d
NVICIP46	.\bsp\cpu\headers\MK60DZ10.h	10213;"	d
NVICIP47	.\bsp\cpu\headers\MK60DZ10.h	10214;"	d
NVICIP48	.\bsp\cpu\headers\MK60DZ10.h	10215;"	d
NVICIP49	.\bsp\cpu\headers\MK60DZ10.h	10216;"	d
NVICIP5	.\bsp\cpu\headers\MK60DZ10.h	10172;"	d
NVICIP50	.\bsp\cpu\headers\MK60DZ10.h	10217;"	d
NVICIP51	.\bsp\cpu\headers\MK60DZ10.h	10218;"	d
NVICIP52	.\bsp\cpu\headers\MK60DZ10.h	10219;"	d
NVICIP53	.\bsp\cpu\headers\MK60DZ10.h	10220;"	d
NVICIP54	.\bsp\cpu\headers\MK60DZ10.h	10221;"	d
NVICIP55	.\bsp\cpu\headers\MK60DZ10.h	10222;"	d
NVICIP56	.\bsp\cpu\headers\MK60DZ10.h	10223;"	d
NVICIP57	.\bsp\cpu\headers\MK60DZ10.h	10224;"	d
NVICIP58	.\bsp\cpu\headers\MK60DZ10.h	10225;"	d
NVICIP59	.\bsp\cpu\headers\MK60DZ10.h	10226;"	d
NVICIP6	.\bsp\cpu\headers\MK60DZ10.h	10173;"	d
NVICIP60	.\bsp\cpu\headers\MK60DZ10.h	10227;"	d
NVICIP61	.\bsp\cpu\headers\MK60DZ10.h	10228;"	d
NVICIP62	.\bsp\cpu\headers\MK60DZ10.h	10229;"	d
NVICIP63	.\bsp\cpu\headers\MK60DZ10.h	10230;"	d
NVICIP64	.\bsp\cpu\headers\MK60DZ10.h	10231;"	d
NVICIP65	.\bsp\cpu\headers\MK60DZ10.h	10232;"	d
NVICIP66	.\bsp\cpu\headers\MK60DZ10.h	10233;"	d
NVICIP67	.\bsp\cpu\headers\MK60DZ10.h	10234;"	d
NVICIP68	.\bsp\cpu\headers\MK60DZ10.h	10235;"	d
NVICIP69	.\bsp\cpu\headers\MK60DZ10.h	10236;"	d
NVICIP7	.\bsp\cpu\headers\MK60DZ10.h	10174;"	d
NVICIP70	.\bsp\cpu\headers\MK60DZ10.h	10237;"	d
NVICIP71	.\bsp\cpu\headers\MK60DZ10.h	10238;"	d
NVICIP72	.\bsp\cpu\headers\MK60DZ10.h	10239;"	d
NVICIP73	.\bsp\cpu\headers\MK60DZ10.h	10240;"	d
NVICIP74	.\bsp\cpu\headers\MK60DZ10.h	10241;"	d
NVICIP75	.\bsp\cpu\headers\MK60DZ10.h	10242;"	d
NVICIP76	.\bsp\cpu\headers\MK60DZ10.h	10243;"	d
NVICIP77	.\bsp\cpu\headers\MK60DZ10.h	10244;"	d
NVICIP78	.\bsp\cpu\headers\MK60DZ10.h	10245;"	d
NVICIP79	.\bsp\cpu\headers\MK60DZ10.h	10246;"	d
NVICIP8	.\bsp\cpu\headers\MK60DZ10.h	10175;"	d
NVICIP80	.\bsp\cpu\headers\MK60DZ10.h	10247;"	d
NVICIP81	.\bsp\cpu\headers\MK60DZ10.h	10248;"	d
NVICIP82	.\bsp\cpu\headers\MK60DZ10.h	10249;"	d
NVICIP83	.\bsp\cpu\headers\MK60DZ10.h	10250;"	d
NVICIP84	.\bsp\cpu\headers\MK60DZ10.h	10251;"	d
NVICIP85	.\bsp\cpu\headers\MK60DZ10.h	10252;"	d
NVICIP86	.\bsp\cpu\headers\MK60DZ10.h	10253;"	d
NVICIP87	.\bsp\cpu\headers\MK60DZ10.h	10254;"	d
NVICIP88	.\bsp\cpu\headers\MK60DZ10.h	10255;"	d
NVICIP89	.\bsp\cpu\headers\MK60DZ10.h	10256;"	d
NVICIP9	.\bsp\cpu\headers\MK60DZ10.h	10176;"	d
NVICIP90	.\bsp\cpu\headers\MK60DZ10.h	10257;"	d
NVICIP91	.\bsp\cpu\headers\MK60DZ10.h	10258;"	d
NVICIP92	.\bsp\cpu\headers\MK60DZ10.h	10259;"	d
NVICIP93	.\bsp\cpu\headers\MK60DZ10.h	10260;"	d
NVICIP94	.\bsp\cpu\headers\MK60DZ10.h	10261;"	d
NVICIP95	.\bsp\cpu\headers\MK60DZ10.h	10262;"	d
NVICIP96	.\bsp\cpu\headers\MK60DZ10.h	10263;"	d
NVICIP97	.\bsp\cpu\headers\MK60DZ10.h	10264;"	d
NVICIP98	.\bsp\cpu\headers\MK60DZ10.h	10265;"	d
NVICIP99	.\bsp\cpu\headers\MK60DZ10.h	10266;"	d
NVICISER0	.\bsp\cpu\headers\MK60DZ10.h	10147;"	d
NVICISER1	.\bsp\cpu\headers\MK60DZ10.h	10148;"	d
NVICISER2	.\bsp\cpu\headers\MK60DZ10.h	10149;"	d
NVICISER3	.\bsp\cpu\headers\MK60DZ10.h	10150;"	d
NVICISPR0	.\bsp\cpu\headers\MK60DZ10.h	10155;"	d
NVICISPR1	.\bsp\cpu\headers\MK60DZ10.h	10156;"	d
NVICISPR2	.\bsp\cpu\headers\MK60DZ10.h	10157;"	d
NVICISPR3	.\bsp\cpu\headers\MK60DZ10.h	10158;"	d
NVICSTIR	.\bsp\cpu\headers\MK60DZ10.h	10271;"	d
NVIC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10133;"	d
NVIC_IABR	.\bsp\cpu\headers\MK60DZ10.h	10278;"	d
NVIC_IABR_ACTIVE	.\bsp\cpu\headers\MK60DZ10.h	9807;"	d
NVIC_IABR_ACTIVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	9805;"	d
NVIC_IABR_ACTIVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9806;"	d
NVIC_IABR_REG	.\bsp\cpu\headers\MK60DZ10.h	9770;"	d
NVIC_ICER	.\bsp\cpu\headers\MK60DZ10.h	10275;"	d
NVIC_ICER_CLRENA	.\bsp\cpu\headers\MK60DZ10.h	9795;"	d
NVIC_ICER_CLRENA_MASK	.\bsp\cpu\headers\MK60DZ10.h	9793;"	d
NVIC_ICER_CLRENA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9794;"	d
NVIC_ICER_REG	.\bsp\cpu\headers\MK60DZ10.h	9767;"	d
NVIC_ICPR	.\bsp\cpu\headers\MK60DZ10.h	10277;"	d
NVIC_ICPR_CLRPEND	.\bsp\cpu\headers\MK60DZ10.h	9803;"	d
NVIC_ICPR_CLRPEND_MASK	.\bsp\cpu\headers\MK60DZ10.h	9801;"	d
NVIC_ICPR_CLRPEND_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9802;"	d
NVIC_ICPR_REG	.\bsp\cpu\headers\MK60DZ10.h	9769;"	d
NVIC_INT_CTRL	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^NVIC_INT_CTRL   EQU     0xE000ED04                              ; Interrupt control state register.$/;"	d
NVIC_INT_CTRL	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^NVIC_INT_CTRL   EQU     0xE000ED04                              ; Interrupt control state register.$/;"	d
NVIC_IP	.\bsp\cpu\headers\MK60DZ10.h	10279;"	d
NVIC_IP_PRI0	.\bsp\cpu\headers\MK60DZ10.h	9811;"	d
NVIC_IP_PRI0_MASK	.\bsp\cpu\headers\MK60DZ10.h	9809;"	d
NVIC_IP_PRI0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9810;"	d
NVIC_IP_PRI1	.\bsp\cpu\headers\MK60DZ10.h	9814;"	d
NVIC_IP_PRI10	.\bsp\cpu\headers\MK60DZ10.h	9841;"	d
NVIC_IP_PRI100	.\bsp\cpu\headers\MK60DZ10.h	10111;"	d
NVIC_IP_PRI100_MASK	.\bsp\cpu\headers\MK60DZ10.h	10109;"	d
NVIC_IP_PRI100_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10110;"	d
NVIC_IP_PRI101	.\bsp\cpu\headers\MK60DZ10.h	10114;"	d
NVIC_IP_PRI101_MASK	.\bsp\cpu\headers\MK60DZ10.h	10112;"	d
NVIC_IP_PRI101_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10113;"	d
NVIC_IP_PRI102	.\bsp\cpu\headers\MK60DZ10.h	10117;"	d
NVIC_IP_PRI102_MASK	.\bsp\cpu\headers\MK60DZ10.h	10115;"	d
NVIC_IP_PRI102_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10116;"	d
NVIC_IP_PRI103	.\bsp\cpu\headers\MK60DZ10.h	10120;"	d
NVIC_IP_PRI103_MASK	.\bsp\cpu\headers\MK60DZ10.h	10118;"	d
NVIC_IP_PRI103_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10119;"	d
NVIC_IP_PRI10_MASK	.\bsp\cpu\headers\MK60DZ10.h	9839;"	d
NVIC_IP_PRI10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9840;"	d
NVIC_IP_PRI11	.\bsp\cpu\headers\MK60DZ10.h	9844;"	d
NVIC_IP_PRI11_MASK	.\bsp\cpu\headers\MK60DZ10.h	9842;"	d
NVIC_IP_PRI11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9843;"	d
NVIC_IP_PRI12	.\bsp\cpu\headers\MK60DZ10.h	9847;"	d
NVIC_IP_PRI12_MASK	.\bsp\cpu\headers\MK60DZ10.h	9845;"	d
NVIC_IP_PRI12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9846;"	d
NVIC_IP_PRI13	.\bsp\cpu\headers\MK60DZ10.h	9850;"	d
NVIC_IP_PRI13_MASK	.\bsp\cpu\headers\MK60DZ10.h	9848;"	d
NVIC_IP_PRI13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9849;"	d
NVIC_IP_PRI14	.\bsp\cpu\headers\MK60DZ10.h	9853;"	d
NVIC_IP_PRI14_MASK	.\bsp\cpu\headers\MK60DZ10.h	9851;"	d
NVIC_IP_PRI14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9852;"	d
NVIC_IP_PRI15	.\bsp\cpu\headers\MK60DZ10.h	9856;"	d
NVIC_IP_PRI15_MASK	.\bsp\cpu\headers\MK60DZ10.h	9854;"	d
NVIC_IP_PRI15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9855;"	d
NVIC_IP_PRI16	.\bsp\cpu\headers\MK60DZ10.h	9859;"	d
NVIC_IP_PRI16_MASK	.\bsp\cpu\headers\MK60DZ10.h	9857;"	d
NVIC_IP_PRI16_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9858;"	d
NVIC_IP_PRI17	.\bsp\cpu\headers\MK60DZ10.h	9862;"	d
NVIC_IP_PRI17_MASK	.\bsp\cpu\headers\MK60DZ10.h	9860;"	d
NVIC_IP_PRI17_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9861;"	d
NVIC_IP_PRI18	.\bsp\cpu\headers\MK60DZ10.h	9865;"	d
NVIC_IP_PRI18_MASK	.\bsp\cpu\headers\MK60DZ10.h	9863;"	d
NVIC_IP_PRI18_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9864;"	d
NVIC_IP_PRI19	.\bsp\cpu\headers\MK60DZ10.h	9868;"	d
NVIC_IP_PRI19_MASK	.\bsp\cpu\headers\MK60DZ10.h	9866;"	d
NVIC_IP_PRI19_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9867;"	d
NVIC_IP_PRI1_MASK	.\bsp\cpu\headers\MK60DZ10.h	9812;"	d
NVIC_IP_PRI1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9813;"	d
NVIC_IP_PRI2	.\bsp\cpu\headers\MK60DZ10.h	9817;"	d
NVIC_IP_PRI20	.\bsp\cpu\headers\MK60DZ10.h	9871;"	d
NVIC_IP_PRI20_MASK	.\bsp\cpu\headers\MK60DZ10.h	9869;"	d
NVIC_IP_PRI20_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9870;"	d
NVIC_IP_PRI21	.\bsp\cpu\headers\MK60DZ10.h	9874;"	d
NVIC_IP_PRI21_MASK	.\bsp\cpu\headers\MK60DZ10.h	9872;"	d
NVIC_IP_PRI21_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9873;"	d
NVIC_IP_PRI22	.\bsp\cpu\headers\MK60DZ10.h	9877;"	d
NVIC_IP_PRI22_MASK	.\bsp\cpu\headers\MK60DZ10.h	9875;"	d
NVIC_IP_PRI22_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9876;"	d
NVIC_IP_PRI23	.\bsp\cpu\headers\MK60DZ10.h	9880;"	d
NVIC_IP_PRI23_MASK	.\bsp\cpu\headers\MK60DZ10.h	9878;"	d
NVIC_IP_PRI23_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9879;"	d
NVIC_IP_PRI24	.\bsp\cpu\headers\MK60DZ10.h	9883;"	d
NVIC_IP_PRI24_MASK	.\bsp\cpu\headers\MK60DZ10.h	9881;"	d
NVIC_IP_PRI24_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9882;"	d
NVIC_IP_PRI25	.\bsp\cpu\headers\MK60DZ10.h	9886;"	d
NVIC_IP_PRI25_MASK	.\bsp\cpu\headers\MK60DZ10.h	9884;"	d
NVIC_IP_PRI25_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9885;"	d
NVIC_IP_PRI26	.\bsp\cpu\headers\MK60DZ10.h	9889;"	d
NVIC_IP_PRI26_MASK	.\bsp\cpu\headers\MK60DZ10.h	9887;"	d
NVIC_IP_PRI26_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9888;"	d
NVIC_IP_PRI27	.\bsp\cpu\headers\MK60DZ10.h	9892;"	d
NVIC_IP_PRI27_MASK	.\bsp\cpu\headers\MK60DZ10.h	9890;"	d
NVIC_IP_PRI27_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9891;"	d
NVIC_IP_PRI28	.\bsp\cpu\headers\MK60DZ10.h	9895;"	d
NVIC_IP_PRI28_MASK	.\bsp\cpu\headers\MK60DZ10.h	9893;"	d
NVIC_IP_PRI28_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9894;"	d
NVIC_IP_PRI29	.\bsp\cpu\headers\MK60DZ10.h	9898;"	d
NVIC_IP_PRI29_MASK	.\bsp\cpu\headers\MK60DZ10.h	9896;"	d
NVIC_IP_PRI29_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9897;"	d
NVIC_IP_PRI2_MASK	.\bsp\cpu\headers\MK60DZ10.h	9815;"	d
NVIC_IP_PRI2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9816;"	d
NVIC_IP_PRI3	.\bsp\cpu\headers\MK60DZ10.h	9820;"	d
NVIC_IP_PRI30	.\bsp\cpu\headers\MK60DZ10.h	9901;"	d
NVIC_IP_PRI30_MASK	.\bsp\cpu\headers\MK60DZ10.h	9899;"	d
NVIC_IP_PRI30_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9900;"	d
NVIC_IP_PRI31	.\bsp\cpu\headers\MK60DZ10.h	9904;"	d
NVIC_IP_PRI31_MASK	.\bsp\cpu\headers\MK60DZ10.h	9902;"	d
NVIC_IP_PRI31_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9903;"	d
NVIC_IP_PRI32	.\bsp\cpu\headers\MK60DZ10.h	9907;"	d
NVIC_IP_PRI32_MASK	.\bsp\cpu\headers\MK60DZ10.h	9905;"	d
NVIC_IP_PRI32_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9906;"	d
NVIC_IP_PRI33	.\bsp\cpu\headers\MK60DZ10.h	9910;"	d
NVIC_IP_PRI33_MASK	.\bsp\cpu\headers\MK60DZ10.h	9908;"	d
NVIC_IP_PRI33_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9909;"	d
NVIC_IP_PRI34	.\bsp\cpu\headers\MK60DZ10.h	9913;"	d
NVIC_IP_PRI34_MASK	.\bsp\cpu\headers\MK60DZ10.h	9911;"	d
NVIC_IP_PRI34_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9912;"	d
NVIC_IP_PRI35	.\bsp\cpu\headers\MK60DZ10.h	9916;"	d
NVIC_IP_PRI35_MASK	.\bsp\cpu\headers\MK60DZ10.h	9914;"	d
NVIC_IP_PRI35_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9915;"	d
NVIC_IP_PRI36	.\bsp\cpu\headers\MK60DZ10.h	9919;"	d
NVIC_IP_PRI36_MASK	.\bsp\cpu\headers\MK60DZ10.h	9917;"	d
NVIC_IP_PRI36_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9918;"	d
NVIC_IP_PRI37	.\bsp\cpu\headers\MK60DZ10.h	9922;"	d
NVIC_IP_PRI37_MASK	.\bsp\cpu\headers\MK60DZ10.h	9920;"	d
NVIC_IP_PRI37_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9921;"	d
NVIC_IP_PRI38	.\bsp\cpu\headers\MK60DZ10.h	9925;"	d
NVIC_IP_PRI38_MASK	.\bsp\cpu\headers\MK60DZ10.h	9923;"	d
NVIC_IP_PRI38_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9924;"	d
NVIC_IP_PRI39	.\bsp\cpu\headers\MK60DZ10.h	9928;"	d
NVIC_IP_PRI39_MASK	.\bsp\cpu\headers\MK60DZ10.h	9926;"	d
NVIC_IP_PRI39_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9927;"	d
NVIC_IP_PRI3_MASK	.\bsp\cpu\headers\MK60DZ10.h	9818;"	d
NVIC_IP_PRI3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9819;"	d
NVIC_IP_PRI4	.\bsp\cpu\headers\MK60DZ10.h	9823;"	d
NVIC_IP_PRI40	.\bsp\cpu\headers\MK60DZ10.h	9931;"	d
NVIC_IP_PRI40_MASK	.\bsp\cpu\headers\MK60DZ10.h	9929;"	d
NVIC_IP_PRI40_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9930;"	d
NVIC_IP_PRI41	.\bsp\cpu\headers\MK60DZ10.h	9934;"	d
NVIC_IP_PRI41_MASK	.\bsp\cpu\headers\MK60DZ10.h	9932;"	d
NVIC_IP_PRI41_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9933;"	d
NVIC_IP_PRI42	.\bsp\cpu\headers\MK60DZ10.h	9937;"	d
NVIC_IP_PRI42_MASK	.\bsp\cpu\headers\MK60DZ10.h	9935;"	d
NVIC_IP_PRI42_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9936;"	d
NVIC_IP_PRI43	.\bsp\cpu\headers\MK60DZ10.h	9940;"	d
NVIC_IP_PRI43_MASK	.\bsp\cpu\headers\MK60DZ10.h	9938;"	d
NVIC_IP_PRI43_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9939;"	d
NVIC_IP_PRI44	.\bsp\cpu\headers\MK60DZ10.h	9943;"	d
NVIC_IP_PRI44_MASK	.\bsp\cpu\headers\MK60DZ10.h	9941;"	d
NVIC_IP_PRI44_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9942;"	d
NVIC_IP_PRI45	.\bsp\cpu\headers\MK60DZ10.h	9946;"	d
NVIC_IP_PRI45_MASK	.\bsp\cpu\headers\MK60DZ10.h	9944;"	d
NVIC_IP_PRI45_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9945;"	d
NVIC_IP_PRI46	.\bsp\cpu\headers\MK60DZ10.h	9949;"	d
NVIC_IP_PRI46_MASK	.\bsp\cpu\headers\MK60DZ10.h	9947;"	d
NVIC_IP_PRI46_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9948;"	d
NVIC_IP_PRI47	.\bsp\cpu\headers\MK60DZ10.h	9952;"	d
NVIC_IP_PRI47_MASK	.\bsp\cpu\headers\MK60DZ10.h	9950;"	d
NVIC_IP_PRI47_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9951;"	d
NVIC_IP_PRI48	.\bsp\cpu\headers\MK60DZ10.h	9955;"	d
NVIC_IP_PRI48_MASK	.\bsp\cpu\headers\MK60DZ10.h	9953;"	d
NVIC_IP_PRI48_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9954;"	d
NVIC_IP_PRI49	.\bsp\cpu\headers\MK60DZ10.h	9958;"	d
NVIC_IP_PRI49_MASK	.\bsp\cpu\headers\MK60DZ10.h	9956;"	d
NVIC_IP_PRI49_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9957;"	d
NVIC_IP_PRI4_MASK	.\bsp\cpu\headers\MK60DZ10.h	9821;"	d
NVIC_IP_PRI4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9822;"	d
NVIC_IP_PRI5	.\bsp\cpu\headers\MK60DZ10.h	9826;"	d
NVIC_IP_PRI50	.\bsp\cpu\headers\MK60DZ10.h	9961;"	d
NVIC_IP_PRI50_MASK	.\bsp\cpu\headers\MK60DZ10.h	9959;"	d
NVIC_IP_PRI50_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9960;"	d
NVIC_IP_PRI51	.\bsp\cpu\headers\MK60DZ10.h	9964;"	d
NVIC_IP_PRI51_MASK	.\bsp\cpu\headers\MK60DZ10.h	9962;"	d
NVIC_IP_PRI51_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9963;"	d
NVIC_IP_PRI52	.\bsp\cpu\headers\MK60DZ10.h	9967;"	d
NVIC_IP_PRI52_MASK	.\bsp\cpu\headers\MK60DZ10.h	9965;"	d
NVIC_IP_PRI52_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9966;"	d
NVIC_IP_PRI53	.\bsp\cpu\headers\MK60DZ10.h	9970;"	d
NVIC_IP_PRI53_MASK	.\bsp\cpu\headers\MK60DZ10.h	9968;"	d
NVIC_IP_PRI53_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9969;"	d
NVIC_IP_PRI54	.\bsp\cpu\headers\MK60DZ10.h	9973;"	d
NVIC_IP_PRI54_MASK	.\bsp\cpu\headers\MK60DZ10.h	9971;"	d
NVIC_IP_PRI54_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9972;"	d
NVIC_IP_PRI55	.\bsp\cpu\headers\MK60DZ10.h	9976;"	d
NVIC_IP_PRI55_MASK	.\bsp\cpu\headers\MK60DZ10.h	9974;"	d
NVIC_IP_PRI55_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9975;"	d
NVIC_IP_PRI56	.\bsp\cpu\headers\MK60DZ10.h	9979;"	d
NVIC_IP_PRI56_MASK	.\bsp\cpu\headers\MK60DZ10.h	9977;"	d
NVIC_IP_PRI56_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9978;"	d
NVIC_IP_PRI57	.\bsp\cpu\headers\MK60DZ10.h	9982;"	d
NVIC_IP_PRI57_MASK	.\bsp\cpu\headers\MK60DZ10.h	9980;"	d
NVIC_IP_PRI57_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9981;"	d
NVIC_IP_PRI58	.\bsp\cpu\headers\MK60DZ10.h	9985;"	d
NVIC_IP_PRI58_MASK	.\bsp\cpu\headers\MK60DZ10.h	9983;"	d
NVIC_IP_PRI58_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9984;"	d
NVIC_IP_PRI59	.\bsp\cpu\headers\MK60DZ10.h	9988;"	d
NVIC_IP_PRI59_MASK	.\bsp\cpu\headers\MK60DZ10.h	9986;"	d
NVIC_IP_PRI59_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9987;"	d
NVIC_IP_PRI5_MASK	.\bsp\cpu\headers\MK60DZ10.h	9824;"	d
NVIC_IP_PRI5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9825;"	d
NVIC_IP_PRI6	.\bsp\cpu\headers\MK60DZ10.h	9829;"	d
NVIC_IP_PRI60	.\bsp\cpu\headers\MK60DZ10.h	9991;"	d
NVIC_IP_PRI60_MASK	.\bsp\cpu\headers\MK60DZ10.h	9989;"	d
NVIC_IP_PRI60_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9990;"	d
NVIC_IP_PRI61	.\bsp\cpu\headers\MK60DZ10.h	9994;"	d
NVIC_IP_PRI61_MASK	.\bsp\cpu\headers\MK60DZ10.h	9992;"	d
NVIC_IP_PRI61_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9993;"	d
NVIC_IP_PRI62	.\bsp\cpu\headers\MK60DZ10.h	9997;"	d
NVIC_IP_PRI62_MASK	.\bsp\cpu\headers\MK60DZ10.h	9995;"	d
NVIC_IP_PRI62_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9996;"	d
NVIC_IP_PRI63	.\bsp\cpu\headers\MK60DZ10.h	10000;"	d
NVIC_IP_PRI63_MASK	.\bsp\cpu\headers\MK60DZ10.h	9998;"	d
NVIC_IP_PRI63_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9999;"	d
NVIC_IP_PRI64	.\bsp\cpu\headers\MK60DZ10.h	10003;"	d
NVIC_IP_PRI64_MASK	.\bsp\cpu\headers\MK60DZ10.h	10001;"	d
NVIC_IP_PRI64_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10002;"	d
NVIC_IP_PRI65	.\bsp\cpu\headers\MK60DZ10.h	10006;"	d
NVIC_IP_PRI65_MASK	.\bsp\cpu\headers\MK60DZ10.h	10004;"	d
NVIC_IP_PRI65_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10005;"	d
NVIC_IP_PRI66	.\bsp\cpu\headers\MK60DZ10.h	10009;"	d
NVIC_IP_PRI66_MASK	.\bsp\cpu\headers\MK60DZ10.h	10007;"	d
NVIC_IP_PRI66_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10008;"	d
NVIC_IP_PRI67	.\bsp\cpu\headers\MK60DZ10.h	10012;"	d
NVIC_IP_PRI67_MASK	.\bsp\cpu\headers\MK60DZ10.h	10010;"	d
NVIC_IP_PRI67_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10011;"	d
NVIC_IP_PRI68	.\bsp\cpu\headers\MK60DZ10.h	10015;"	d
NVIC_IP_PRI68_MASK	.\bsp\cpu\headers\MK60DZ10.h	10013;"	d
NVIC_IP_PRI68_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10014;"	d
NVIC_IP_PRI69	.\bsp\cpu\headers\MK60DZ10.h	10018;"	d
NVIC_IP_PRI69_MASK	.\bsp\cpu\headers\MK60DZ10.h	10016;"	d
NVIC_IP_PRI69_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10017;"	d
NVIC_IP_PRI6_MASK	.\bsp\cpu\headers\MK60DZ10.h	9827;"	d
NVIC_IP_PRI6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9828;"	d
NVIC_IP_PRI7	.\bsp\cpu\headers\MK60DZ10.h	9832;"	d
NVIC_IP_PRI70	.\bsp\cpu\headers\MK60DZ10.h	10021;"	d
NVIC_IP_PRI70_MASK	.\bsp\cpu\headers\MK60DZ10.h	10019;"	d
NVIC_IP_PRI70_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10020;"	d
NVIC_IP_PRI71	.\bsp\cpu\headers\MK60DZ10.h	10024;"	d
NVIC_IP_PRI71_MASK	.\bsp\cpu\headers\MK60DZ10.h	10022;"	d
NVIC_IP_PRI71_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10023;"	d
NVIC_IP_PRI72	.\bsp\cpu\headers\MK60DZ10.h	10027;"	d
NVIC_IP_PRI72_MASK	.\bsp\cpu\headers\MK60DZ10.h	10025;"	d
NVIC_IP_PRI72_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10026;"	d
NVIC_IP_PRI73	.\bsp\cpu\headers\MK60DZ10.h	10030;"	d
NVIC_IP_PRI73_MASK	.\bsp\cpu\headers\MK60DZ10.h	10028;"	d
NVIC_IP_PRI73_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10029;"	d
NVIC_IP_PRI74	.\bsp\cpu\headers\MK60DZ10.h	10033;"	d
NVIC_IP_PRI74_MASK	.\bsp\cpu\headers\MK60DZ10.h	10031;"	d
NVIC_IP_PRI74_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10032;"	d
NVIC_IP_PRI75	.\bsp\cpu\headers\MK60DZ10.h	10036;"	d
NVIC_IP_PRI75_MASK	.\bsp\cpu\headers\MK60DZ10.h	10034;"	d
NVIC_IP_PRI75_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10035;"	d
NVIC_IP_PRI76	.\bsp\cpu\headers\MK60DZ10.h	10039;"	d
NVIC_IP_PRI76_MASK	.\bsp\cpu\headers\MK60DZ10.h	10037;"	d
NVIC_IP_PRI76_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10038;"	d
NVIC_IP_PRI77	.\bsp\cpu\headers\MK60DZ10.h	10042;"	d
NVIC_IP_PRI77_MASK	.\bsp\cpu\headers\MK60DZ10.h	10040;"	d
NVIC_IP_PRI77_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10041;"	d
NVIC_IP_PRI78	.\bsp\cpu\headers\MK60DZ10.h	10045;"	d
NVIC_IP_PRI78_MASK	.\bsp\cpu\headers\MK60DZ10.h	10043;"	d
NVIC_IP_PRI78_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10044;"	d
NVIC_IP_PRI79	.\bsp\cpu\headers\MK60DZ10.h	10048;"	d
NVIC_IP_PRI79_MASK	.\bsp\cpu\headers\MK60DZ10.h	10046;"	d
NVIC_IP_PRI79_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10047;"	d
NVIC_IP_PRI7_MASK	.\bsp\cpu\headers\MK60DZ10.h	9830;"	d
NVIC_IP_PRI7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9831;"	d
NVIC_IP_PRI8	.\bsp\cpu\headers\MK60DZ10.h	9835;"	d
NVIC_IP_PRI80	.\bsp\cpu\headers\MK60DZ10.h	10051;"	d
NVIC_IP_PRI80_MASK	.\bsp\cpu\headers\MK60DZ10.h	10049;"	d
NVIC_IP_PRI80_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10050;"	d
NVIC_IP_PRI81	.\bsp\cpu\headers\MK60DZ10.h	10054;"	d
NVIC_IP_PRI81_MASK	.\bsp\cpu\headers\MK60DZ10.h	10052;"	d
NVIC_IP_PRI81_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10053;"	d
NVIC_IP_PRI82	.\bsp\cpu\headers\MK60DZ10.h	10057;"	d
NVIC_IP_PRI82_MASK	.\bsp\cpu\headers\MK60DZ10.h	10055;"	d
NVIC_IP_PRI82_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10056;"	d
NVIC_IP_PRI83	.\bsp\cpu\headers\MK60DZ10.h	10060;"	d
NVIC_IP_PRI83_MASK	.\bsp\cpu\headers\MK60DZ10.h	10058;"	d
NVIC_IP_PRI83_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10059;"	d
NVIC_IP_PRI84	.\bsp\cpu\headers\MK60DZ10.h	10063;"	d
NVIC_IP_PRI84_MASK	.\bsp\cpu\headers\MK60DZ10.h	10061;"	d
NVIC_IP_PRI84_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10062;"	d
NVIC_IP_PRI85	.\bsp\cpu\headers\MK60DZ10.h	10066;"	d
NVIC_IP_PRI85_MASK	.\bsp\cpu\headers\MK60DZ10.h	10064;"	d
NVIC_IP_PRI85_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10065;"	d
NVIC_IP_PRI86	.\bsp\cpu\headers\MK60DZ10.h	10069;"	d
NVIC_IP_PRI86_MASK	.\bsp\cpu\headers\MK60DZ10.h	10067;"	d
NVIC_IP_PRI86_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10068;"	d
NVIC_IP_PRI87	.\bsp\cpu\headers\MK60DZ10.h	10072;"	d
NVIC_IP_PRI87_MASK	.\bsp\cpu\headers\MK60DZ10.h	10070;"	d
NVIC_IP_PRI87_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10071;"	d
NVIC_IP_PRI88	.\bsp\cpu\headers\MK60DZ10.h	10075;"	d
NVIC_IP_PRI88_MASK	.\bsp\cpu\headers\MK60DZ10.h	10073;"	d
NVIC_IP_PRI88_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10074;"	d
NVIC_IP_PRI89	.\bsp\cpu\headers\MK60DZ10.h	10078;"	d
NVIC_IP_PRI89_MASK	.\bsp\cpu\headers\MK60DZ10.h	10076;"	d
NVIC_IP_PRI89_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10077;"	d
NVIC_IP_PRI8_MASK	.\bsp\cpu\headers\MK60DZ10.h	9833;"	d
NVIC_IP_PRI8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9834;"	d
NVIC_IP_PRI9	.\bsp\cpu\headers\MK60DZ10.h	9838;"	d
NVIC_IP_PRI90	.\bsp\cpu\headers\MK60DZ10.h	10081;"	d
NVIC_IP_PRI90_MASK	.\bsp\cpu\headers\MK60DZ10.h	10079;"	d
NVIC_IP_PRI90_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10080;"	d
NVIC_IP_PRI91	.\bsp\cpu\headers\MK60DZ10.h	10084;"	d
NVIC_IP_PRI91_MASK	.\bsp\cpu\headers\MK60DZ10.h	10082;"	d
NVIC_IP_PRI91_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10083;"	d
NVIC_IP_PRI92	.\bsp\cpu\headers\MK60DZ10.h	10087;"	d
NVIC_IP_PRI92_MASK	.\bsp\cpu\headers\MK60DZ10.h	10085;"	d
NVIC_IP_PRI92_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10086;"	d
NVIC_IP_PRI93	.\bsp\cpu\headers\MK60DZ10.h	10090;"	d
NVIC_IP_PRI93_MASK	.\bsp\cpu\headers\MK60DZ10.h	10088;"	d
NVIC_IP_PRI93_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10089;"	d
NVIC_IP_PRI94	.\bsp\cpu\headers\MK60DZ10.h	10093;"	d
NVIC_IP_PRI94_MASK	.\bsp\cpu\headers\MK60DZ10.h	10091;"	d
NVIC_IP_PRI94_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10092;"	d
NVIC_IP_PRI95	.\bsp\cpu\headers\MK60DZ10.h	10096;"	d
NVIC_IP_PRI95_MASK	.\bsp\cpu\headers\MK60DZ10.h	10094;"	d
NVIC_IP_PRI95_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10095;"	d
NVIC_IP_PRI96	.\bsp\cpu\headers\MK60DZ10.h	10099;"	d
NVIC_IP_PRI96_MASK	.\bsp\cpu\headers\MK60DZ10.h	10097;"	d
NVIC_IP_PRI96_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10098;"	d
NVIC_IP_PRI97	.\bsp\cpu\headers\MK60DZ10.h	10102;"	d
NVIC_IP_PRI97_MASK	.\bsp\cpu\headers\MK60DZ10.h	10100;"	d
NVIC_IP_PRI97_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10101;"	d
NVIC_IP_PRI98	.\bsp\cpu\headers\MK60DZ10.h	10105;"	d
NVIC_IP_PRI98_MASK	.\bsp\cpu\headers\MK60DZ10.h	10103;"	d
NVIC_IP_PRI98_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10104;"	d
NVIC_IP_PRI99	.\bsp\cpu\headers\MK60DZ10.h	10108;"	d
NVIC_IP_PRI99_MASK	.\bsp\cpu\headers\MK60DZ10.h	10106;"	d
NVIC_IP_PRI99_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10107;"	d
NVIC_IP_PRI9_MASK	.\bsp\cpu\headers\MK60DZ10.h	9836;"	d
NVIC_IP_PRI9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9837;"	d
NVIC_IP_REG	.\bsp\cpu\headers\MK60DZ10.h	9771;"	d
NVIC_ISER	.\bsp\cpu\headers\MK60DZ10.h	10274;"	d
NVIC_ISER_REG	.\bsp\cpu\headers\MK60DZ10.h	9766;"	d
NVIC_ISER_SETENA	.\bsp\cpu\headers\MK60DZ10.h	9791;"	d
NVIC_ISER_SETENA_MASK	.\bsp\cpu\headers\MK60DZ10.h	9789;"	d
NVIC_ISER_SETENA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9790;"	d
NVIC_ISPR	.\bsp\cpu\headers\MK60DZ10.h	10276;"	d
NVIC_ISPR_REG	.\bsp\cpu\headers\MK60DZ10.h	9768;"	d
NVIC_ISPR_SETPEND	.\bsp\cpu\headers\MK60DZ10.h	9799;"	d
NVIC_ISPR_SETPEND_MASK	.\bsp\cpu\headers\MK60DZ10.h	9797;"	d
NVIC_ISPR_SETPEND_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	9798;"	d
NVIC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct NVIC_MemMap {$/;"	s
NVIC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NVIC_PENDSVSET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^NVIC_PENDSVSET  EQU     0x10000000                              ; Value to trigger PendSV exception.$/;"	d
NVIC_PENDSVSET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^NVIC_PENDSVSET  EQU     0x10000000                              ; Value to trigger PendSV exception.$/;"	d
NVIC_PENDSV_PRI	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^NVIC_PENDSV_PRI EQU           0xFF                              ; PendSV priority value (lowest).$/;"	d
NVIC_PENDSV_PRI	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^NVIC_PENDSV_PRI EQU           0xFF                              ; PendSV priority value (lowest).$/;"	d
NVIC_STIR	.\bsp\cpu\headers\MK60DZ10.h	10280;"	d
NVIC_STIR_INTID	.\bsp\cpu\headers\MK60DZ10.h	10124;"	d
NVIC_STIR_INTID_MASK	.\bsp\cpu\headers\MK60DZ10.h	10122;"	d
NVIC_STIR_INTID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10123;"	d
NVIC_STIR_REG	.\bsp\cpu\headers\MK60DZ10.h	9772;"	d
NVIC_SYSPRI14	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^NVIC_SYSPRI14   EQU     0xE000ED22                              ; System priority register (priority 14).$/;"	d
NVIC_SYSPRI14	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^NVIC_SYSPRI14   EQU     0xE000ED22                              ; System priority register (priority 14).$/;"	d
NV_BACKKEY0	.\bsp\cpu\headers\MK60DZ10.h	7145;"	d
NV_BACKKEY0_KEY	.\bsp\cpu\headers\MK60DZ10.h	7064;"	d
NV_BACKKEY0_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7062;"	d
NV_BACKKEY0_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7063;"	d
NV_BACKKEY0_REG	.\bsp\cpu\headers\MK60DZ10.h	7021;"	d
NV_BACKKEY1	.\bsp\cpu\headers\MK60DZ10.h	7146;"	d
NV_BACKKEY1_KEY	.\bsp\cpu\headers\MK60DZ10.h	7060;"	d
NV_BACKKEY1_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7058;"	d
NV_BACKKEY1_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7059;"	d
NV_BACKKEY1_REG	.\bsp\cpu\headers\MK60DZ10.h	7020;"	d
NV_BACKKEY2	.\bsp\cpu\headers\MK60DZ10.h	7147;"	d
NV_BACKKEY2_KEY	.\bsp\cpu\headers\MK60DZ10.h	7056;"	d
NV_BACKKEY2_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7054;"	d
NV_BACKKEY2_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7055;"	d
NV_BACKKEY2_REG	.\bsp\cpu\headers\MK60DZ10.h	7019;"	d
NV_BACKKEY3	.\bsp\cpu\headers\MK60DZ10.h	7148;"	d
NV_BACKKEY3_KEY	.\bsp\cpu\headers\MK60DZ10.h	7052;"	d
NV_BACKKEY3_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7050;"	d
NV_BACKKEY3_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7051;"	d
NV_BACKKEY3_REG	.\bsp\cpu\headers\MK60DZ10.h	7018;"	d
NV_BACKKEY4	.\bsp\cpu\headers\MK60DZ10.h	7149;"	d
NV_BACKKEY4_KEY	.\bsp\cpu\headers\MK60DZ10.h	7080;"	d
NV_BACKKEY4_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7078;"	d
NV_BACKKEY4_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7079;"	d
NV_BACKKEY4_REG	.\bsp\cpu\headers\MK60DZ10.h	7025;"	d
NV_BACKKEY5	.\bsp\cpu\headers\MK60DZ10.h	7150;"	d
NV_BACKKEY5_KEY	.\bsp\cpu\headers\MK60DZ10.h	7076;"	d
NV_BACKKEY5_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7074;"	d
NV_BACKKEY5_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7075;"	d
NV_BACKKEY5_REG	.\bsp\cpu\headers\MK60DZ10.h	7024;"	d
NV_BACKKEY6	.\bsp\cpu\headers\MK60DZ10.h	7151;"	d
NV_BACKKEY6_KEY	.\bsp\cpu\headers\MK60DZ10.h	7072;"	d
NV_BACKKEY6_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7070;"	d
NV_BACKKEY6_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7071;"	d
NV_BACKKEY6_REG	.\bsp\cpu\headers\MK60DZ10.h	7023;"	d
NV_BACKKEY7	.\bsp\cpu\headers\MK60DZ10.h	7152;"	d
NV_BACKKEY7_KEY	.\bsp\cpu\headers\MK60DZ10.h	7068;"	d
NV_BACKKEY7_KEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	7066;"	d
NV_BACKKEY7_KEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7067;"	d
NV_BACKKEY7_REG	.\bsp\cpu\headers\MK60DZ10.h	7022;"	d
NV_FDPROT	.\bsp\cpu\headers\MK60DZ10.h	7157;"	d
NV_FDPROT_DPROT	.\bsp\cpu\headers\MK60DZ10.h	7122;"	d
NV_FDPROT_DPROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7120;"	d
NV_FDPROT_DPROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7121;"	d
NV_FDPROT_REG	.\bsp\cpu\headers\MK60DZ10.h	7033;"	d
NV_FEPROT	.\bsp\cpu\headers\MK60DZ10.h	7158;"	d
NV_FEPROT_EPROT	.\bsp\cpu\headers\MK60DZ10.h	7118;"	d
NV_FEPROT_EPROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7116;"	d
NV_FEPROT_EPROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7117;"	d
NV_FEPROT_REG	.\bsp\cpu\headers\MK60DZ10.h	7032;"	d
NV_FOPT	.\bsp\cpu\headers\MK60DZ10.h	7159;"	d
NV_FOPT_EZPORT_DIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	7113;"	d
NV_FOPT_EZPORT_DIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7114;"	d
NV_FOPT_LPBOOT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7111;"	d
NV_FOPT_LPBOOT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7112;"	d
NV_FOPT_REG	.\bsp\cpu\headers\MK60DZ10.h	7031;"	d
NV_FPROT0	.\bsp\cpu\headers\MK60DZ10.h	7156;"	d
NV_FPROT0_PROT	.\bsp\cpu\headers\MK60DZ10.h	7096;"	d
NV_FPROT0_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7094;"	d
NV_FPROT0_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7095;"	d
NV_FPROT0_REG	.\bsp\cpu\headers\MK60DZ10.h	7029;"	d
NV_FPROT1	.\bsp\cpu\headers\MK60DZ10.h	7155;"	d
NV_FPROT1_PROT	.\bsp\cpu\headers\MK60DZ10.h	7092;"	d
NV_FPROT1_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7090;"	d
NV_FPROT1_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7091;"	d
NV_FPROT1_REG	.\bsp\cpu\headers\MK60DZ10.h	7028;"	d
NV_FPROT2	.\bsp\cpu\headers\MK60DZ10.h	7154;"	d
NV_FPROT2_PROT	.\bsp\cpu\headers\MK60DZ10.h	7088;"	d
NV_FPROT2_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7086;"	d
NV_FPROT2_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7087;"	d
NV_FPROT2_REG	.\bsp\cpu\headers\MK60DZ10.h	7027;"	d
NV_FPROT3	.\bsp\cpu\headers\MK60DZ10.h	7153;"	d
NV_FPROT3_PROT	.\bsp\cpu\headers\MK60DZ10.h	7084;"	d
NV_FPROT3_PROT_MASK	.\bsp\cpu\headers\MK60DZ10.h	7082;"	d
NV_FPROT3_PROT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7083;"	d
NV_FPROT3_REG	.\bsp\cpu\headers\MK60DZ10.h	7026;"	d
NV_FSEC	.\bsp\cpu\headers\MK60DZ10.h	7160;"	d
NV_FSEC_FSLACC	.\bsp\cpu\headers\MK60DZ10.h	7103;"	d
NV_FSEC_FSLACC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7101;"	d
NV_FSEC_FSLACC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7102;"	d
NV_FSEC_KEYEN	.\bsp\cpu\headers\MK60DZ10.h	7109;"	d
NV_FSEC_KEYEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7107;"	d
NV_FSEC_KEYEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7108;"	d
NV_FSEC_MEEN	.\bsp\cpu\headers\MK60DZ10.h	7106;"	d
NV_FSEC_MEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	7104;"	d
NV_FSEC_MEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7105;"	d
NV_FSEC_REG	.\bsp\cpu\headers\MK60DZ10.h	7030;"	d
NV_FSEC_SEC	.\bsp\cpu\headers\MK60DZ10.h	7100;"	d
NV_FSEC_SEC_MASK	.\bsp\cpu\headers\MK60DZ10.h	7098;"	d
NV_FSEC_SEC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	7099;"	d
NV_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct NV_MemMap {$/;"	s
NV_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *NV_MemMapPtr;$/;"	t
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;                           \/* Name to give the timer                                 *\/$/;"	m	struct:os_tmr
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;                           \/* Pointer to Event Flag Name (NUL terminated ASCII)      *\/$/;"	m	struct:os_flag_grp
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;                           \/* Pointer to Message Queue Name (NUL terminated ASCII)   *\/$/;"	m	struct:os_q
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;                           \/* Pointer to Mutex Name (NUL terminated ASCII)           *\/$/;"	m	struct:os_mutex
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;                           \/* Pointer to Semaphore Name (NUL terminated ASCII)       *\/$/;"	m	struct:os_sem
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;                           \/* Pointer to task name                                   *\/$/;"	m	struct:os_tcb
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;$/;"	m	struct:os_mem
NamePtr	.\uCOS-III\Source\os.h	/^    CPU_CHAR            *NamePtr;$/;"	m	struct:os_pend_obj
NbrEntries	.\uCOS-III\Source\os.h	/^    OS_MSG_QTY           NbrEntries;                        \/* Current number of entries in the queue                 *\/$/;"	m	struct:os_msg_q
NbrEntries	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           NbrEntries;                        \/* Current number of entries in the tick spoke            *\/$/;"	m	struct:os_tick_spoke
NbrEntries	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           NbrEntries;                        \/* Number of entries             at selected priority     *\/$/;"	m	struct:os_rdy_list
NbrEntries	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           NbrEntries;$/;"	m	struct:os_pend_list
NbrEntries	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           NbrEntries;$/;"	m	struct:os_tmr_spoke
NbrEntriesMax	.\uCOS-III\Source\os.h	/^    OS_MSG_QTY           NbrEntriesMax;                     \/* Peak number of entries in the queue                    *\/$/;"	m	struct:os_msg_q
NbrEntriesMax	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           NbrEntriesMax;                     \/* Peak number of entries in the tick spoke               *\/$/;"	m	struct:os_tick_spoke
NbrEntriesMax	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           NbrEntriesMax;$/;"	m	struct:os_tmr_spoke
NbrEntriesSize	.\uCOS-III\Source\os.h	/^    OS_MSG_QTY           NbrEntriesSize;                    \/* Maximum allowable number of entries in the queue       *\/$/;"	m	struct:os_msg_q
NbrFree	.\uCOS-III\Source\os.h	/^    OS_MEM_QTY           NbrFree;                           \/* Number of memory blocks remaining in this partition    *\/$/;"	m	struct:os_mem
NbrFree	.\uCOS-III\Source\os.h	/^    OS_MSG_QTY           NbrFree;                           \/* Number of messages available from this pool            *\/$/;"	m	struct:os_msg_pool
NbrMax	.\uCOS-III\Source\os.h	/^    OS_MEM_QTY           NbrMax;                            \/* Total number of blocks in this partition               *\/$/;"	m	struct:os_mem
NbrUsed	.\uCOS-III\Source\os.h	/^    OS_MSG_QTY           NbrUsed;                           \/* Current number of messages used                        *\/$/;"	m	struct:os_msg_pool
NbrUsedMax	.\uCOS-III\Source\os.h	/^    OS_MSG_QTY           NbrUsedMax;                        \/* Peak number of messages used                           *\/$/;"	m	struct:os_msg_pool
NextPtr	.\uCOS-III\Source\os.h	/^    OS_INT_Q            *NextPtr;                           \/* Pointer to next OS_INT_Q in  circular list             *\/$/;"	m	struct:os_int_q
NextPtr	.\uCOS-III\Source\os.h	/^    OS_MSG              *NextPtr;                           \/* Pointer to next message                                *\/$/;"	m	struct:os_msg
NextPtr	.\uCOS-III\Source\os.h	/^    OS_MSG              *NextPtr;                           \/* Pointer to next message                                *\/$/;"	m	struct:os_msg_pool
NextPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_DATA        *NextPtr;$/;"	m	struct:os_pend_data
NextPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *NextPtr;                           \/* Pointer to next     TCB in the TCB list                *\/$/;"	m	struct:os_tcb
NextPtr	.\uCOS-III\Source\os.h	/^    OS_TMR              *NextPtr;                           \/* Double link list pointers                              *\/$/;"	m	struct:os_tmr
OBSERVE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t OBSERVE;                                 \/**< USB OTG Observe Register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap
OC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t OC;                                      \/**< CMT Output Control Register, offset: 0x4 *\/$/;"	m	struct:CMT_MemMap
OFF	.\bsp\cpu\arm_cm4.h	58;"	d
OFF	.\bsp\cpu\arm_cm4.h	60;"	d
OFS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t OFS;                                    \/**< ADC offset correction register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap
OFS	.\bsp\drivers\adc16\adc16.h	/^uint16_t  OFS;$/;"	m	struct:adc_cal
ON	.\bsp\cpu\arm_cm4.h	53;"	d
ON	.\bsp\cpu\arm_cm4.h	55;"	d
OPD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t OPD;                                    \/**< Opcode\/Pause Duration Register, offset: 0xEC *\/$/;"	m	struct:ENET_MemMap
OPTFMT	.\bsp\common\uif.c	/^static const char OPTFMT[] = $/;"	v	file:
OSC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10354;"	d
OSC_CR	.\bsp\cpu\headers\MK60DZ10.h	10368;"	d
OSC_CR_ERCLKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10344;"	d
OSC_CR_ERCLKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10345;"	d
OSC_CR_EREFSTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10342;"	d
OSC_CR_EREFSTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10343;"	d
OSC_CR_REG	.\bsp\cpu\headers\MK60DZ10.h	10317;"	d
OSC_CR_SC16P_MASK	.\bsp\cpu\headers\MK60DZ10.h	10334;"	d
OSC_CR_SC16P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10335;"	d
OSC_CR_SC2P_MASK	.\bsp\cpu\headers\MK60DZ10.h	10340;"	d
OSC_CR_SC2P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10341;"	d
OSC_CR_SC4P_MASK	.\bsp\cpu\headers\MK60DZ10.h	10338;"	d
OSC_CR_SC4P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10339;"	d
OSC_CR_SC8P_MASK	.\bsp\cpu\headers\MK60DZ10.h	10336;"	d
OSC_CR_SC8P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10337;"	d
OSC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct OSC_MemMap {$/;"	s
OSC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OSCfg_DataSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_DataSizeRAM          = sizeof(OSCfg_IdleTaskStk)$/;"	v
OSCfg_ISRStk	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK        OSCfg_ISRStk        [OS_CFG_ISR_STK_SIZE];$/;"	v
OSCfg_ISRStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_ISRStkBasePtr        = (CPU_STK    *)&OSCfg_ISRStk[0];$/;"	v
OSCfg_ISRStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_ISRStkBasePtr        = (CPU_STK    *)0;$/;"	v
OSCfg_ISRStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_ISRStkSize           = (CPU_STK_SIZE)0;$/;"	v
OSCfg_ISRStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_ISRStkSize           = (CPU_STK_SIZE)OS_CFG_ISR_STK_SIZE;$/;"	v
OSCfg_ISRStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_ISRStkSizeRAM        = (CPU_INT32U  )0;$/;"	v
OSCfg_ISRStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_ISRStkSizeRAM        = (CPU_INT32U  )sizeof(OSCfg_ISRStk);$/;"	v
OSCfg_IdleTaskStk	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK        OSCfg_IdleTaskStk   [OS_CFG_IDLE_TASK_STK_SIZE];$/;"	v
OSCfg_IdleTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_IdleTaskStkBasePtr   = (CPU_STK    *)&OSCfg_IdleTaskStk[0];$/;"	v
OSCfg_IdleTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_IdleTaskStkLimit     = (CPU_STK_SIZE)OS_CFG_IDLE_TASK_STK_LIMIT;$/;"	v
OSCfg_IdleTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_IdleTaskStkSize      = (CPU_STK_SIZE)OS_CFG_IDLE_TASK_STK_SIZE;$/;"	v
OSCfg_IdleTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_IdleTaskStkSizeRAM   = (CPU_INT32U  )sizeof(OSCfg_IdleTaskStk);$/;"	v
OSCfg_Init	.\uCOS-III\Source\os_cfg_app.c	/^void  OSCfg_Init (void)$/;"	f
OSCfg_IntQ	.\uCOS-III\Source\os_cfg_app.c	/^OS_INT_Q       OSCfg_IntQ          [OS_CFG_INT_Q_SIZE];$/;"	v
OSCfg_IntQBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^OS_INT_Q     * const  OSCfg_IntQBasePtr          = (OS_INT_Q   *)&OSCfg_IntQ[0];$/;"	v
OSCfg_IntQBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^OS_INT_Q     * const  OSCfg_IntQBasePtr          = (OS_INT_Q   *)0;$/;"	v
OSCfg_IntQSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_OBJ_QTY     const  OSCfg_IntQSize             = (OS_OBJ_QTY  )0;$/;"	v
OSCfg_IntQSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_OBJ_QTY     const  OSCfg_IntQSize             = (OS_OBJ_QTY  )OS_CFG_INT_Q_SIZE;$/;"	v
OSCfg_IntQSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_IntQSizeRAM          = (CPU_INT32U  )0;$/;"	v
OSCfg_IntQSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_IntQSizeRAM          = (CPU_INT32U  )sizeof(OSCfg_IntQ);$/;"	v
OSCfg_IntQTaskStk	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK        OSCfg_IntQTaskStk   [OS_CFG_INT_Q_TASK_STK_SIZE];$/;"	v
OSCfg_IntQTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_IntQTaskStkBasePtr   = (CPU_STK    *)&OSCfg_IntQTaskStk[0];$/;"	v
OSCfg_IntQTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_IntQTaskStkBasePtr   = (CPU_STK    *)0;$/;"	v
OSCfg_IntQTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_IntQTaskStkLimit     = (CPU_STK_SIZE)0;$/;"	v
OSCfg_IntQTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_IntQTaskStkLimit     = (CPU_STK_SIZE)OS_CFG_INT_Q_TASK_STK_LIMIT;$/;"	v
OSCfg_IntQTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_IntQTaskStkSize      = (CPU_STK_SIZE)0;$/;"	v
OSCfg_IntQTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_IntQTaskStkSize      = (CPU_STK_SIZE)OS_CFG_INT_Q_TASK_STK_SIZE;$/;"	v
OSCfg_IntQTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_IntQTaskStkSizeRAM   = (CPU_INT32U  )0;$/;"	v
OSCfg_IntQTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_IntQTaskStkSizeRAM   = (CPU_INT32U  )sizeof(OSCfg_IntQTaskStk);$/;"	v
OSCfg_MsgPool	.\uCOS-III\Source\os_cfg_app.c	/^OS_MSG         OSCfg_MsgPool       [OS_CFG_MSG_POOL_SIZE];$/;"	v
OSCfg_MsgPoolBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^OS_MSG       * const  OSCfg_MsgPoolBasePtr       = (OS_MSG    *)&OSCfg_MsgPool[0];$/;"	v
OSCfg_MsgPoolBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^OS_MSG       * const  OSCfg_MsgPoolBasePtr       = (OS_MSG    *)0;$/;"	v
OSCfg_MsgPoolSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_MSG_SIZE    const  OSCfg_MsgPoolSize          = (OS_MSG_SIZE)0;$/;"	v
OSCfg_MsgPoolSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_MSG_SIZE    const  OSCfg_MsgPoolSize          = (OS_MSG_SIZE)OS_CFG_MSG_POOL_SIZE;$/;"	v
OSCfg_MsgPoolSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_MsgPoolSizeRAM       = (CPU_INT32U )0;$/;"	v
OSCfg_MsgPoolSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_MsgPoolSizeRAM       = (CPU_INT32U )sizeof(OSCfg_MsgPool);$/;"	v
OSCfg_StatTaskPrio	.\uCOS-III\Source\os_cfg_app.c	/^OS_PRIO        const  OSCfg_StatTaskPrio         = (OS_PRIO     )0;$/;"	v
OSCfg_StatTaskPrio	.\uCOS-III\Source\os_cfg_app.c	/^OS_PRIO        const  OSCfg_StatTaskPrio         = (OS_PRIO     )OS_CFG_STAT_TASK_PRIO;$/;"	v
OSCfg_StatTaskRate_Hz	.\uCOS-III\Source\os_cfg_app.c	/^OS_RATE_HZ     const  OSCfg_StatTaskRate_Hz      = (OS_RATE_HZ  )0;$/;"	v
OSCfg_StatTaskRate_Hz	.\uCOS-III\Source\os_cfg_app.c	/^OS_RATE_HZ     const  OSCfg_StatTaskRate_Hz      = (OS_RATE_HZ  )OS_CFG_STAT_TASK_RATE_HZ;$/;"	v
OSCfg_StatTaskStk	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK        OSCfg_StatTaskStk   [OS_CFG_STAT_TASK_STK_SIZE];$/;"	v
OSCfg_StatTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_StatTaskStkBasePtr   = (CPU_STK    *)&OSCfg_StatTaskStk[0];$/;"	v
OSCfg_StatTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_StatTaskStkBasePtr   = (CPU_STK    *)0;$/;"	v
OSCfg_StatTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_StatTaskStkLimit     = (CPU_STK_SIZE)0;$/;"	v
OSCfg_StatTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_StatTaskStkLimit     = (CPU_STK_SIZE)OS_CFG_STAT_TASK_STK_LIMIT;$/;"	v
OSCfg_StatTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_StatTaskStkSize      = (CPU_STK_SIZE)0;$/;"	v
OSCfg_StatTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_StatTaskStkSize      = (CPU_STK_SIZE)OS_CFG_STAT_TASK_STK_SIZE;$/;"	v
OSCfg_StatTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_StatTaskStkSizeRAM   = (CPU_INT32U  )0;$/;"	v
OSCfg_StatTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_StatTaskStkSizeRAM   = (CPU_INT32U  )sizeof(OSCfg_StatTaskStk);$/;"	v
OSCfg_StkSizeMin	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_StkSizeMin           = (CPU_STK_SIZE)OS_CFG_STK_SIZE_MIN;$/;"	v
OSCfg_TickRate_Hz	.\uCOS-III\Source\os_cfg_app.c	/^OS_RATE_HZ     const  OSCfg_TickRate_Hz          = (OS_RATE_HZ  )OS_CFG_TICK_RATE_HZ;$/;"	v
OSCfg_TickTaskPrio	.\uCOS-III\Source\os_cfg_app.c	/^OS_PRIO        const  OSCfg_TickTaskPrio         = (OS_PRIO     )OS_CFG_TICK_TASK_PRIO;$/;"	v
OSCfg_TickTaskStk	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK        OSCfg_TickTaskStk   [OS_CFG_TICK_TASK_STK_SIZE];$/;"	v
OSCfg_TickTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_TickTaskStkBasePtr   = (CPU_STK    *)&OSCfg_TickTaskStk[0];$/;"	v
OSCfg_TickTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_TickTaskStkLimit     = (CPU_STK_SIZE)OS_CFG_TICK_TASK_STK_LIMIT;$/;"	v
OSCfg_TickTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_TickTaskStkSize      = (CPU_STK_SIZE)OS_CFG_TICK_TASK_STK_SIZE;$/;"	v
OSCfg_TickTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_TickTaskStkSizeRAM   = (CPU_INT32U  )sizeof(OSCfg_TickTaskStk);$/;"	v
OSCfg_TickWheel	.\uCOS-III\Source\os_cfg_app.c	/^OS_TICK_SPOKE  OSCfg_TickWheel     [OS_CFG_TICK_WHEEL_SIZE];$/;"	v
OSCfg_TickWheelSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_OBJ_QTY     const  OSCfg_TickWheelSize        = (OS_OBJ_QTY  )OS_CFG_TICK_WHEEL_SIZE;$/;"	v
OSCfg_TickWheelSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_TickWheelSizeRAM     = (CPU_INT32U  )sizeof(OSCfg_TickWheel);$/;"	v
OSCfg_TmrTaskPrio	.\uCOS-III\Source\os_cfg_app.c	/^OS_PRIO        const  OSCfg_TmrTaskPrio          = (OS_PRIO     )0;$/;"	v
OSCfg_TmrTaskPrio	.\uCOS-III\Source\os_cfg_app.c	/^OS_PRIO        const  OSCfg_TmrTaskPrio          = (OS_PRIO     )OS_CFG_TMR_TASK_PRIO;$/;"	v
OSCfg_TmrTaskRate_Hz	.\uCOS-III\Source\os_cfg_app.c	/^OS_RATE_HZ     const  OSCfg_TmrTaskRate_Hz       = (OS_RATE_HZ  )0;$/;"	v
OSCfg_TmrTaskRate_Hz	.\uCOS-III\Source\os_cfg_app.c	/^OS_RATE_HZ     const  OSCfg_TmrTaskRate_Hz       = (OS_RATE_HZ  )OS_CFG_TMR_TASK_RATE_HZ;$/;"	v
OSCfg_TmrTaskStk	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK        OSCfg_TmrTaskStk    [OS_CFG_TMR_TASK_STK_SIZE];$/;"	v
OSCfg_TmrTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_TmrTaskStkBasePtr    = (CPU_STK    *)&OSCfg_TmrTaskStk[0];$/;"	v
OSCfg_TmrTaskStkBasePtr	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK      * const  OSCfg_TmrTaskStkBasePtr    = (CPU_STK    *)0;$/;"	v
OSCfg_TmrTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_TmrTaskStkLimit      = (CPU_STK_SIZE)0;$/;"	v
OSCfg_TmrTaskStkLimit	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_TmrTaskStkLimit      = (CPU_STK_SIZE)OS_CFG_TMR_TASK_STK_LIMIT;$/;"	v
OSCfg_TmrTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_TmrTaskStkSize       = (CPU_STK_SIZE)0;$/;"	v
OSCfg_TmrTaskStkSize	.\uCOS-III\Source\os_cfg_app.c	/^CPU_STK_SIZE   const  OSCfg_TmrTaskStkSize       = (CPU_STK_SIZE)OS_CFG_TMR_TASK_STK_SIZE;$/;"	v
OSCfg_TmrTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_TmrTaskStkSizeRAM    = (CPU_INT32U  )0;$/;"	v
OSCfg_TmrTaskStkSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_TmrTaskStkSizeRAM    = (CPU_INT32U  )sizeof(OSCfg_TmrTaskStk);$/;"	v
OSCfg_TmrWheel	.\uCOS-III\Source\os_cfg_app.c	/^OS_TMR_SPOKE   OSCfg_TmrWheel      [OS_CFG_TMR_WHEEL_SIZE];$/;"	v
OSCfg_TmrWheelSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_OBJ_QTY     const  OSCfg_TmrWheelSize         = (OS_OBJ_QTY  )0;$/;"	v
OSCfg_TmrWheelSize	.\uCOS-III\Source\os_cfg_app.c	/^OS_OBJ_QTY     const  OSCfg_TmrWheelSize         = (OS_OBJ_QTY  )OS_CFG_TMR_WHEEL_SIZE;$/;"	v
OSCfg_TmrWheelSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_TmrWheelSizeRAM      = (CPU_INT32U  )0;$/;"	v
OSCfg_TmrWheelSizeRAM	.\uCOS-III\Source\os_cfg_app.c	/^CPU_INT32U     const  OSCfg_TmrWheelSizeRAM      = (CPU_INT32U  )sizeof(OSCfg_TmrWheel);$/;"	v
OSCtxSw	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_a.asm	/^OSCtxSw:$/;"	l
OSCtxSw	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OSCtxSw$/;"	l
OSCtxSw	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^OSCtxSw$/;"	l
OSDbg_AppHooksEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_AppHooksEn            = OS_CFG_APP_HOOKS_EN;$/;"	v
OSDbg_ArgChkEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_ArgChkEn              = OS_CFG_ARG_CHK_EN;$/;"	v
OSDbg_CalledFromISRChkEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_CalledFromISRChkEn    = OS_CFG_CALLED_FROM_ISR_CHK_EN;$/;"	v
OSDbg_DataSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT32U  const  OSDbg_DataSize = sizeof(OSIntNestingCtr)$/;"	v
OSDbg_DbgEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_DbgEn                 = OS_CFG_DBG_EN;                \/* Debug constants are defined below   *\/$/;"	v
OSDbg_EndiannessTest	.\uCOS-III\Source\os_dbg.c	/^CPU_INT32U  const  OSDbg_EndiannessTest        = 0x12345678LU;                 \/* Variable to test CPU endianness     *\/$/;"	v
OSDbg_FlagDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagDelEn             = 0u;$/;"	v
OSDbg_FlagDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagDelEn             = OS_CFG_FLAG_DEL_EN;$/;"	v
OSDbg_FlagEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagEn                = OS_CFG_FLAG_EN;$/;"	v
OSDbg_FlagGrp	.\uCOS-III\Source\os_dbg.c	/^OS_FLAG_GRP const  OSDbg_FlagGrp               = { 0u };$/;"	v
OSDbg_FlagGrpSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_FlagGrpSize           = 0u;$/;"	v
OSDbg_FlagGrpSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_FlagGrpSize           = sizeof(OS_FLAG_GRP);          \/* Size in Bytes of OS_FLAG_GRP        *\/$/;"	v
OSDbg_FlagModeClrEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagModeClrEn         = 0u;$/;"	v
OSDbg_FlagModeClrEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagModeClrEn         = OS_CFG_FLAG_MODE_CLR_EN;$/;"	v
OSDbg_FlagPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagPendAbortEn       = 0u;$/;"	v
OSDbg_FlagPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_FlagPendAbortEn       = OS_CFG_FLAG_PEND_ABORT_EN;$/;"	v
OSDbg_FlagWidth	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_FlagWidth             = 0u;$/;"	v
OSDbg_FlagWidth	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_FlagWidth             = sizeof(OS_FLAGS);             \/* Width (in bytes) of OS_FLAGS        *\/$/;"	v
OSDbg_ISRPostDeferredEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_ISRPostDeferredEn     = OS_CFG_ISR_POST_DEFERRED_EN;$/;"	v
OSDbg_IntQ	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_IntQ                  = 0u;$/;"	v
OSDbg_IntQ	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_IntQ                  = sizeof(OS_INT_Q);$/;"	v
OSDbg_Mem	.\uCOS-III\Source\os_dbg.c	/^OS_MEM      const  OSDbg_Mem                   = { 0u };$/;"	v
OSDbg_MemEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MemEn                 = OS_CFG_MEM_EN;$/;"	v
OSDbg_MemSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MemSize               = 0u;$/;"	v
OSDbg_MemSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MemSize               = sizeof(OS_MEM);               \/* Mem. Partition header size (bytes)  *\/$/;"	v
OSDbg_MsgEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MsgEn                 = 0u;$/;"	v
OSDbg_MsgEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MsgEn                 = 1u;$/;"	v
OSDbg_MsgPoolSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MsgPoolSize           = 0u;$/;"	v
OSDbg_MsgPoolSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MsgPoolSize           = sizeof(OS_MSG_POOL);$/;"	v
OSDbg_MsgQSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MsgQSize              = 0u;$/;"	v
OSDbg_MsgQSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MsgQSize              = sizeof(OS_MSG_Q);$/;"	v
OSDbg_MsgSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MsgSize               = 0u;$/;"	v
OSDbg_MsgSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MsgSize               = sizeof(OS_MSG);               \/* OS_MSG size                         *\/$/;"	v
OSDbg_Mutex	.\uCOS-III\Source\os_dbg.c	/^OS_MUTEX    const  OSDbg_Mutex                 = { 0u };$/;"	v
OSDbg_MutexDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MutexDelEn            = 0u;$/;"	v
OSDbg_MutexDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MutexDelEn            = OS_CFG_MUTEX_DEL_EN;$/;"	v
OSDbg_MutexEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MutexEn               = OS_CFG_MUTEX_EN;$/;"	v
OSDbg_MutexPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MutexPendAbortEn      = 0u;$/;"	v
OSDbg_MutexPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_MutexPendAbortEn      = OS_CFG_MUTEX_PEND_ABORT_EN;$/;"	v
OSDbg_MutexSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MutexSize             = 0u;$/;"	v
OSDbg_MutexSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_MutexSize             = sizeof(OS_MUTEX);             \/* Size in bytes of OS_MUTEX           *\/$/;"	v
OSDbg_ObjTypeChkEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_ObjTypeChkEn          = OS_CFG_OBJ_TYPE_CHK_EN;$/;"	v
OSDbg_PendDataSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_PendDataSize          = sizeof(OS_PEND_DATA);$/;"	v
OSDbg_PendListSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_PendListSize          = sizeof(OS_PEND_LIST);$/;"	v
OSDbg_PendMultiEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_PendMultiEn           = OS_CFG_PEND_MULTI_EN;$/;"	v
OSDbg_PendObjSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_PendObjSize           = sizeof(OS_PEND_OBJ);$/;"	v
OSDbg_PrioMax	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_PrioMax               = OS_CFG_PRIO_MAX;              \/* Maximum number of priorities        *\/$/;"	v
OSDbg_PrioTblSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_PrioTblSize           = sizeof(OSPrioTbl);$/;"	v
OSDbg_PtrSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_PtrSize               = sizeof(void *);               \/* Size in Bytes of a pointer          *\/$/;"	v
OSDbg_Q	.\uCOS-III\Source\os_dbg.c	/^OS_Q        const  OSDbg_Q                     = { 0u };$/;"	v
OSDbg_QDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QDelEn                = 0u;$/;"	v
OSDbg_QDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QDelEn                = OS_CFG_Q_DEL_EN;$/;"	v
OSDbg_QEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QEn                   = OS_CFG_Q_EN;$/;"	v
OSDbg_QFlushEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QFlushEn              = 0u;$/;"	v
OSDbg_QFlushEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QFlushEn              = OS_CFG_Q_FLUSH_EN;$/;"	v
OSDbg_QPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QPendAbortEn          = 0u;$/;"	v
OSDbg_QPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_QPendAbortEn          = OS_CFG_Q_PEND_ABORT_EN;$/;"	v
OSDbg_QSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_QSize                 = 0u;$/;"	v
OSDbg_QSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_QSize                 = sizeof(OS_Q);                 \/* Size in bytes of OS_Q structure     *\/$/;"	v
OSDbg_RdyList	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_RdyList               = sizeof(OS_RDY_LIST);$/;"	v
OSDbg_RdyListSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT32U  const  OSDbg_RdyListSize           = sizeof(OSRdyList);            \/* Number of bytes in the ready table  *\/$/;"	v
OSDbg_SchedRoundRobinEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SchedRoundRobinEn     = OS_CFG_SCHED_ROUND_ROBIN_EN;$/;"	v
OSDbg_Sem	.\uCOS-III\Source\os_dbg.c	/^OS_SEM      const  OSDbg_Sem                   = { 0u };$/;"	v
OSDbg_SemDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemDelEn              = 0u;$/;"	v
OSDbg_SemDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemDelEn              = OS_CFG_SEM_DEL_EN;$/;"	v
OSDbg_SemEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemEn                 = OS_CFG_SEM_EN;$/;"	v
OSDbg_SemPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemPendAbortEn        = 0u;$/;"	v
OSDbg_SemPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemPendAbortEn        = OS_CFG_SEM_PEND_ABORT_EN;$/;"	v
OSDbg_SemSetEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemSetEn              = 0u;$/;"	v
OSDbg_SemSetEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_SemSetEn              = OS_CFG_SEM_SET_EN;$/;"	v
OSDbg_SemSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_SemSize               = 0u;$/;"	v
OSDbg_SemSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_SemSize               = sizeof(OS_SEM);               \/* Size in bytes of OS_SEM             *\/$/;"	v
OSDbg_StatTaskEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_StatTaskEn            = OS_CFG_STAT_TASK_EN;$/;"	v
OSDbg_StatTaskStkChkEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_StatTaskStkChkEn      = OS_CFG_STAT_TASK_STK_CHK_EN;$/;"	v
OSDbg_StkWidth	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_StkWidth              = sizeof(CPU_STK);$/;"	v
OSDbg_TCBSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TCBSize               = sizeof(OS_TCB);               \/* Size in Bytes of OS_TCB             *\/$/;"	v
OSDbg_TLS_TblSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TLS_TblSize           = 0u;$/;"	v
OSDbg_TLS_TblSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TLS_TblSize           = OS_CFG_TLS_TBL_SIZE * sizeof(OS_TLS);$/;"	v
OSDbg_TaskChangePrioEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskChangePrioEn      = OS_CFG_TASK_CHANGE_PRIO_EN;$/;"	v
OSDbg_TaskDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskDelEn             = OS_CFG_TASK_DEL_EN;$/;"	v
OSDbg_TaskProfileEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskProfileEn         = OS_CFG_TASK_PROFILE_EN;$/;"	v
OSDbg_TaskQEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskQEn               = OS_CFG_TASK_Q_EN;$/;"	v
OSDbg_TaskQPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskQPendAbortEn      = OS_CFG_TASK_Q_PEND_ABORT_EN;$/;"	v
OSDbg_TaskRegTblSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TaskRegTblSize        = OS_CFG_TASK_REG_TBL_SIZE;$/;"	v
OSDbg_TaskSemPendAbortEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskSemPendAbortEn    = OS_CFG_TASK_SEM_PEND_ABORT_EN;$/;"	v
OSDbg_TaskSuspendEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TaskSuspendEn         = OS_CFG_TASK_SUSPEND_EN;$/;"	v
OSDbg_TickSpokeSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TickSpokeSize         = sizeof(OS_TICK_SPOKE);$/;"	v
OSDbg_TimeDlyHMSMEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TimeDlyHMSMEn         = OS_CFG_TIME_DLY_HMSM_EN;$/;"	v
OSDbg_TimeDlyResumeEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TimeDlyResumeEn       = OS_CFG_TIME_DLY_RESUME_EN;$/;"	v
OSDbg_Tmr	.\uCOS-III\Source\os_dbg.c	/^OS_TMR      const  OSDbg_Tmr                   = { 0u };$/;"	v
OSDbg_TmrDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TmrDelEn              = 0u;$/;"	v
OSDbg_TmrDelEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TmrDelEn              = OS_CFG_TMR_DEL_EN;$/;"	v
OSDbg_TmrEn	.\uCOS-III\Source\os_dbg.c	/^CPU_INT08U  const  OSDbg_TmrEn                 = OS_CFG_TMR_EN;$/;"	v
OSDbg_TmrSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TmrSize               = 0u;$/;"	v
OSDbg_TmrSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TmrSize               = sizeof(OS_TMR);$/;"	v
OSDbg_TmrSpokeSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TmrSpokeSize          = 0u;$/;"	v
OSDbg_TmrSpokeSize	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_TmrSpokeSize          = sizeof(OS_TMR_SPOKE);$/;"	v
OSDbg_VersionNbr	.\uCOS-III\Source\os_dbg.c	/^CPU_INT16U  const  OSDbg_VersionNbr            = OS_VERSION;$/;"	v
OSFlagCreate	.\uCOS-III\Source\os_flag.c	/^void  OSFlagCreate (OS_FLAG_GRP  *p_grp,$/;"	f
OSFlagDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_FLAG_GRP              *OSFlagDbgListPtr;$/;"	v
OSFlagDel	.\uCOS-III\Source\os_flag.c	/^OS_OBJ_QTY  OSFlagDel (OS_FLAG_GRP  *p_grp,$/;"	f
OSFlagPend	.\uCOS-III\Source\os_flag.c	/^OS_FLAGS  OSFlagPend (OS_FLAG_GRP  *p_grp,$/;"	f
OSFlagPendAbort	.\uCOS-III\Source\os_flag.c	/^OS_OBJ_QTY  OSFlagPendAbort (OS_FLAG_GRP  *p_grp,$/;"	f
OSFlagPendGetFlagsRdy	.\uCOS-III\Source\os_flag.c	/^OS_FLAGS  OSFlagPendGetFlagsRdy (OS_ERR  *p_err)$/;"	f
OSFlagPost	.\uCOS-III\Source\os_flag.c	/^OS_FLAGS  OSFlagPost (OS_FLAG_GRP  *p_grp,$/;"	f
OSFlagQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSFlagQty;$/;"	v
OSIdleTaskCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_IDLE_CTR               OSIdleTaskCtr;$/;"	v
OSIdleTaskHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSIdleTaskHook (void)$/;"	f
OSIdleTaskHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSIdleTaskHook (void)$/;"	f
OSIdleTaskHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSIdleTaskHook (void)$/;"	f
OSIdleTaskTCB	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                    OSIdleTaskTCB;$/;"	v
OSInit	.\uCOS-III\Source\os_core.c	/^void  OSInit (OS_ERR  *p_err)$/;"	f
OSInitHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSInitHook (void)$/;"	f
OSInitHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSInitHook (void)$/;"	f
OSInitHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSInitHook (void)$/;"	f
OSIntCtxSw	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_a.asm	/^OSIntCtxSw:$/;"	l
OSIntCtxSw	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OSIntCtxSw$/;"	l
OSIntCtxSw	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^OSIntCtxSw$/;"	l
OSIntDisTimeMax	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS                    OSIntDisTimeMax;            \/* Overall interrupt disable time             *\/$/;"	v
OSIntEnter	.\uCOS-III\Source\os_core.c	/^void  OSIntEnter (void)$/;"	f
OSIntExit	.\uCOS-III\Source\os_core.c	/^void  OSIntExit (void)$/;"	f
OSIntNestingCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_NESTING_CTR            OSIntNestingCtr;            \/* Interrupt nesting level                    *\/$/;"	v
OSIntQInPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_INT_Q                 *OSIntQInPtr;$/;"	v
OSIntQNbrEntries	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSIntQNbrEntries;$/;"	v
OSIntQNbrEntriesMax	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSIntQNbrEntriesMax;$/;"	v
OSIntQOutPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_INT_Q                 *OSIntQOutPtr;$/;"	v
OSIntQOvfCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSIntQOvfCtr;$/;"	v
OSIntQTaskTCB	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                    OSIntQTaskTCB;$/;"	v
OSIntQTaskTimeMax	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS                    OSIntQTaskTimeMax;$/;"	v
OSJTAG	.\bsp\platforms\k60_tower.h	42;"	d
OSMemCreate	.\uCOS-III\Source\os_mem.c	/^void  OSMemCreate (OS_MEM       *p_mem,$/;"	f
OSMemDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_MEM                   *OSMemDbgListPtr;$/;"	v
OSMemGet	.\uCOS-III\Source\os_mem.c	/^void  *OSMemGet (OS_MEM  *p_mem,$/;"	f
OSMemPut	.\uCOS-III\Source\os_mem.c	/^void  OSMemPut (OS_MEM  *p_mem,$/;"	f
OSMemQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSMemQty;                   \/* Number of memory partitions created        *\/$/;"	v
OSMsgPool	.\uCOS-III\Source\os.h	/^OS_EXT            OS_MSG_POOL               OSMsgPool;                  \/* Pool of OS_MSG                             *\/$/;"	v
OSMutexCreate	.\uCOS-III\Source\os_mutex.c	/^void  OSMutexCreate (OS_MUTEX  *p_mutex,$/;"	f
OSMutexDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_MUTEX                 *OSMutexDbgListPtr;$/;"	v
OSMutexDel	.\uCOS-III\Source\os_mutex.c	/^OS_OBJ_QTY  OSMutexDel (OS_MUTEX  *p_mutex,$/;"	f
OSMutexPend	.\uCOS-III\Source\os_mutex.c	/^void  OSMutexPend (OS_MUTEX  *p_mutex,$/;"	f
OSMutexPendAbort	.\uCOS-III\Source\os_mutex.c	/^OS_OBJ_QTY  OSMutexPendAbort (OS_MUTEX  *p_mutex,$/;"	f
OSMutexPost	.\uCOS-III\Source\os_mutex.c	/^void  OSMutexPost (OS_MUTEX  *p_mutex,$/;"	f
OSMutexQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSMutexQty;                 \/* Number of mutexes created                  *\/$/;"	v
OSPendMulti	.\uCOS-III\Source\os_pend_multi.c	/^OS_OBJ_QTY  OSPendMulti (OS_PEND_DATA  *p_pend_data_tbl,$/;"	f
OSPrioCur	.\uCOS-III\Source\os.h	/^OS_EXT            OS_PRIO                   OSPrioCur;                  \/* Priority of current task                   *\/$/;"	v
OSPrioHighRdy	.\uCOS-III\Source\os.h	/^OS_EXT            OS_PRIO                   OSPrioHighRdy;              \/* Priority of highest priority task          *\/$/;"	v
OSPrioSaved	.\uCOS-III\Source\os.h	/^OS_EXT            OS_PRIO                   OSPrioSaved;                \/* Saved priority level when Post Deferred    *\/$/;"	v
OSPrioTbl	.\uCOS-III\Source\os_prio.c	/^CPU_DATA   OSPrioTbl[OS_PRIO_TBL_SIZE];                     \/* Declare the array local to this file to allow for  ... *\/$/;"	v
OSQCreate	.\uCOS-III\Source\os_q.c	/^void  OSQCreate (OS_Q        *p_q,$/;"	f
OSQDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_Q                     *OSQDbgListPtr;$/;"	v
OSQDel	.\uCOS-III\Source\os_q.c	/^OS_OBJ_QTY  OSQDel (OS_Q    *p_q,$/;"	f
OSQFlush	.\uCOS-III\Source\os_q.c	/^OS_MSG_QTY  OSQFlush (OS_Q    *p_q,$/;"	f
OSQPend	.\uCOS-III\Source\os_q.c	/^void  *OSQPend (OS_Q         *p_q,$/;"	f
OSQPendAbort	.\uCOS-III\Source\os_q.c	/^OS_OBJ_QTY  OSQPendAbort (OS_Q    *p_q,$/;"	f
OSQPost	.\uCOS-III\Source\os_q.c	/^void  OSQPost (OS_Q         *p_q,$/;"	f
OSQQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSQQty;                     \/* Number of message queues created           *\/$/;"	v
OSRdyList	.\uCOS-III\Source\os.h	/^OS_EXT            OS_RDY_LIST               OSRdyList[OS_CFG_PRIO_MAX]; \/* Table of tasks ready to run                *\/$/;"	v
OSRunning	.\uCOS-III\Source\os.h	/^OS_EXT            OS_STATE                  OSRunning;                  \/* Flag indicating that kernel is running     *\/$/;"	v
OSSafetyCriticalStart	.\uCOS-III\Source\os_core.c	/^void  OSSafetyCriticalStart (void)$/;"	f
OSSafetyCriticalStartFlag	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_BOOLEAN               OSSafetyCriticalStartFlag;  \/* Flag indicating that all init. done        *\/$/;"	v
OSSched	.\uCOS-III\Source\os_core.c	/^void  OSSched (void)$/;"	f
OSSchedLock	.\uCOS-III\Source\os_core.c	/^void  OSSchedLock (OS_ERR  *p_err)$/;"	f
OSSchedLockNestingCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_NESTING_CTR            OSSchedLockNestingCtr;      \/* Lock nesting level                         *\/$/;"	v
OSSchedLockTimeBegin	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS_TMR                OSSchedLockTimeBegin;       \/* Scheduler lock time measurement            *\/$/;"	v
OSSchedLockTimeMax	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS_TMR                OSSchedLockTimeMax;$/;"	v
OSSchedLockTimeMaxCur	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS_TMR                OSSchedLockTimeMaxCur;$/;"	v
OSSchedRoundRobinCfg	.\uCOS-III\Source\os_core.c	/^void  OSSchedRoundRobinCfg (CPU_BOOLEAN   en,$/;"	f
OSSchedRoundRobinDfltTimeQuanta	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TICK                   OSSchedRoundRobinDfltTimeQuanta;$/;"	v
OSSchedRoundRobinEn	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_BOOLEAN               OSSchedRoundRobinEn;        \/* Enable\/Disable round-robin scheduling      *\/$/;"	v
OSSchedRoundRobinYield	.\uCOS-III\Source\os_core.c	/^void  OSSchedRoundRobinYield (OS_ERR  *p_err)$/;"	f
OSSchedUnlock	.\uCOS-III\Source\os_core.c	/^void  OSSchedUnlock (OS_ERR  *p_err)$/;"	f
OSSemCreate	.\uCOS-III\Source\os_sem.c	/^void  OSSemCreate (OS_SEM      *p_sem,$/;"	f
OSSemDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_SEM                   *OSSemDbgListPtr;$/;"	v
OSSemDel	.\uCOS-III\Source\os_sem.c	/^OS_OBJ_QTY  OSSemDel (OS_SEM  *p_sem,$/;"	f
OSSemPend	.\uCOS-III\Source\os_sem.c	/^OS_SEM_CTR  OSSemPend (OS_SEM   *p_sem,$/;"	f
OSSemPendAbort	.\uCOS-III\Source\os_sem.c	/^OS_OBJ_QTY  OSSemPendAbort (OS_SEM  *p_sem,$/;"	f
OSSemPost	.\uCOS-III\Source\os_sem.c	/^OS_SEM_CTR  OSSemPost (OS_SEM  *p_sem,$/;"	f
OSSemQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSSemQty;                   \/* Number of semaphores created               *\/$/;"	v
OSSemSet	.\uCOS-III\Source\os_sem.c	/^void  OSSemSet (OS_SEM      *p_sem,$/;"	f
OSStart	.\uCOS-III\Source\os_core.c	/^void  OSStart (OS_ERR  *p_err)$/;"	f
OSStartHang	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_a.asm	/^OSStartHang:$/;"	l
OSStartHang	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OSStartHang$/;"	l
OSStartHang	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^OSStartHang$/;"	l
OSStartHighRdy	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_a.asm	/^OSStartHighRdy:$/;"	l
OSStartHighRdy	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OSStartHighRdy$/;"	l
OSStartHighRdy	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^OSStartHighRdy$/;"	l
OSStatReset	.\uCOS-III\Source\os_stat.c	/^void  OSStatReset (OS_ERR  *p_err)$/;"	f
OSStatResetFlag	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_BOOLEAN               OSStatResetFlag;            \/* Force the reset of the computed statistics *\/$/;"	v
OSStatTaskCPUUsage	.\uCOS-III\Source\os.h	/^OS_EXT            OS_CPU_USAGE              OSStatTaskCPUUsage;         \/* CPU Usage in %                             *\/$/;"	v
OSStatTaskCPUUsageInit	.\uCOS-III\Source\os_stat.c	/^void  OSStatTaskCPUUsageInit (OS_ERR  *p_err)$/;"	f
OSStatTaskCPUUsageMax	.\uCOS-III\Source\os.h	/^OS_EXT            OS_CPU_USAGE              OSStatTaskCPUUsageMax;      \/* CPU Usage in % (Peak)                      *\/$/;"	v
OSStatTaskCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TICK                   OSStatTaskCtr;$/;"	v
OSStatTaskCtrMax	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TICK                   OSStatTaskCtrMax;$/;"	v
OSStatTaskCtrRun	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TICK                   OSStatTaskCtrRun;$/;"	v
OSStatTaskHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSStatTaskHook (void)$/;"	f
OSStatTaskHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSStatTaskHook (void)$/;"	f
OSStatTaskHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSStatTaskHook (void)$/;"	f
OSStatTaskRdy	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_BOOLEAN               OSStatTaskRdy;$/;"	v
OSStatTaskTCB	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                    OSStatTaskTCB;$/;"	v
OSStatTaskTimeMax	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS                    OSStatTaskTimeMax;$/;"	v
OSTCBCurPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                   *OSTCBCurPtr;                \/* Pointer to currently running TCB           *\/$/;"	v
OSTCBHighRdyPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                   *OSTCBHighRdyPtr;            \/* Pointer to highest priority  TCB           *\/$/;"	v
OSTaskChangePrio	.\uCOS-III\Source\os_task.c	/^void  OSTaskChangePrio (OS_TCB   *p_tcb,$/;"	f
OSTaskCreate	.\uCOS-III\Source\os_task.c	/^void  OSTaskCreate (OS_TCB        *p_tcb,$/;"	f
OSTaskCreateHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSTaskCreateHook (OS_TCB  *p_tcb)$/;"	f
OSTaskCreateHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSTaskCreateHook (OS_TCB  *p_tcb)$/;"	f
OSTaskCreateHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSTaskCreateHook (OS_TCB  *p_tcb)$/;"	f
OSTaskCtxSwCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_CTX_SW_CTR             OSTaskCtxSwCtr;             \/* Number of context switches                 *\/$/;"	v
OSTaskDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                   *OSTaskDbgListPtr;$/;"	v
OSTaskDel	.\uCOS-III\Source\os_task.c	/^void  OSTaskDel (OS_TCB  *p_tcb,$/;"	f
OSTaskDelHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSTaskDelHook (OS_TCB  *p_tcb)$/;"	f
OSTaskDelHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSTaskDelHook (OS_TCB  *p_tcb)$/;"	f
OSTaskDelHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSTaskDelHook (OS_TCB  *p_tcb)$/;"	f
OSTaskQFlush	.\uCOS-III\Source\os_task.c	/^OS_MSG_QTY  OSTaskQFlush (OS_TCB  *p_tcb,$/;"	f
OSTaskQPend	.\uCOS-III\Source\os_task.c	/^void  *OSTaskQPend (OS_TICK       timeout,$/;"	f
OSTaskQPendAbort	.\uCOS-III\Source\os_task.c	/^CPU_BOOLEAN  OSTaskQPendAbort (OS_TCB  *p_tcb,$/;"	f
OSTaskQPost	.\uCOS-III\Source\os_task.c	/^void  OSTaskQPost (OS_TCB       *p_tcb,$/;"	f
OSTaskQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSTaskQty;                  \/* Number of tasks created                    *\/$/;"	v
OSTaskRegGet	.\uCOS-III\Source\os_task.c	/^OS_REG  OSTaskRegGet (OS_TCB     *p_tcb,$/;"	f
OSTaskRegGetID	.\uCOS-III\Source\os_task.c	/^OS_REG_ID  OSTaskRegGetID (OS_ERR  *p_err)$/;"	f
OSTaskRegNextAvailID	.\uCOS-III\Source\os.h	/^OS_EXT            OS_REG_ID                 OSTaskRegNextAvailID;       \/* Next available Task Register ID            *\/$/;"	v
OSTaskRegSet	.\uCOS-III\Source\os_task.c	/^void  OSTaskRegSet (OS_TCB     *p_tcb,$/;"	f
OSTaskResume	.\uCOS-III\Source\os_task.c	/^void  OSTaskResume (OS_TCB  *p_tcb,$/;"	f
OSTaskReturnHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSTaskReturnHook (OS_TCB  *p_tcb)$/;"	f
OSTaskReturnHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSTaskReturnHook (OS_TCB  *p_tcb)$/;"	f
OSTaskReturnHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSTaskReturnHook (OS_TCB  *p_tcb)$/;"	f
OSTaskSemPend	.\uCOS-III\Source\os_task.c	/^OS_SEM_CTR  OSTaskSemPend (OS_TICK   timeout,$/;"	f
OSTaskSemPendAbort	.\uCOS-III\Source\os_task.c	/^CPU_BOOLEAN  OSTaskSemPendAbort (OS_TCB  *p_tcb,$/;"	f
OSTaskSemPost	.\uCOS-III\Source\os_task.c	/^OS_SEM_CTR  OSTaskSemPost (OS_TCB  *p_tcb,$/;"	f
OSTaskSemSet	.\uCOS-III\Source\os_task.c	/^OS_SEM_CTR  OSTaskSemSet (OS_TCB      *p_tcb,$/;"	f
OSTaskStkChk	.\uCOS-III\Source\os_task.c	/^void  OSTaskStkChk (OS_TCB        *p_tcb,$/;"	f
OSTaskStkInit	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^CPU_STK  *OSTaskStkInit (OS_TASK_PTR    p_task,$/;"	f
OSTaskStkInit	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^CPU_STK  *OSTaskStkInit (OS_TASK_PTR    p_task,$/;"	f
OSTaskStkInit	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^CPU_STK  *OSTaskStkInit (OS_TASK_PTR    p_task,$/;"	f
OSTaskSuspend	.\uCOS-III\Source\os_task.c	/^void   OSTaskSuspend (OS_TCB  *p_tcb,$/;"	f
OSTaskSwHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSTaskSwHook (void)$/;"	f
OSTaskSwHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSTaskSwHook (void)$/;"	f
OSTaskSwHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSTaskSwHook (void)$/;"	f
OSTaskTimeQuantaSet	.\uCOS-III\Source\os_task.c	/^void  OSTaskTimeQuantaSet (OS_TCB   *p_tcb,$/;"	f
OSTickCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TICK                   OSTickCtr;                  \/* Cnts the #ticks since startup or last set  *\/$/;"	v
OSTickTaskTCB	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                    OSTickTaskTCB;$/;"	v
OSTickTaskTimeMax	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS                    OSTickTaskTimeMax;$/;"	v
OSTimeDly	.\uCOS-III\Source\os_time.c	/^void  OSTimeDly (OS_TICK   dly,$/;"	f
OSTimeDlyHMSM	.\uCOS-III\Source\os_time.c	/^void  OSTimeDlyHMSM (CPU_INT16U   hours,$/;"	f
OSTimeDlyResume	.\uCOS-III\Source\os_time.c	/^void  OSTimeDlyResume (OS_TCB  *p_tcb,$/;"	f
OSTimeGet	.\uCOS-III\Source\os_time.c	/^OS_TICK  OSTimeGet (OS_ERR  *p_err)$/;"	f
OSTimeSet	.\uCOS-III\Source\os_time.c	/^void  OSTimeSet (OS_TICK   ticks,$/;"	f
OSTimeTick	.\uCOS-III\Source\os_time.c	/^void  OSTimeTick (void)$/;"	f
OSTimeTickHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OSTimeTickHook (void)$/;"	f
OSTimeTickHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OSTimeTickHook (void)$/;"	f
OSTimeTickHook	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OSTimeTickHook (void)$/;"	f
OSTmrCreate	.\uCOS-III\Source\os_tmr.c	/^void  OSTmrCreate (OS_TMR               *p_tmr,$/;"	f
OSTmrDbgListPtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TMR                   *OSTmrDbgListPtr;$/;"	v
OSTmrDel	.\uCOS-III\Source\os_tmr.c	/^CPU_BOOLEAN  OSTmrDel (OS_TMR  *p_tmr,$/;"	f
OSTmrQty	.\uCOS-III\Source\os.h	/^OS_EXT            OS_OBJ_QTY                OSTmrQty;                   \/* Number of timers created                   *\/$/;"	v
OSTmrRemainGet	.\uCOS-III\Source\os_tmr.c	/^OS_TICK  OSTmrRemainGet (OS_TMR  *p_tmr,$/;"	f
OSTmrStart	.\uCOS-III\Source\os_tmr.c	/^CPU_BOOLEAN  OSTmrStart (OS_TMR  *p_tmr,$/;"	f
OSTmrStateGet	.\uCOS-III\Source\os_tmr.c	/^OS_STATE  OSTmrStateGet (OS_TMR  *p_tmr,$/;"	f
OSTmrStop	.\uCOS-III\Source\os_tmr.c	/^CPU_BOOLEAN  OSTmrStop (OS_TMR  *p_tmr,$/;"	f
OSTmrTaskTCB	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TCB                    OSTmrTaskTCB;               \/* TCB of timer task                          *\/$/;"	v
OSTmrTaskTimeMax	.\uCOS-III\Source\os.h	/^OS_EXT            CPU_TS                    OSTmrTaskTimeMax;$/;"	v
OSTmrTickCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_TICK                   OSTmrTickCtr;               \/* Current time for the timers                *\/$/;"	v
OSTmrUpdateCnt	.\uCOS-III\Source\os.h	/^OS_EXT            OS_CTR                    OSTmrUpdateCnt;             \/* Counter for updating timers                *\/$/;"	v
OSTmrUpdateCtr	.\uCOS-III\Source\os.h	/^OS_EXT            OS_CTR                    OSTmrUpdateCtr;$/;"	v
OSVersion	.\uCOS-III\Source\os_core.c	/^CPU_INT16U  OSVersion (OS_ERR  *p_err)$/;"	f
OS_APP_HOOKS_H	.\app\os_app_hooks.h	30;"	d
OS_APP_HOOKS_H_EXT	.\app\os_app_hooks.h	34;"	d
OS_APP_HOOKS_H_EXT	.\app\os_app_hooks.h	36;"	d
OS_APP_HOOK_TCB	.\uCOS-III\Source\os.h	/^typedef  void                      (*OS_APP_HOOK_TCB)(OS_TCB *p_tcb);$/;"	t
OS_APP_HOOK_VOID	.\uCOS-III\Source\os.h	/^typedef  void                      (*OS_APP_HOOK_VOID)(void);$/;"	t
OS_AppIdleTaskHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_VOID           OS_AppIdleTaskHookPtr;$/;"	v
OS_AppStatTaskHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_VOID           OS_AppStatTaskHookPtr;$/;"	v
OS_AppTaskCreateHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_TCB            OS_AppTaskCreateHookPtr;    \/* Application hooks                          *\/$/;"	v
OS_AppTaskDelHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_TCB            OS_AppTaskDelHookPtr;$/;"	v
OS_AppTaskReturnHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_TCB            OS_AppTaskReturnHookPtr;$/;"	v
OS_AppTaskSwHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_VOID           OS_AppTaskSwHookPtr;$/;"	v
OS_AppTimeTickHookPtr	.\uCOS-III\Source\os.h	/^OS_EXT           OS_APP_HOOK_VOID           OS_AppTimeTickHookPtr;$/;"	v
OS_CFG_APP_H	.\app\os_cfg_app.h	31;"	d
OS_CFG_APP_HOOKS_EN	.\app\os_cfg.h	34;"	d
OS_CFG_ARG_CHK_EN	.\app\os_cfg.h	35;"	d
OS_CFG_CALLED_FROM_ISR_CHK_EN	.\app\os_cfg.h	36;"	d
OS_CFG_DBG_EN	.\app\os_cfg.h	37;"	d
OS_CFG_FLAG_DEL_EN	.\app\os_cfg.h	53;"	d
OS_CFG_FLAG_EN	.\app\os_cfg.h	52;"	d
OS_CFG_FLAG_MODE_CLR_EN	.\app\os_cfg.h	54;"	d
OS_CFG_FLAG_PEND_ABORT_EN	.\app\os_cfg.h	55;"	d
OS_CFG_H	.\app\os_cfg.h	30;"	d
OS_CFG_IDLE_TASK_STK_LIMIT	.\uCOS-III\Source\os_cfg_app.c	43;"	d	file:
OS_CFG_IDLE_TASK_STK_SIZE	.\app\os_cfg_app.h	46;"	d
OS_CFG_INT_Q_SIZE	.\app\os_cfg_app.h	50;"	d
OS_CFG_INT_Q_TASK_STK_LIMIT	.\uCOS-III\Source\os_cfg_app.c	44;"	d	file:
OS_CFG_INT_Q_TASK_STK_SIZE	.\app\os_cfg_app.h	51;"	d
OS_CFG_ISR_POST_DEFERRED_EN	.\app\os_cfg.h	38;"	d
OS_CFG_ISR_STK_SIZE	.\app\os_cfg_app.h	41;"	d
OS_CFG_MEM_EN	.\app\os_cfg.h	59;"	d
OS_CFG_MSG_POOL_SIZE	.\app\os_cfg_app.h	40;"	d
OS_CFG_MUTEX_DEL_EN	.\app\os_cfg.h	64;"	d
OS_CFG_MUTEX_EN	.\app\os_cfg.h	63;"	d
OS_CFG_MUTEX_PEND_ABORT_EN	.\app\os_cfg.h	65;"	d
OS_CFG_OBJ_TYPE_CHK_EN	.\app\os_cfg.h	39;"	d
OS_CFG_PEND_MULTI_EN	.\app\os_cfg.h	42;"	d
OS_CFG_PRIO_MAX	.\app\os_cfg.h	44;"	d
OS_CFG_Q_DEL_EN	.\app\os_cfg.h	70;"	d
OS_CFG_Q_EN	.\app\os_cfg.h	69;"	d
OS_CFG_Q_FLUSH_EN	.\app\os_cfg.h	71;"	d
OS_CFG_Q_PEND_ABORT_EN	.\app\os_cfg.h	72;"	d
OS_CFG_SCHED_LOCK_TIME_MEAS_EN	.\app\os_cfg.h	46;"	d
OS_CFG_SCHED_ROUND_ROBIN_EN	.\app\os_cfg.h	47;"	d
OS_CFG_SEM_DEL_EN	.\app\os_cfg.h	77;"	d
OS_CFG_SEM_EN	.\app\os_cfg.h	76;"	d
OS_CFG_SEM_PEND_ABORT_EN	.\app\os_cfg.h	78;"	d
OS_CFG_SEM_SET_EN	.\app\os_cfg.h	79;"	d
OS_CFG_STAT_TASK_EN	.\app\os_cfg.h	83;"	d
OS_CFG_STAT_TASK_PRIO	.\app\os_cfg_app.h	55;"	d
OS_CFG_STAT_TASK_RATE_HZ	.\app\os_cfg_app.h	56;"	d
OS_CFG_STAT_TASK_STK_CHK_EN	.\app\os_cfg.h	84;"	d
OS_CFG_STAT_TASK_STK_LIMIT	.\uCOS-III\Source\os_cfg_app.c	45;"	d	file:
OS_CFG_STAT_TASK_STK_SIZE	.\app\os_cfg_app.h	57;"	d
OS_CFG_STK_SIZE_MIN	.\app\os_cfg.h	48;"	d
OS_CFG_TASK_CHANGE_PRIO_EN	.\app\os_cfg.h	86;"	d
OS_CFG_TASK_DEL_EN	.\app\os_cfg.h	87;"	d
OS_CFG_TASK_PROFILE_EN	.\app\os_cfg.h	90;"	d
OS_CFG_TASK_Q_EN	.\app\os_cfg.h	88;"	d
OS_CFG_TASK_Q_PEND_ABORT_EN	.\app\os_cfg.h	89;"	d
OS_CFG_TASK_REG_TBL_SIZE	.\app\os_cfg.h	91;"	d
OS_CFG_TASK_SEM_PEND_ABORT_EN	.\app\os_cfg.h	92;"	d
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY	.\app\os_cfg_app.h	42;"	d
OS_CFG_TASK_SUSPEND_EN	.\app\os_cfg.h	93;"	d
OS_CFG_TICK_RATE_HZ	.\app\os_cfg_app.h	61;"	d
OS_CFG_TICK_TASK_PRIO	.\app\os_cfg_app.h	62;"	d
OS_CFG_TICK_TASK_STK_LIMIT	.\uCOS-III\Source\os_cfg_app.c	46;"	d	file:
OS_CFG_TICK_TASK_STK_SIZE	.\app\os_cfg_app.h	63;"	d
OS_CFG_TICK_WHEEL_SIZE	.\app\os_cfg_app.h	64;"	d
OS_CFG_TIME_DLY_HMSM_EN	.\app\os_cfg.h	97;"	d
OS_CFG_TIME_DLY_RESUME_EN	.\app\os_cfg.h	98;"	d
OS_CFG_TMR_DEL_EN	.\app\os_cfg.h	103;"	d
OS_CFG_TMR_EN	.\app\os_cfg.h	102;"	d
OS_CFG_TMR_TASK_PRIO	.\app\os_cfg_app.h	68;"	d
OS_CFG_TMR_TASK_RATE_HZ	.\app\os_cfg_app.h	69;"	d
OS_CFG_TMR_TASK_STK_LIMIT	.\uCOS-III\Source\os_cfg_app.c	47;"	d	file:
OS_CFG_TMR_TASK_STK_SIZE	.\app\os_cfg_app.h	70;"	d
OS_CFG_TMR_WHEEL_SIZE	.\app\os_cfg_app.h	71;"	d
OS_CFG_TS_EN	.\app\os_cfg.h	40;"	d
OS_CPU_ARM_FP_EN	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	54;"	d
OS_CPU_ARM_FP_EN	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	56;"	d
OS_CPU_ARM_FP_REG_NBR	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	58;"	d
OS_CPU_CFG_SYSTICK_PRIO	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	109;"	d
OS_CPU_CFG_SYSTICK_PRIO	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	122;"	d
OS_CPU_CFG_SYSTICK_PRIO	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	109;"	d
OS_CPU_EXT	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	42;"	d
OS_CPU_EXT	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	44;"	d
OS_CPU_EXT	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	42;"	d
OS_CPU_EXT	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	44;"	d
OS_CPU_EXT	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	42;"	d
OS_CPU_EXT	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	44;"	d
OS_CPU_ExceptStkBase	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	/^OS_CPU_EXT  CPU_STK  *OS_CPU_ExceptStkBase;$/;"	v
OS_CPU_ExceptStkBase	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	/^OS_CPU_EXT  CPU_STK  *OS_CPU_ExceptStkBase;$/;"	v
OS_CPU_ExceptStkBase	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	/^OS_CPU_EXT  CPU_STK  *OS_CPU_ExceptStkBase;$/;"	v
OS_CPU_FP_Reg_Pop	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OS_CPU_FP_Reg_Pop$/;"	l
OS_CPU_FP_Reg_Push	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OS_CPU_FP_Reg_Push$/;"	l
OS_CPU_FP_nosave	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OS_CPU_FP_nosave$/;"	l
OS_CPU_GLOBALS	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	39;"	d	file:
OS_CPU_GLOBALS	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	39;"	d	file:
OS_CPU_GLOBALS	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	39;"	d	file:
OS_CPU_H	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	39;"	d
OS_CPU_H	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	39;"	d
OS_CPU_H	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	39;"	d
OS_CPU_PendSVHandler	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_a.asm	/^OS_CPU_PendSVHandler:$/;"	l
OS_CPU_PendSVHandler	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OS_CPU_PendSVHandler$/;"	l
OS_CPU_PendSVHandler	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^OS_CPU_PendSVHandler$/;"	l
OS_CPU_PendSVHandler_nosave	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_a.asm	/^OS_CPU_PendSVHandler_nosave:$/;"	l
OS_CPU_PendSVHandler_nosave	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_a.asm	/^OS_CPU_PendSVHandler_nosave$/;"	l
OS_CPU_PendSVHandler_nosave	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_a.asm	/^OS_CPU_PendSVHandler_nosave$/;"	l
OS_CPU_SysTickHandler	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OS_CPU_SysTickHandler (void)$/;"	f
OS_CPU_SysTickHandler	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OS_CPU_SysTickHandler (void)$/;"	f
OS_CPU_SysTickHandler	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OS_CPU_SysTickHandler (void)$/;"	f
OS_CPU_SysTickInit	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^void  OS_CPU_SysTickInit (CPU_INT32U  cnts)$/;"	f
OS_CPU_SysTickInit	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^void  OS_CPU_SysTickInit (CPU_INT32U  cnts)$/;"	f
OS_CPU_SysTickInit	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^void  OS_CPU_SysTickInit (CPU_INT32U  cnts)$/;"	f
OS_CPU_USAGE	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_CPU_USAGE;                \/* CPU Usage 0..10000                                  <16>\/32 *\/$/;"	t
OS_CRITICAL_ENTER	.\uCOS-III\Source\os.h	141;"	d
OS_CRITICAL_ENTER	.\uCOS-III\Source\os.h	89;"	d
OS_CRITICAL_ENTER_CPU_EXIT	.\uCOS-III\Source\os.h	143;"	d
OS_CRITICAL_ENTER_CPU_EXIT	.\uCOS-III\Source\os.h	99;"	d
OS_CRITICAL_EXIT	.\uCOS-III\Source\os.h	110;"	d
OS_CRITICAL_EXIT	.\uCOS-III\Source\os.h	145;"	d
OS_CRITICAL_EXIT_NO_SCHED	.\uCOS-III\Source\os.h	127;"	d
OS_CRITICAL_EXIT_NO_SCHED	.\uCOS-III\Source\os.h	147;"	d
OS_CTR	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_CTR;                      \/* Counter,                                                 32 *\/$/;"	t
OS_CTX_SW_CTR	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_CTX_SW_CTR;               \/* Counter of context switches,                             32 *\/$/;"	t
OS_CYCLES	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_CYCLES;                   \/* CPU clock cycles,                                   <32>\/64 *\/$/;"	t
OS_Dbg_Init	.\uCOS-III\Source\os_dbg.c	/^void  OS_Dbg_Init (void)$/;"	f
OS_ERR	.\uCOS-III\Source\os.h	/^} OS_ERR;$/;"	t	typeref:enum:os_err
OS_ERR_A	.\uCOS-III\Source\os.h	/^    OS_ERR_A                         = 10000u,$/;"	e	enum:os_err
OS_ERR_ACCEPT_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_ACCEPT_ISR                = 10001u,$/;"	e	enum:os_err
OS_ERR_B	.\uCOS-III\Source\os.h	/^    OS_ERR_B                         = 11000u,$/;"	e	enum:os_err
OS_ERR_C	.\uCOS-III\Source\os.h	/^    OS_ERR_C                         = 12000u,$/;"	e	enum:os_err
OS_ERR_CREATE_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_CREATE_ISR                = 12001u,$/;"	e	enum:os_err
OS_ERR_D	.\uCOS-III\Source\os.h	/^    OS_ERR_D                         = 13000u,$/;"	e	enum:os_err
OS_ERR_DEL_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_DEL_ISR                   = 13001u,$/;"	e	enum:os_err
OS_ERR_E	.\uCOS-III\Source\os.h	/^    OS_ERR_E                         = 14000u,$/;"	e	enum:os_err
OS_ERR_F	.\uCOS-III\Source\os.h	/^    OS_ERR_F                         = 15000u,$/;"	e	enum:os_err
OS_ERR_FATAL_RETURN	.\uCOS-III\Source\os.h	/^    OS_ERR_FATAL_RETURN              = 15001u,$/;"	e	enum:os_err
OS_ERR_FLAG_GRP_DEPLETED	.\uCOS-III\Source\os.h	/^    OS_ERR_FLAG_GRP_DEPLETED         = 15101u,$/;"	e	enum:os_err
OS_ERR_FLAG_NOT_RDY	.\uCOS-III\Source\os.h	/^    OS_ERR_FLAG_NOT_RDY              = 15102u,$/;"	e	enum:os_err
OS_ERR_FLAG_PEND_OPT	.\uCOS-III\Source\os.h	/^    OS_ERR_FLAG_PEND_OPT             = 15103u,$/;"	e	enum:os_err
OS_ERR_FLUSH_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_FLUSH_ISR                 = 15104u,$/;"	e	enum:os_err
OS_ERR_G	.\uCOS-III\Source\os.h	/^    OS_ERR_G                         = 16000u,$/;"	e	enum:os_err
OS_ERR_H	.\uCOS-III\Source\os.h	/^    OS_ERR_H                         = 17000u,$/;"	e	enum:os_err
OS_ERR_I	.\uCOS-III\Source\os.h	/^    OS_ERR_I                         = 18000u,$/;"	e	enum:os_err
OS_ERR_ILLEGAL_CREATE_RUN_TIME	.\uCOS-III\Source\os.h	/^    OS_ERR_ILLEGAL_CREATE_RUN_TIME   = 18001u,$/;"	e	enum:os_err
OS_ERR_INT_Q	.\uCOS-III\Source\os.h	/^    OS_ERR_INT_Q                     = 18002u,$/;"	e	enum:os_err
OS_ERR_INT_Q_FULL	.\uCOS-III\Source\os.h	/^    OS_ERR_INT_Q_FULL                = 18003u,$/;"	e	enum:os_err
OS_ERR_INT_Q_SIZE	.\uCOS-III\Source\os.h	/^    OS_ERR_INT_Q_SIZE                = 18004u,$/;"	e	enum:os_err
OS_ERR_INT_Q_STK_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_INT_Q_STK_INVALID         = 18005u,$/;"	e	enum:os_err
OS_ERR_INT_Q_STK_SIZE_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_INT_Q_STK_SIZE_INVALID    = 18006u,$/;"	e	enum:os_err
OS_ERR_J	.\uCOS-III\Source\os.h	/^    OS_ERR_J                         = 19000u,$/;"	e	enum:os_err
OS_ERR_K	.\uCOS-III\Source\os.h	/^    OS_ERR_K                         = 20000u,$/;"	e	enum:os_err
OS_ERR_L	.\uCOS-III\Source\os.h	/^    OS_ERR_L                         = 21000u,$/;"	e	enum:os_err
OS_ERR_LOCK_NESTING_OVF	.\uCOS-III\Source\os.h	/^    OS_ERR_LOCK_NESTING_OVF          = 21001u,$/;"	e	enum:os_err
OS_ERR_M	.\uCOS-III\Source\os.h	/^    OS_ERR_M                         = 22000u,$/;"	e	enum:os_err
OS_ERR_MEM_CREATE_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_CREATE_ISR            = 22201u,$/;"	e	enum:os_err
OS_ERR_MEM_FULL	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_FULL                  = 22202u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_BLKS	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_BLKS          = 22204u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_PART	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_PART          = 22205u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_P_ADDR	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_P_ADDR        = 22203u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_P_BLK	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_P_BLK         = 22206u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_P_DATA	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_P_DATA        = 22208u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_P_MEM	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_P_MEM         = 22207u,$/;"	e	enum:os_err
OS_ERR_MEM_INVALID_SIZE	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_INVALID_SIZE          = 22209u,$/;"	e	enum:os_err
OS_ERR_MEM_NO_FREE_BLKS	.\uCOS-III\Source\os.h	/^    OS_ERR_MEM_NO_FREE_BLKS          = 22210u,$/;"	e	enum:os_err
OS_ERR_MSG_POOL_EMPTY	.\uCOS-III\Source\os.h	/^    OS_ERR_MSG_POOL_EMPTY            = 22301u,$/;"	e	enum:os_err
OS_ERR_MSG_POOL_NULL_PTR	.\uCOS-III\Source\os.h	/^    OS_ERR_MSG_POOL_NULL_PTR         = 22302u,$/;"	e	enum:os_err
OS_ERR_MUTEX_NESTING	.\uCOS-III\Source\os.h	/^    OS_ERR_MUTEX_NESTING             = 22403u,$/;"	e	enum:os_err
OS_ERR_MUTEX_NOT_OWNER	.\uCOS-III\Source\os.h	/^    OS_ERR_MUTEX_NOT_OWNER           = 22401u,$/;"	e	enum:os_err
OS_ERR_MUTEX_OWNER	.\uCOS-III\Source\os.h	/^    OS_ERR_MUTEX_OWNER               = 22402u,$/;"	e	enum:os_err
OS_ERR_N	.\uCOS-III\Source\os.h	/^    OS_ERR_N                         = 23000u,$/;"	e	enum:os_err
OS_ERR_NAME	.\uCOS-III\Source\os.h	/^    OS_ERR_NAME                      = 23001u,$/;"	e	enum:os_err
OS_ERR_NONE	.\uCOS-III\Source\os.h	/^    OS_ERR_NONE                      =     0u,$/;"	e	enum:os_err
OS_ERR_NO_MORE_ID_AVAIL	.\uCOS-III\Source\os.h	/^    OS_ERR_NO_MORE_ID_AVAIL          = 23002u,$/;"	e	enum:os_err
OS_ERR_O	.\uCOS-III\Source\os.h	/^    OS_ERR_O                         = 24000u,$/;"	e	enum:os_err
OS_ERR_OBJ_CREATED	.\uCOS-III\Source\os.h	/^    OS_ERR_OBJ_CREATED               = 24001u,$/;"	e	enum:os_err
OS_ERR_OBJ_DEL	.\uCOS-III\Source\os.h	/^    OS_ERR_OBJ_DEL                   = 24002u,$/;"	e	enum:os_err
OS_ERR_OBJ_PTR_NULL	.\uCOS-III\Source\os.h	/^    OS_ERR_OBJ_PTR_NULL              = 24003u,$/;"	e	enum:os_err
OS_ERR_OBJ_TYPE	.\uCOS-III\Source\os.h	/^    OS_ERR_OBJ_TYPE                  = 24004u,$/;"	e	enum:os_err
OS_ERR_OPT_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_OPT_INVALID               = 24101u,$/;"	e	enum:os_err
OS_ERR_OS_NOT_RUNNING	.\uCOS-III\Source\os.h	/^    OS_ERR_OS_NOT_RUNNING            = 24201u,$/;"	e	enum:os_err
OS_ERR_OS_RUNNING	.\uCOS-III\Source\os.h	/^    OS_ERR_OS_RUNNING                = 24202u,$/;"	e	enum:os_err
OS_ERR_P	.\uCOS-III\Source\os.h	/^    OS_ERR_P                         = 25000u,$/;"	e	enum:os_err
OS_ERR_PEND_ABORT	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_ABORT                = 25001u,$/;"	e	enum:os_err
OS_ERR_PEND_ABORT_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_ABORT_ISR            = 25002u,$/;"	e	enum:os_err
OS_ERR_PEND_ABORT_NONE	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_ABORT_NONE           = 25003u,$/;"	e	enum:os_err
OS_ERR_PEND_ABORT_SELF	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_ABORT_SELF           = 25004u,$/;"	e	enum:os_err
OS_ERR_PEND_DEL	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_DEL                  = 25005u,$/;"	e	enum:os_err
OS_ERR_PEND_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_ISR                  = 25006u,$/;"	e	enum:os_err
OS_ERR_PEND_LOCKED	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_LOCKED               = 25007u,$/;"	e	enum:os_err
OS_ERR_PEND_WOULD_BLOCK	.\uCOS-III\Source\os.h	/^    OS_ERR_PEND_WOULD_BLOCK          = 25008u,$/;"	e	enum:os_err
OS_ERR_POST_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_POST_ISR                  = 25102u,$/;"	e	enum:os_err
OS_ERR_POST_NULL_PTR	.\uCOS-III\Source\os.h	/^    OS_ERR_POST_NULL_PTR             = 25101u,$/;"	e	enum:os_err
OS_ERR_PRIO	.\uCOS-III\Source\os.h	/^    OS_ERR_PRIO                      = 25202u,$/;"	e	enum:os_err
OS_ERR_PRIO_EXIST	.\uCOS-III\Source\os.h	/^    OS_ERR_PRIO_EXIST                = 25201u,$/;"	e	enum:os_err
OS_ERR_PRIO_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_PRIO_INVALID              = 25203u,$/;"	e	enum:os_err
OS_ERR_PTR_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_PTR_INVALID               = 25301u,$/;"	e	enum:os_err
OS_ERR_Q	.\uCOS-III\Source\os.h	/^    OS_ERR_Q                         = 26000u,$/;"	e	enum:os_err
OS_ERR_Q_EMPTY	.\uCOS-III\Source\os.h	/^    OS_ERR_Q_EMPTY                   = 26002u,$/;"	e	enum:os_err
OS_ERR_Q_FULL	.\uCOS-III\Source\os.h	/^    OS_ERR_Q_FULL                    = 26001u,$/;"	e	enum:os_err
OS_ERR_Q_MAX	.\uCOS-III\Source\os.h	/^    OS_ERR_Q_MAX                     = 26003u,$/;"	e	enum:os_err
OS_ERR_Q_SIZE	.\uCOS-III\Source\os.h	/^    OS_ERR_Q_SIZE                    = 26004u,$/;"	e	enum:os_err
OS_ERR_R	.\uCOS-III\Source\os.h	/^    OS_ERR_R                         = 27000u,$/;"	e	enum:os_err
OS_ERR_REG_ID_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_REG_ID_INVALID            = 27001u,$/;"	e	enum:os_err
OS_ERR_ROUND_ROBIN_1	.\uCOS-III\Source\os.h	/^    OS_ERR_ROUND_ROBIN_1             = 27002u,$/;"	e	enum:os_err
OS_ERR_ROUND_ROBIN_DISABLED	.\uCOS-III\Source\os.h	/^    OS_ERR_ROUND_ROBIN_DISABLED      = 27003u,$/;"	e	enum:os_err
OS_ERR_S	.\uCOS-III\Source\os.h	/^    OS_ERR_S                         = 28000u,$/;"	e	enum:os_err
OS_ERR_SCHED_INVALID_TIME_SLICE	.\uCOS-III\Source\os.h	/^    OS_ERR_SCHED_INVALID_TIME_SLICE  = 28001u,$/;"	e	enum:os_err
OS_ERR_SCHED_LOCKED	.\uCOS-III\Source\os.h	/^    OS_ERR_SCHED_LOCKED              = 28003u,$/;"	e	enum:os_err
OS_ERR_SCHED_LOCK_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_SCHED_LOCK_ISR            = 28002u,$/;"	e	enum:os_err
OS_ERR_SCHED_NOT_LOCKED	.\uCOS-III\Source\os.h	/^    OS_ERR_SCHED_NOT_LOCKED          = 28004u,$/;"	e	enum:os_err
OS_ERR_SCHED_UNLOCK_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_SCHED_UNLOCK_ISR          = 28005u,$/;"	e	enum:os_err
OS_ERR_SEM_OVF	.\uCOS-III\Source\os.h	/^    OS_ERR_SEM_OVF                   = 28101u,$/;"	e	enum:os_err
OS_ERR_SET_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_SET_ISR                   = 28102u,$/;"	e	enum:os_err
OS_ERR_STATE_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STATE_INVALID             = 28205u,$/;"	e	enum:os_err
OS_ERR_STATUS_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STATUS_INVALID            = 28206u,$/;"	e	enum:os_err
OS_ERR_STAT_PRIO_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STAT_PRIO_INVALID         = 28202u,$/;"	e	enum:os_err
OS_ERR_STAT_RESET_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_STAT_RESET_ISR            = 28201u,$/;"	e	enum:os_err
OS_ERR_STAT_STK_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STAT_STK_INVALID          = 28203u,$/;"	e	enum:os_err
OS_ERR_STAT_STK_SIZE_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STAT_STK_SIZE_INVALID     = 28204u,$/;"	e	enum:os_err
OS_ERR_STK_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STK_INVALID               = 28207u,$/;"	e	enum:os_err
OS_ERR_STK_LIMIT_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STK_LIMIT_INVALID         = 28209u,$/;"	e	enum:os_err
OS_ERR_STK_SIZE_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_STK_SIZE_INVALID          = 28208u,$/;"	e	enum:os_err
OS_ERR_T	.\uCOS-III\Source\os.h	/^    OS_ERR_T                         = 29000u,$/;"	e	enum:os_err
OS_ERR_TASK_CHANGE_PRIO_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_CHANGE_PRIO_ISR      = 29001u,$/;"	e	enum:os_err
OS_ERR_TASK_CREATE_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_CREATE_ISR           = 29002u,$/;"	e	enum:os_err
OS_ERR_TASK_DEL	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_DEL                  = 29003u,$/;"	e	enum:os_err
OS_ERR_TASK_DEL_IDLE	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_DEL_IDLE             = 29004u,$/;"	e	enum:os_err
OS_ERR_TASK_DEL_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_DEL_INVALID          = 29005u,$/;"	e	enum:os_err
OS_ERR_TASK_DEL_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_DEL_ISR              = 29006u,$/;"	e	enum:os_err
OS_ERR_TASK_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_INVALID              = 29007u,$/;"	e	enum:os_err
OS_ERR_TASK_NOT_DLY	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_NOT_DLY              = 29009u,$/;"	e	enum:os_err
OS_ERR_TASK_NOT_EXIST	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_NOT_EXIST            = 29010u,$/;"	e	enum:os_err
OS_ERR_TASK_NOT_SUSPENDED	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_NOT_SUSPENDED        = 29011u,$/;"	e	enum:os_err
OS_ERR_TASK_NO_MORE_TCB	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_NO_MORE_TCB          = 29008u,$/;"	e	enum:os_err
OS_ERR_TASK_OPT	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_OPT                  = 29012u,$/;"	e	enum:os_err
OS_ERR_TASK_RESUME_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_RESUME_ISR           = 29013u,$/;"	e	enum:os_err
OS_ERR_TASK_RESUME_PRIO	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_RESUME_PRIO          = 29014u,$/;"	e	enum:os_err
OS_ERR_TASK_RESUME_SELF	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_RESUME_SELF          = 29015u,$/;"	e	enum:os_err
OS_ERR_TASK_RUNNING	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_RUNNING              = 29016u,$/;"	e	enum:os_err
OS_ERR_TASK_STK_CHK_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_STK_CHK_ISR          = 29017u,$/;"	e	enum:os_err
OS_ERR_TASK_SUSPENDED	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_SUSPENDED            = 29018u,$/;"	e	enum:os_err
OS_ERR_TASK_SUSPEND_IDLE	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_SUSPEND_IDLE         = 29019u,$/;"	e	enum:os_err
OS_ERR_TASK_SUSPEND_INT_HANDLER	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_SUSPEND_INT_HANDLER  = 29020u,$/;"	e	enum:os_err
OS_ERR_TASK_SUSPEND_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_SUSPEND_ISR          = 29021u,$/;"	e	enum:os_err
OS_ERR_TASK_SUSPEND_PRIO	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_SUSPEND_PRIO         = 29022u,$/;"	e	enum:os_err
OS_ERR_TASK_WAITING	.\uCOS-III\Source\os.h	/^    OS_ERR_TASK_WAITING              = 29023u,$/;"	e	enum:os_err
OS_ERR_TCB_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TCB_INVALID               = 29101u,$/;"	e	enum:os_err
OS_ERR_TICK_PRIO_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TICK_PRIO_INVALID         = 29201u,$/;"	e	enum:os_err
OS_ERR_TICK_STK_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TICK_STK_INVALID          = 29202u,$/;"	e	enum:os_err
OS_ERR_TICK_STK_SIZE_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TICK_STK_SIZE_INVALID     = 29203u,$/;"	e	enum:os_err
OS_ERR_TICK_WHEEL_SIZE	.\uCOS-III\Source\os.h	/^    OS_ERR_TICK_WHEEL_SIZE           = 29204u,$/;"	e	enum:os_err
OS_ERR_TIMEOUT	.\uCOS-III\Source\os.h	/^    OS_ERR_TIMEOUT                   = 29401u,$/;"	e	enum:os_err
OS_ERR_TIME_DLY_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_DLY_ISR              = 29301u,$/;"	e	enum:os_err
OS_ERR_TIME_DLY_RESUME_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_DLY_RESUME_ISR       = 29302u,$/;"	e	enum:os_err
OS_ERR_TIME_GET_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_GET_ISR              = 29303u,$/;"	e	enum:os_err
OS_ERR_TIME_INVALID_HOURS	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_INVALID_HOURS        = 29304u,$/;"	e	enum:os_err
OS_ERR_TIME_INVALID_MILLISECONDS	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_INVALID_MILLISECONDS = 29307u,$/;"	e	enum:os_err
OS_ERR_TIME_INVALID_MINUTES	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_INVALID_MINUTES      = 29305u,$/;"	e	enum:os_err
OS_ERR_TIME_INVALID_SECONDS	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_INVALID_SECONDS      = 29306u,$/;"	e	enum:os_err
OS_ERR_TIME_NOT_DLY	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_NOT_DLY              = 29308u,$/;"	e	enum:os_err
OS_ERR_TIME_SET_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_SET_ISR              = 29309u,$/;"	e	enum:os_err
OS_ERR_TIME_ZERO_DLY	.\uCOS-III\Source\os.h	/^    OS_ERR_TIME_ZERO_DLY             = 29310u,$/;"	e	enum:os_err
OS_ERR_TLS_DESTRUCT_ASSIGNED	.\uCOS-III\Source\os.h	/^    OS_ERR_TLS_DESTRUCT_ASSIGNED     = 29124u,$/;"	e	enum:os_err
OS_ERR_TLS_ID_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TLS_ID_INVALID            = 29120u,$/;"	e	enum:os_err
OS_ERR_TLS_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TLS_ISR                   = 29121u,$/;"	e	enum:os_err
OS_ERR_TLS_NOT_EN	.\uCOS-III\Source\os.h	/^    OS_ERR_TLS_NOT_EN                = 29123u,$/;"	e	enum:os_err
OS_ERR_TLS_NO_MORE_AVAIL	.\uCOS-III\Source\os.h	/^    OS_ERR_TLS_NO_MORE_AVAIL         = 29122u,$/;"	e	enum:os_err
OS_ERR_TMR_INACTIVE	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_INACTIVE              = 29501u,$/;"	e	enum:os_err
OS_ERR_TMR_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_INVALID               = 29506u,$/;"	e	enum:os_err
OS_ERR_TMR_INVALID_DEST	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_INVALID_DEST          = 29502u,$/;"	e	enum:os_err
OS_ERR_TMR_INVALID_DLY	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_INVALID_DLY           = 29503u,$/;"	e	enum:os_err
OS_ERR_TMR_INVALID_PERIOD	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_INVALID_PERIOD        = 29504u,$/;"	e	enum:os_err
OS_ERR_TMR_INVALID_STATE	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_INVALID_STATE         = 29505u,$/;"	e	enum:os_err
OS_ERR_TMR_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_ISR                   = 29507u,$/;"	e	enum:os_err
OS_ERR_TMR_NON_AVAIL	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_NON_AVAIL             = 29509u,$/;"	e	enum:os_err
OS_ERR_TMR_NO_CALLBACK	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_NO_CALLBACK           = 29508u,$/;"	e	enum:os_err
OS_ERR_TMR_PRIO_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_PRIO_INVALID          = 29510u,$/;"	e	enum:os_err
OS_ERR_TMR_STK_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_STK_INVALID           = 29511u,$/;"	e	enum:os_err
OS_ERR_TMR_STK_SIZE_INVALID	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_STK_SIZE_INVALID      = 29512u,$/;"	e	enum:os_err
OS_ERR_TMR_STOPPED	.\uCOS-III\Source\os.h	/^    OS_ERR_TMR_STOPPED               = 29513u,$/;"	e	enum:os_err
OS_ERR_U	.\uCOS-III\Source\os.h	/^    OS_ERR_U                         = 30000u,$/;"	e	enum:os_err
OS_ERR_V	.\uCOS-III\Source\os.h	/^    OS_ERR_V                         = 31000u,$/;"	e	enum:os_err
OS_ERR_W	.\uCOS-III\Source\os.h	/^    OS_ERR_W                         = 32000u,$/;"	e	enum:os_err
OS_ERR_X	.\uCOS-III\Source\os.h	/^    OS_ERR_X                         = 33000u,$/;"	e	enum:os_err
OS_ERR_Y	.\uCOS-III\Source\os.h	/^    OS_ERR_Y                         = 34000u,$/;"	e	enum:os_err
OS_ERR_YIELD_ISR	.\uCOS-III\Source\os.h	/^    OS_ERR_YIELD_ISR                 = 34001u,$/;"	e	enum:os_err
OS_ERR_Z	.\uCOS-III\Source\os.h	/^    OS_ERR_Z                         = 35000u$/;"	e	enum:os_err
OS_EXT	.\uCOS-III\Source\os.h	158;"	d
OS_EXT	.\uCOS-III\Source\os.h	160;"	d
OS_FLAGS	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_FLAGS;                    \/* Event flags,                                      8\/16\/<32> *\/$/;"	t
OS_FLAG_GRP	.\uCOS-III\Source\os.h	/^typedef  struct  os_flag_grp         OS_FLAG_GRP;$/;"	t	typeref:struct:os_flag_grp
OS_FlagBlock	.\uCOS-III\Source\os_flag.c	/^void  OS_FlagBlock (OS_PEND_DATA  *p_pend_data,$/;"	f
OS_FlagClr	.\uCOS-III\Source\os_flag.c	/^void  OS_FlagClr (OS_FLAG_GRP  *p_grp)$/;"	f
OS_FlagDbgListAdd	.\uCOS-III\Source\os_flag.c	/^void  OS_FlagDbgListAdd (OS_FLAG_GRP  *p_grp)$/;"	f
OS_FlagDbgListRemove	.\uCOS-III\Source\os_flag.c	/^void  OS_FlagDbgListRemove (OS_FLAG_GRP  *p_grp)$/;"	f
OS_FlagInit	.\uCOS-III\Source\os_flag.c	/^void  OS_FlagInit (OS_ERR  *p_err)$/;"	f
OS_FlagPost	.\uCOS-III\Source\os_flag.c	/^OS_FLAGS  OS_FlagPost (OS_FLAG_GRP  *p_grp,$/;"	f
OS_FlagTaskRdy	.\uCOS-III\Source\os_flag.c	/^void   OS_FlagTaskRdy (OS_TCB    *p_tcb,$/;"	f
OS_GLOBALS	.\uCOS-III\Source\os_var.c	33;"	d	file:
OS_H	.\uCOS-III\Source\os.h	37;"	d
OS_IDLE_CTR	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_IDLE_CTR;                 \/* Holds the number of times the idle task runs,       <32>\/64 *\/$/;"	t
OS_INT_Q	.\uCOS-III\Source\os.h	/^typedef  struct  os_int_q            OS_INT_Q;$/;"	t	typeref:struct:os_int_q
OS_IdleTask	.\uCOS-III\Source\os_core.c	/^void  OS_IdleTask (void  *p_arg)$/;"	f
OS_IdleTaskInit	.\uCOS-III\Source\os_core.c	/^void  OS_IdleTaskInit (OS_ERR  *p_err)$/;"	f
OS_IntQPost	.\uCOS-III\Source\os_int.c	/^void  OS_IntQPost (OS_OBJ_TYPE   type,$/;"	f
OS_IntQRePost	.\uCOS-III\Source\os_int.c	/^void  OS_IntQRePost (void)$/;"	f
OS_IntQTask	.\uCOS-III\Source\os_int.c	/^void  OS_IntQTask (void  *p_arg)$/;"	f
OS_IntQTaskInit	.\uCOS-III\Source\os_int.c	/^void  OS_IntQTaskInit (OS_ERR  *p_err)$/;"	f
OS_MEM	.\uCOS-III\Source\os.h	/^typedef  struct  os_mem              OS_MEM;$/;"	t	typeref:struct:os_mem
OS_MEM_QTY	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_MEM_QTY;                  \/* Number of memory blocks,                            <16>\/32 *\/$/;"	t
OS_MEM_SIZE	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_MEM_SIZE;                 \/* Size in bytes of a memory block,                    <16>\/32 *\/$/;"	t
OS_MSG	.\uCOS-III\Source\os.h	/^typedef  struct  os_msg              OS_MSG;$/;"	t	typeref:struct:os_msg
OS_MSG_EN	.\uCOS-III\Source\os.h	166;"	d
OS_MSG_POOL	.\uCOS-III\Source\os.h	/^typedef  struct  os_msg_pool         OS_MSG_POOL;$/;"	t	typeref:struct:os_msg_pool
OS_MSG_Q	.\uCOS-III\Source\os.h	/^typedef  struct  os_msg_q            OS_MSG_Q;$/;"	t	typeref:struct:os_msg_q
OS_MSG_QTY	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_MSG_QTY;                  \/* Number of OS_MSGs in the msg pool,                  <16>\/32 *\/$/;"	t
OS_MSG_SIZE	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_MSG_SIZE;                 \/* Size of messages in number of bytes,                <16>\/32 *\/$/;"	t
OS_MUTEX	.\uCOS-III\Source\os.h	/^typedef  struct  os_mutex            OS_MUTEX;$/;"	t	typeref:struct:os_mutex
OS_MemDbgListAdd	.\uCOS-III\Source\os_mem.c	/^void  OS_MemDbgListAdd (OS_MEM  *p_mem)$/;"	f
OS_MemInit	.\uCOS-III\Source\os_mem.c	/^void  OS_MemInit (OS_ERR  *p_err)$/;"	f
OS_MsgPoolInit	.\uCOS-III\Source\os_msg.c	/^void  OS_MsgPoolInit (OS_ERR  *p_err)$/;"	f
OS_MsgQFreeAll	.\uCOS-III\Source\os_msg.c	/^OS_MSG_QTY  OS_MsgQFreeAll (OS_MSG_Q  *p_msg_q)$/;"	f
OS_MsgQGet	.\uCOS-III\Source\os_msg.c	/^void  *OS_MsgQGet (OS_MSG_Q     *p_msg_q,$/;"	f
OS_MsgQInit	.\uCOS-III\Source\os_msg.c	/^void  OS_MsgQInit (OS_MSG_Q    *p_msg_q,$/;"	f
OS_MsgQPut	.\uCOS-III\Source\os_msg.c	/^void  OS_MsgQPut (OS_MSG_Q     *p_msg_q,$/;"	f
OS_MutexClr	.\uCOS-III\Source\os_mutex.c	/^void  OS_MutexClr (OS_MUTEX  *p_mutex)$/;"	f
OS_MutexDbgListAdd	.\uCOS-III\Source\os_mutex.c	/^void  OS_MutexDbgListAdd (OS_MUTEX  *p_mutex)$/;"	f
OS_MutexDbgListRemove	.\uCOS-III\Source\os_mutex.c	/^void  OS_MutexDbgListRemove (OS_MUTEX  *p_mutex)$/;"	f
OS_MutexInit	.\uCOS-III\Source\os_mutex.c	/^void  OS_MutexInit (OS_ERR  *p_err)$/;"	f
OS_NESTING_CTR	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT08U      OS_NESTING_CTR;              \/* Interrupt and scheduler nesting,                  <8>\/16\/32 *\/$/;"	t
OS_OBJ_QTY	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_OBJ_QTY;                  \/* Number of kernel objects counter,                   <16>\/32 *\/$/;"	t
OS_OBJ_TYPE	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_OBJ_TYPE;                 \/* Special flag to determine object type,                   32 *\/$/;"	t
OS_OBJ_TYPE_FLAG	.\uCOS-III\Source\os.h	242;"	d
OS_OBJ_TYPE_MEM	.\uCOS-III\Source\os.h	243;"	d
OS_OBJ_TYPE_MUTEX	.\uCOS-III\Source\os.h	244;"	d
OS_OBJ_TYPE_NONE	.\uCOS-III\Source\os.h	241;"	d
OS_OBJ_TYPE_Q	.\uCOS-III\Source\os.h	245;"	d
OS_OBJ_TYPE_SEM	.\uCOS-III\Source\os.h	246;"	d
OS_OBJ_TYPE_TASK_MSG	.\uCOS-III\Source\os.h	247;"	d
OS_OBJ_TYPE_TASK_RESUME	.\uCOS-III\Source\os.h	248;"	d
OS_OBJ_TYPE_TASK_SIGNAL	.\uCOS-III\Source\os.h	249;"	d
OS_OBJ_TYPE_TASK_SUSPEND	.\uCOS-III\Source\os.h	250;"	d
OS_OBJ_TYPE_TICK	.\uCOS-III\Source\os.h	251;"	d
OS_OBJ_TYPE_TMR	.\uCOS-III\Source\os.h	252;"	d
OS_OPT	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_OPT;                      \/* Holds function options                              <16>\/32 *\/$/;"	t
OS_OPT_DEL_ALWAYS	.\uCOS-III\Source\os.h	269;"	d
OS_OPT_DEL_NO_PEND	.\uCOS-III\Source\os.h	268;"	d
OS_OPT_LINK_DLY	.\uCOS-III\Source\os_tmr.c	48;"	d	file:
OS_OPT_LINK_PERIODIC	.\uCOS-III\Source\os_tmr.c	49;"	d	file:
OS_OPT_NONE	.\uCOS-III\Source\os.h	260;"	d
OS_OPT_PEND_ABORT_1	.\uCOS-III\Source\os.h	302;"	d
OS_OPT_PEND_ABORT_ALL	.\uCOS-III\Source\os.h	303;"	d
OS_OPT_PEND_BLOCKING	.\uCOS-III\Source\os.h	293;"	d
OS_OPT_PEND_FLAG_CLR_ALL	.\uCOS-III\Source\os.h	278;"	d
OS_OPT_PEND_FLAG_CLR_AND	.\uCOS-III\Source\os.h	279;"	d
OS_OPT_PEND_FLAG_CLR_ANY	.\uCOS-III\Source\os.h	281;"	d
OS_OPT_PEND_FLAG_CLR_OR	.\uCOS-III\Source\os.h	282;"	d
OS_OPT_PEND_FLAG_CONSUME	.\uCOS-III\Source\os.h	290;"	d
OS_OPT_PEND_FLAG_MASK	.\uCOS-III\Source\os.h	277;"	d
OS_OPT_PEND_FLAG_SET_ALL	.\uCOS-III\Source\os.h	284;"	d
OS_OPT_PEND_FLAG_SET_AND	.\uCOS-III\Source\os.h	285;"	d
OS_OPT_PEND_FLAG_SET_ANY	.\uCOS-III\Source\os.h	287;"	d
OS_OPT_PEND_FLAG_SET_OR	.\uCOS-III\Source\os.h	288;"	d
OS_OPT_PEND_NON_BLOCKING	.\uCOS-III\Source\os.h	294;"	d
OS_OPT_POST_1	.\uCOS-III\Source\os.h	319;"	d
OS_OPT_POST_ALL	.\uCOS-III\Source\os.h	320;"	d
OS_OPT_POST_FIFO	.\uCOS-III\Source\os.h	317;"	d
OS_OPT_POST_FLAG_CLR	.\uCOS-III\Source\os.h	315;"	d
OS_OPT_POST_FLAG_SET	.\uCOS-III\Source\os.h	314;"	d
OS_OPT_POST_LIFO	.\uCOS-III\Source\os.h	318;"	d
OS_OPT_POST_NONE	.\uCOS-III\Source\os.h	312;"	d
OS_OPT_POST_NO_SCHED	.\uCOS-III\Source\os.h	322;"	d
OS_OPT_TASK_NONE	.\uCOS-III\Source\os.h	330;"	d
OS_OPT_TASK_NO_TLS	.\uCOS-III\Source\os.h	334;"	d
OS_OPT_TASK_SAVE_FP	.\uCOS-III\Source\os.h	333;"	d
OS_OPT_TASK_STK_CHK	.\uCOS-III\Source\os.h	331;"	d
OS_OPT_TASK_STK_CLR	.\uCOS-III\Source\os.h	332;"	d
OS_OPT_TIME_DLY	.\uCOS-III\Source\os.h	342;"	d
OS_OPT_TIME_HMSM_NON_STRICT	.\uCOS-III\Source\os.h	348;"	d
OS_OPT_TIME_HMSM_STRICT	.\uCOS-III\Source\os.h	347;"	d
OS_OPT_TIME_MASK	.\uCOS-III\Source\os.h	350;"	d
OS_OPT_TIME_MATCH	.\uCOS-III\Source\os.h	344;"	d
OS_OPT_TIME_OPTS_MASK	.\uCOS-III\Source\os.h	355;"	d
OS_OPT_TIME_PERIODIC	.\uCOS-III\Source\os.h	345;"	d
OS_OPT_TIME_TIMEOUT	.\uCOS-III\Source\os.h	343;"	d
OS_OPT_TMR_CALLBACK	.\uCOS-III\Source\os.h	372;"	d
OS_OPT_TMR_CALLBACK_ARG	.\uCOS-III\Source\os.h	373;"	d
OS_OPT_TMR_NONE	.\uCOS-III\Source\os.h	367;"	d
OS_OPT_TMR_ONE_SHOT	.\uCOS-III\Source\os.h	369;"	d
OS_OPT_TMR_PERIODIC	.\uCOS-III\Source\os.h	370;"	d
OS_PEND_DATA	.\uCOS-III\Source\os.h	/^typedef  struct  os_pend_data        OS_PEND_DATA;$/;"	t	typeref:struct:os_pend_data
OS_PEND_LIST	.\uCOS-III\Source\os.h	/^typedef  struct  os_pend_list        OS_PEND_LIST;$/;"	t	typeref:struct:os_pend_list
OS_PEND_OBJ	.\uCOS-III\Source\os.h	/^typedef  struct  os_pend_obj         OS_PEND_OBJ;$/;"	t	typeref:struct:os_pend_obj
OS_PRIO	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT08U      OS_PRIO;                     \/* Priority of a task,                               <8>\/16\/32 *\/$/;"	t
OS_PRIO_INIT	.\uCOS-III\Source\os.h	392;"	d
OS_PRIO_TBL_SIZE	.\uCOS-III\Source\os.h	164;"	d
OS_Pend	.\uCOS-III\Source\os_core.c	/^void  OS_Pend (OS_PEND_DATA  *p_pend_data,$/;"	f
OS_PendAbort	.\uCOS-III\Source\os_core.c	/^void  OS_PendAbort (OS_PEND_OBJ  *p_obj,$/;"	f
OS_PendAbort1	.\uCOS-III\Source\os_core.c	/^void  OS_PendAbort1 (OS_PEND_OBJ  *p_obj,$/;"	f
OS_PendDataInit	.\uCOS-III\Source\os_core.c	/^void  OS_PendDataInit (OS_TCB        *p_tcb,$/;"	f
OS_PendDbgNameAdd	.\uCOS-III\Source\os_core.c	/^void  OS_PendDbgNameAdd (OS_PEND_OBJ  *p_obj,$/;"	f
OS_PendDbgNameRemove	.\uCOS-III\Source\os_core.c	/^void  OS_PendDbgNameRemove (OS_PEND_OBJ  *p_obj,$/;"	f
OS_PendListChangePrio	.\uCOS-III\Source\os_core.c	/^void  OS_PendListChangePrio (OS_TCB   *p_tcb,$/;"	f
OS_PendListInit	.\uCOS-III\Source\os_core.c	/^void  OS_PendListInit (OS_PEND_LIST  *p_pend_list)$/;"	f
OS_PendListInsertHead	.\uCOS-III\Source\os_core.c	/^void  OS_PendListInsertHead (OS_PEND_LIST  *p_pend_list,$/;"	f
OS_PendListInsertPrio	.\uCOS-III\Source\os_core.c	/^void  OS_PendListInsertPrio (OS_PEND_LIST  *p_pend_list,$/;"	f
OS_PendListRemove	.\uCOS-III\Source\os_core.c	/^void  OS_PendListRemove (OS_TCB  *p_tcb)$/;"	f
OS_PendListRemove1	.\uCOS-III\Source\os_core.c	/^void  OS_PendListRemove1 (OS_PEND_LIST  *p_pend_list,$/;"	f
OS_PendMultiGetRdy	.\uCOS-III\Source\os_pend_multi.c	/^OS_OBJ_QTY  OS_PendMultiGetRdy (OS_PEND_DATA  *p_pend_data_tbl,$/;"	f
OS_PendMultiValidate	.\uCOS-III\Source\os_pend_multi.c	/^CPU_BOOLEAN  OS_PendMultiValidate (OS_PEND_DATA  *p_pend_data_tbl,$/;"	f
OS_PendMultiWait	.\uCOS-III\Source\os_pend_multi.c	/^void  OS_PendMultiWait (OS_PEND_DATA  *p_pend_data_tbl,$/;"	f
OS_PendObjDel	.\uCOS-III\Source\os_core.c	/^void  OS_PendObjDel (OS_PEND_OBJ  *p_obj,$/;"	f
OS_PendObjDel1	.\uCOS-III\Source\os_core.c	/^void  OS_PendObjDel1 (OS_PEND_OBJ  *p_obj,$/;"	f
OS_Post	.\uCOS-III\Source\os_core.c	/^void  OS_Post (OS_PEND_OBJ  *p_obj,$/;"	f
OS_Post1	.\uCOS-III\Source\os_core.c	/^void  OS_Post1 (OS_PEND_OBJ  *p_obj,$/;"	f
OS_PrioGetHighest	.\uCOS-III\Source\os_prio.c	/^OS_PRIO  OS_PrioGetHighest (void)$/;"	f
OS_PrioInit	.\uCOS-III\Source\os_prio.c	/^void  OS_PrioInit (void)$/;"	f
OS_PrioInsert	.\uCOS-III\Source\os_prio.c	/^void  OS_PrioInsert (OS_PRIO  prio)$/;"	f
OS_PrioRemove	.\uCOS-III\Source\os_prio.c	/^void  OS_PrioRemove (OS_PRIO  prio)$/;"	f
OS_Q	.\uCOS-III\Source\os.h	/^typedef  struct  os_q                OS_Q;$/;"	t	typeref:struct:os_q
OS_QClr	.\uCOS-III\Source\os_q.c	/^void  OS_QClr (OS_Q  *p_q)$/;"	f
OS_QDbgListAdd	.\uCOS-III\Source\os_q.c	/^void  OS_QDbgListAdd (OS_Q  *p_q)$/;"	f
OS_QDbgListRemove	.\uCOS-III\Source\os_q.c	/^void  OS_QDbgListRemove (OS_Q  *p_q)$/;"	f
OS_QInit	.\uCOS-III\Source\os_q.c	/^void  OS_QInit (OS_ERR  *p_err)$/;"	f
OS_QPost	.\uCOS-III\Source\os_q.c	/^void  OS_QPost (OS_Q         *p_q,$/;"	f
OS_QTY	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_QTY;                      \/* Quantity                                            <16>\/32 *\/$/;"	t
OS_RATE_HZ	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_RATE_HZ;                  \/* Rate in Hertz                                            32 *\/$/;"	t
OS_RDY_LIST	.\uCOS-III\Source\os.h	/^typedef  struct  os_rdy_list         OS_RDY_LIST;$/;"	t	typeref:struct:os_rdy_list
OS_REG	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_REG;                      \/* Task register                                     8\/16\/<32> *\/$/;"	t
OS_REG_ID	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT08U      OS_REG_ID;                   \/* Index to task register                            <8>\/16\/32 *\/$/;"	t
OS_RdyListInit	.\uCOS-III\Source\os_core.c	/^void  OS_RdyListInit (void)$/;"	f
OS_RdyListInsert	.\uCOS-III\Source\os_core.c	/^void  OS_RdyListInsert (OS_TCB  *p_tcb)$/;"	f
OS_RdyListInsertHead	.\uCOS-III\Source\os_core.c	/^void  OS_RdyListInsertHead (OS_TCB  *p_tcb)$/;"	f
OS_RdyListInsertTail	.\uCOS-III\Source\os_core.c	/^void  OS_RdyListInsertTail (OS_TCB  *p_tcb)$/;"	f
OS_RdyListMoveHeadToTail	.\uCOS-III\Source\os_core.c	/^void  OS_RdyListMoveHeadToTail (OS_RDY_LIST  *p_rdy_list)$/;"	f
OS_RdyListRemove	.\uCOS-III\Source\os_core.c	/^void  OS_RdyListRemove (OS_TCB  *p_tcb)$/;"	f
OS_SCHED_LOCK_TIME_MEAS_START	.\uCOS-III\Source\os.h	75;"	d
OS_SCHED_LOCK_TIME_MEAS_START	.\uCOS-III\Source\os.h	77;"	d
OS_SCHED_LOCK_TIME_MEAS_STOP	.\uCOS-III\Source\os.h	82;"	d
OS_SCHED_LOCK_TIME_MEAS_STOP	.\uCOS-III\Source\os.h	84;"	d
OS_SEM	.\uCOS-III\Source\os.h	/^typedef  struct  os_sem              OS_SEM;$/;"	t	typeref:struct:os_sem
OS_SEM_CTR	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_SEM_CTR;                  \/* Semaphore value                                     16\/<32> *\/$/;"	t
OS_STATE	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT08U      OS_STATE;                    \/* State variable                                    <8>\/16\/32 *\/$/;"	t
OS_STATE_NOT_RDY	.\uCOS-III\Source\os.h	186;"	d
OS_STATE_OS_RUNNING	.\uCOS-III\Source\os.h	184;"	d
OS_STATE_OS_STOPPED	.\uCOS-III\Source\os.h	183;"	d
OS_STATE_RDY	.\uCOS-III\Source\os.h	187;"	d
OS_STATUS	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT08U      OS_STATUS;                   \/* Status                                            <8>\/16\/32 *\/$/;"	t
OS_STATUS_PEND_ABORT	.\uCOS-III\Source\os.h	227;"	d
OS_STATUS_PEND_DEL	.\uCOS-III\Source\os.h	228;"	d
OS_STATUS_PEND_OK	.\uCOS-III\Source\os.h	226;"	d
OS_STATUS_PEND_TIMEOUT	.\uCOS-III\Source\os.h	229;"	d
OS_Sched0	.\uCOS-III\Source\os_core.c	/^void  OS_Sched0 (void)$/;"	f
OS_SchedLockTimeMeasStart	.\uCOS-III\Source\os_core.c	/^void  OS_SchedLockTimeMeasStart (void)$/;"	f
OS_SchedLockTimeMeasStop	.\uCOS-III\Source\os_core.c	/^void  OS_SchedLockTimeMeasStop (void)$/;"	f
OS_SchedRoundRobin	.\uCOS-III\Source\os_core.c	/^void  OS_SchedRoundRobin (OS_RDY_LIST  *p_rdy_list)$/;"	f
OS_SemClr	.\uCOS-III\Source\os_sem.c	/^void  OS_SemClr (OS_SEM  *p_sem)$/;"	f
OS_SemDbgListAdd	.\uCOS-III\Source\os_sem.c	/^void  OS_SemDbgListAdd (OS_SEM  *p_sem)$/;"	f
OS_SemDbgListRemove	.\uCOS-III\Source\os_sem.c	/^void  OS_SemDbgListRemove (OS_SEM  *p_sem)$/;"	f
OS_SemInit	.\uCOS-III\Source\os_sem.c	/^void  OS_SemInit (OS_ERR  *p_err)$/;"	f
OS_SemPost	.\uCOS-III\Source\os_sem.c	/^OS_SEM_CTR  OS_SemPost (OS_SEM  *p_sem,$/;"	f
OS_StatTask	.\uCOS-III\Source\os_stat.c	/^void  OS_StatTask (void  *p_arg)$/;"	f
OS_StatTaskInit	.\uCOS-III\Source\os_stat.c	/^void  OS_StatTaskInit (OS_ERR  *p_err)$/;"	f
OS_TASK_PEND_ON_FLAG	.\uCOS-III\Source\os.h	211;"	d
OS_TASK_PEND_ON_MULTI	.\uCOS-III\Source\os.h	213;"	d
OS_TASK_PEND_ON_MUTEX	.\uCOS-III\Source\os.h	214;"	d
OS_TASK_PEND_ON_NOTHING	.\uCOS-III\Source\os.h	210;"	d
OS_TASK_PEND_ON_Q	.\uCOS-III\Source\os.h	215;"	d
OS_TASK_PEND_ON_SEM	.\uCOS-III\Source\os.h	216;"	d
OS_TASK_PEND_ON_TASK_Q	.\uCOS-III\Source\os.h	212;"	d
OS_TASK_PEND_ON_TASK_SEM	.\uCOS-III\Source\os.h	217;"	d
OS_TASK_PTR	.\uCOS-III\Source\os.h	/^typedef  void                      (*OS_TASK_PTR)(void *p_arg);$/;"	t
OS_TASK_STATE_BIT_DLY	.\uCOS-III\Source\os.h	191;"	d
OS_TASK_STATE_BIT_PEND	.\uCOS-III\Source\os.h	193;"	d
OS_TASK_STATE_BIT_SUSPENDED	.\uCOS-III\Source\os.h	195;"	d
OS_TASK_STATE_DEL	.\uCOS-III\Source\os.h	207;"	d
OS_TASK_STATE_DLY	.\uCOS-III\Source\os.h	200;"	d
OS_TASK_STATE_DLY_SUSPENDED	.\uCOS-III\Source\os.h	204;"	d
OS_TASK_STATE_PEND	.\uCOS-III\Source\os.h	201;"	d
OS_TASK_STATE_PEND_SUSPENDED	.\uCOS-III\Source\os.h	205;"	d
OS_TASK_STATE_PEND_TIMEOUT	.\uCOS-III\Source\os.h	202;"	d
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED	.\uCOS-III\Source\os.h	206;"	d
OS_TASK_STATE_RDY	.\uCOS-III\Source\os.h	199;"	d
OS_TASK_STATE_SUSPENDED	.\uCOS-III\Source\os.h	203;"	d
OS_TASK_SW	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	53;"	d
OS_TASK_SW	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	66;"	d
OS_TASK_SW	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	53;"	d
OS_TCB	.\uCOS-III\Source\os.h	/^typedef  struct  os_tcb              OS_TCB;$/;"	t	typeref:struct:os_tcb
OS_TICK	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT32U      OS_TICK;                     \/* Clock tick counter                                  <32>\/64 *\/$/;"	t
OS_TICK_SPOKE	.\uCOS-III\Source\os.h	/^typedef  struct  os_tick_spoke       OS_TICK_SPOKE;$/;"	t	typeref:struct:os_tick_spoke
OS_TICK_SPOKE_IX	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_TICK_SPOKE_IX;            \/* Tick wheel spoke position                         8\/<16>\/32 *\/$/;"	t
OS_TICK_TH_INIT	.\uCOS-III\Source\os.h	400;"	d
OS_TICK_TH_RDY	.\uCOS-III\Source\os.h	403;"	d
OS_TLS	.\uCOS-III\Source\os.h	/^typedef  void                       *OS_TLS;$/;"	t
OS_TLS_DESTRUCT_PTR	.\uCOS-III\Source\os.h	/^typedef  void                      (*OS_TLS_DESTRUCT_PTR)(OS_TCB    *p_tcb,$/;"	t
OS_TLS_ID	.\uCOS-III\Source\os.h	/^typedef  CPU_DATA                    OS_TLS_ID;$/;"	t
OS_TMR	.\uCOS-III\Source\os.h	/^typedef  struct  os_tmr              OS_TMR;$/;"	t	typeref:struct:os_tmr
OS_TMR_CALLBACK_PTR	.\uCOS-III\Source\os.h	/^typedef  void                      (*OS_TMR_CALLBACK_PTR)(void *p_tmr, void *p_arg);$/;"	t
OS_TMR_SPOKE	.\uCOS-III\Source\os.h	/^typedef  struct  os_tmr_spoke        OS_TMR_SPOKE;$/;"	t	typeref:struct:os_tmr_spoke
OS_TMR_SPOKE_IX	.\uCOS-III\Source\os_type.h	/^typedef   CPU_INT16U      OS_TMR_SPOKE_IX;             \/* Timer wheel spoke position                        8\/<16>\/32 *\/$/;"	t
OS_TMR_STATE_COMPLETED	.\uCOS-III\Source\os.h	384;"	d
OS_TMR_STATE_RUNNING	.\uCOS-III\Source\os.h	383;"	d
OS_TMR_STATE_STOPPED	.\uCOS-III\Source\os.h	382;"	d
OS_TMR_STATE_UNUSED	.\uCOS-III\Source\os.h	381;"	d
OS_TS_GET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	74;"	d
OS_TS_GET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu.h	76;"	d
OS_TS_GET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	87;"	d
OS_TS_GET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu.h	89;"	d
OS_TS_GET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	74;"	d
OS_TS_GET	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu.h	76;"	d
OS_TYPE_H	.\uCOS-III\Source\os_type.h	32;"	d
OS_TaskBlock	.\uCOS-III\Source\os_core.c	/^void  OS_TaskBlock (OS_TCB   *p_tcb,$/;"	f
OS_TaskDbgListAdd	.\uCOS-III\Source\os_task.c	/^void  OS_TaskDbgListAdd (OS_TCB  *p_tcb)$/;"	f
OS_TaskDbgListRemove	.\uCOS-III\Source\os_task.c	/^void  OS_TaskDbgListRemove (OS_TCB  *p_tcb)$/;"	f
OS_TaskInit	.\uCOS-III\Source\os_task.c	/^void  OS_TaskInit (OS_ERR  *p_err)$/;"	f
OS_TaskInitTCB	.\uCOS-III\Source\os_task.c	/^void  OS_TaskInitTCB (OS_TCB  *p_tcb)$/;"	f
OS_TaskQPost	.\uCOS-III\Source\os_task.c	/^void  OS_TaskQPost (OS_TCB       *p_tcb,$/;"	f
OS_TaskRdy	.\uCOS-III\Source\os_core.c	/^void  OS_TaskRdy (OS_TCB  *p_tcb)$/;"	f
OS_TaskResume	.\uCOS-III\Source\os_task.c	/^void  OS_TaskResume (OS_TCB  *p_tcb,$/;"	f
OS_TaskReturn	.\uCOS-III\Source\os_task.c	/^void  OS_TaskReturn (void)$/;"	f
OS_TaskSemPost	.\uCOS-III\Source\os_task.c	/^OS_SEM_CTR  OS_TaskSemPost (OS_TCB  *p_tcb,$/;"	f
OS_TaskSuspend	.\uCOS-III\Source\os_task.c	/^void   OS_TaskSuspend (OS_TCB  *p_tcb,$/;"	f
OS_TickListInit	.\uCOS-III\Source\os_tick.c	/^void  OS_TickListInit (void)$/;"	f
OS_TickListInsert	.\uCOS-III\Source\os_tick.c	/^void  OS_TickListInsert (OS_TCB   *p_tcb,$/;"	f
OS_TickListRemove	.\uCOS-III\Source\os_tick.c	/^void  OS_TickListRemove (OS_TCB  *p_tcb)$/;"	f
OS_TickListResetPeak	.\uCOS-III\Source\os_tick.c	/^void  OS_TickListResetPeak (void)$/;"	f
OS_TickListUpdate	.\uCOS-III\Source\os_tick.c	/^void  OS_TickListUpdate (void)$/;"	f
OS_TickTask	.\uCOS-III\Source\os_tick.c	/^void  OS_TickTask (void  *p_arg)$/;"	f
OS_TickTaskInit	.\uCOS-III\Source\os_tick.c	/^void  OS_TickTaskInit (OS_ERR  *p_err)$/;"	f
OS_TmrClr	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrClr (OS_TMR  *p_tmr)$/;"	f
OS_TmrDbgListAdd	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrDbgListAdd (OS_TMR  *p_tmr)$/;"	f
OS_TmrDbgListRemove	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrDbgListRemove (OS_TMR  *p_tmr)$/;"	f
OS_TmrInit	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrInit (OS_ERR  *p_err)$/;"	f
OS_TmrLink	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrLink (OS_TMR  *p_tmr,$/;"	f
OS_TmrResetPeak	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrResetPeak (void)$/;"	f
OS_TmrTask	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrTask (void  *p_arg)$/;"	f
OS_TmrUnlink	.\uCOS-III\Source\os_tmr.c	/^void  OS_TmrUnlink (OS_TMR  *p_tmr)$/;"	f
OS_VERSION	.\uCOS-III\Source\os.h	45;"	d
OTGCTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t OTGCTL;                                  \/**< OTG Control Register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap
OTGICR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap
OTGISTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t OTGISTAT;                                \/**< OTG Interrupt Status Register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap
OTGSTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t OTGSTAT;                                 \/**< OTG Status Register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap
OUT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t OUT;                                    \/**< RNGB Output FIFO, offset: 0x14 *\/$/;"	m	struct:RNG_MemMap
OUTINIT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t OUTINIT;                                \/**< Initial State for Channels Output, offset: 0x5C *\/$/;"	m	struct:FTM_MemMap
OUTMASK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t OUTMASK;                                \/**< Output Mask, offset: 0x60 *\/$/;"	m	struct:FTM_MemMap
ObjPtr	.\uCOS-III\Source\os.h	/^    void                *ObjPtr;                            \/* Pointer to object placed in the queue                  *\/$/;"	m	struct:os_int_q
Opt	.\uCOS-III\Source\os.h	/^    OS_OPT               Opt;                               \/* Options (see OS_OPT_TMR_xxx)                           *\/$/;"	m	struct:os_tmr
Opt	.\uCOS-III\Source\os.h	/^    OS_OPT               Opt;                               \/* Post Options                                           *\/$/;"	m	struct:os_int_q
Opt	.\uCOS-III\Source\os.h	/^    OS_OPT               Opt;                               \/* Task options as passed by OSTaskCreate()               *\/$/;"	m	struct:os_tcb
OutPtr	.\uCOS-III\Source\os.h	/^    OS_MSG              *OutPtr;                            \/* Pointer to next OS_MSG to be extracted from the queue  *\/$/;"	m	struct:os_msg_q
OwnerNestingCtr	.\uCOS-III\Source\os.h	/^    OS_NESTING_CTR       OwnerNestingCtr;                   \/* Mutex is available when the counter is 0               *\/$/;"	m	struct:os_mutex
OwnerOriginalPrio	.\uCOS-III\Source\os.h	/^    OS_PRIO              OwnerOriginalPrio;$/;"	m	struct:os_mutex
OwnerTCBPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *OwnerTCBPtr;$/;"	m	struct:os_mutex
PACRA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRA;                                  \/**< Peripheral Access Control Register, offset: 0x20 *\/$/;"	m	struct:AIPS_MemMap
PACRB	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRB;                                  \/**< Peripheral Access Control Register, offset: 0x24 *\/$/;"	m	struct:AIPS_MemMap
PACRC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRC;                                  \/**< Peripheral Access Control Register, offset: 0x28 *\/$/;"	m	struct:AIPS_MemMap
PACRD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRD;                                  \/**< Peripheral Access Control Register, offset: 0x2C *\/$/;"	m	struct:AIPS_MemMap
PACRE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRE;                                  \/**< Peripheral Access Control Register, offset: 0x40 *\/$/;"	m	struct:AIPS_MemMap
PACRF	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRF;                                  \/**< Peripheral Access Control Register, offset: 0x44 *\/$/;"	m	struct:AIPS_MemMap
PACRG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRG;                                  \/**< Peripheral Access Control Register, offset: 0x48 *\/$/;"	m	struct:AIPS_MemMap
PACRH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRH;                                  \/**< Peripheral Access Control Register, offset: 0x4C *\/$/;"	m	struct:AIPS_MemMap
PACRI	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRI;                                  \/**< Peripheral Access Control Register, offset: 0x50 *\/$/;"	m	struct:AIPS_MemMap
PACRJ	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRJ;                                  \/**< Peripheral Access Control Register, offset: 0x54 *\/$/;"	m	struct:AIPS_MemMap
PACRK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRK;                                  \/**< Peripheral Access Control Register, offset: 0x58 *\/$/;"	m	struct:AIPS_MemMap
PACRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRL;                                  \/**< Peripheral Access Control Register, offset: 0x5C *\/$/;"	m	struct:AIPS_MemMap
PACRM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRM;                                  \/**< Peripheral Access Control Register, offset: 0x60 *\/$/;"	m	struct:AIPS_MemMap
PACRN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRN;                                  \/**< Peripheral Access Control Register, offset: 0x64 *\/$/;"	m	struct:AIPS_MemMap
PACRO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRO;                                  \/**< Peripheral Access Control Register, offset: 0x68 *\/$/;"	m	struct:AIPS_MemMap
PACRP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PACRP;                                  \/**< Peripheral Access Control Register, offset: 0x6C *\/$/;"	m	struct:AIPS_MemMap
PALR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PALR;                                   \/**< Physical Address Lower Register, offset: 0xE4 *\/$/;"	m	struct:ENET_MemMap
PAUR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PAUR;                                   \/**< Physical Address Upper Register, offset: 0xE8 *\/$/;"	m	struct:ENET_MemMap
PCOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap
PCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PCR;                                    \/**< Priority Control Register, offset: 0x4 *\/$/;"	m	struct:ETF_MemMap
PCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap
PCSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap
PDB0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10538;"	d
PDB0_C1	.\bsp\cpu\headers\MK60DZ10.h	10572;"	d
PDB0_CH0C1	.\bsp\cpu\headers\MK60DZ10.h	10556;"	d
PDB0_CH0DLY0	.\bsp\cpu\headers\MK60DZ10.h	10558;"	d
PDB0_CH0DLY1	.\bsp\cpu\headers\MK60DZ10.h	10559;"	d
PDB0_CH0S	.\bsp\cpu\headers\MK60DZ10.h	10557;"	d
PDB0_CH1C1	.\bsp\cpu\headers\MK60DZ10.h	10560;"	d
PDB0_CH1DLY0	.\bsp\cpu\headers\MK60DZ10.h	10562;"	d
PDB0_CH1DLY1	.\bsp\cpu\headers\MK60DZ10.h	10563;"	d
PDB0_CH1S	.\bsp\cpu\headers\MK60DZ10.h	10561;"	d
PDB0_CNT	.\bsp\cpu\headers\MK60DZ10.h	10554;"	d
PDB0_DACINT0	.\bsp\cpu\headers\MK60DZ10.h	10565;"	d
PDB0_DACINT1	.\bsp\cpu\headers\MK60DZ10.h	10567;"	d
PDB0_DACINTC0	.\bsp\cpu\headers\MK60DZ10.h	10564;"	d
PDB0_DACINTC1	.\bsp\cpu\headers\MK60DZ10.h	10566;"	d
PDB0_DLY	.\bsp\cpu\headers\MK60DZ10.h	10574;"	d
PDB0_IDLY	.\bsp\cpu\headers\MK60DZ10.h	10555;"	d
PDB0_INT	.\bsp\cpu\headers\MK60DZ10.h	10576;"	d
PDB0_INTC	.\bsp\cpu\headers\MK60DZ10.h	10575;"	d
PDB0_MOD	.\bsp\cpu\headers\MK60DZ10.h	10553;"	d
PDB0_PO0DLY	.\bsp\cpu\headers\MK60DZ10.h	10569;"	d
PDB0_PO0EN	.\bsp\cpu\headers\MK60DZ10.h	10568;"	d
PDB0_S	.\bsp\cpu\headers\MK60DZ10.h	10573;"	d
PDB0_SC	.\bsp\cpu\headers\MK60DZ10.h	10552;"	d
PDB_C1_BB	.\bsp\cpu\headers\MK60DZ10.h	10498;"	d
PDB_C1_BB_MASK	.\bsp\cpu\headers\MK60DZ10.h	10496;"	d
PDB_C1_BB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10497;"	d
PDB_C1_EN	.\bsp\cpu\headers\MK60DZ10.h	10492;"	d
PDB_C1_EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10490;"	d
PDB_C1_EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10491;"	d
PDB_C1_REG	.\bsp\cpu\headers\MK60DZ10.h	10426;"	d
PDB_C1_TOS	.\bsp\cpu\headers\MK60DZ10.h	10495;"	d
PDB_C1_TOS_MASK	.\bsp\cpu\headers\MK60DZ10.h	10493;"	d
PDB_C1_TOS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10494;"	d
PDB_CNT_CNT	.\bsp\cpu\headers\MK60DZ10.h	10484;"	d
PDB_CNT_CNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	10482;"	d
PDB_CNT_CNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10483;"	d
PDB_CNT_REG	.\bsp\cpu\headers\MK60DZ10.h	10424;"	d
PDB_DLY_DLY	.\bsp\cpu\headers\MK60DZ10.h	10509;"	d
PDB_DLY_DLY_MASK	.\bsp\cpu\headers\MK60DZ10.h	10507;"	d
PDB_DLY_DLY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10508;"	d
PDB_DLY_REG	.\bsp\cpu\headers\MK60DZ10.h	10428;"	d
PDB_IDLY_IDLY	.\bsp\cpu\headers\MK60DZ10.h	10488;"	d
PDB_IDLY_IDLY_MASK	.\bsp\cpu\headers\MK60DZ10.h	10486;"	d
PDB_IDLY_IDLY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10487;"	d
PDB_IDLY_REG	.\bsp\cpu\headers\MK60DZ10.h	10425;"	d
PDB_INTC_EXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	10513;"	d
PDB_INTC_EXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10514;"	d
PDB_INTC_REG	.\bsp\cpu\headers\MK60DZ10.h	10429;"	d
PDB_INTC_TOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10511;"	d
PDB_INTC_TOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10512;"	d
PDB_INT_INT	.\bsp\cpu\headers\MK60DZ10.h	10518;"	d
PDB_INT_INT_MASK	.\bsp\cpu\headers\MK60DZ10.h	10516;"	d
PDB_INT_INT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10517;"	d
PDB_INT_REG	.\bsp\cpu\headers\MK60DZ10.h	10430;"	d
PDB_MOD_MOD	.\bsp\cpu\headers\MK60DZ10.h	10480;"	d
PDB_MOD_MOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	10478;"	d
PDB_MOD_MOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10479;"	d
PDB_MOD_REG	.\bsp\cpu\headers\MK60DZ10.h	10423;"	d
PDB_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct PDB_MemMap {$/;"	s
PDB_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *PDB_MemMapPtr;$/;"	t
PDB_PODLY_DLY1	.\bsp\cpu\headers\MK60DZ10.h	10529;"	d
PDB_PODLY_DLY1_MASK	.\bsp\cpu\headers\MK60DZ10.h	10527;"	d
PDB_PODLY_DLY1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10528;"	d
PDB_PODLY_DLY2	.\bsp\cpu\headers\MK60DZ10.h	10526;"	d
PDB_PODLY_DLY2_MASK	.\bsp\cpu\headers\MK60DZ10.h	10524;"	d
PDB_PODLY_DLY2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10525;"	d
PDB_PODLY_REG	.\bsp\cpu\headers\MK60DZ10.h	10432;"	d
PDB_POEN_POEN	.\bsp\cpu\headers\MK60DZ10.h	10522;"	d
PDB_POEN_POEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10520;"	d
PDB_POEN_POEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10521;"	d
PDB_POEN_REG	.\bsp\cpu\headers\MK60DZ10.h	10431;"	d
PDB_SC_CONT_MASK	.\bsp\cpu\headers\MK60DZ10.h	10451;"	d
PDB_SC_CONT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10452;"	d
PDB_SC_DMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10468;"	d
PDB_SC_DMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10469;"	d
PDB_SC_LDMOD	.\bsp\cpu\headers\MK60DZ10.h	10476;"	d
PDB_SC_LDMOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	10474;"	d
PDB_SC_LDMOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10475;"	d
PDB_SC_LDOK_MASK	.\bsp\cpu\headers\MK60DZ10.h	10449;"	d
PDB_SC_LDOK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10450;"	d
PDB_SC_MULT	.\bsp\cpu\headers\MK60DZ10.h	10455;"	d
PDB_SC_MULT_MASK	.\bsp\cpu\headers\MK60DZ10.h	10453;"	d
PDB_SC_MULT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10454;"	d
PDB_SC_PDBEIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10472;"	d
PDB_SC_PDBEIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10473;"	d
PDB_SC_PDBEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10460;"	d
PDB_SC_PDBEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10461;"	d
PDB_SC_PDBIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10456;"	d
PDB_SC_PDBIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10457;"	d
PDB_SC_PDBIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10458;"	d
PDB_SC_PDBIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10459;"	d
PDB_SC_PRESCALER	.\bsp\cpu\headers\MK60DZ10.h	10467;"	d
PDB_SC_PRESCALER_MASK	.\bsp\cpu\headers\MK60DZ10.h	10465;"	d
PDB_SC_PRESCALER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10466;"	d
PDB_SC_REG	.\bsp\cpu\headers\MK60DZ10.h	10422;"	d
PDB_SC_SWTRIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	10470;"	d
PDB_SC_SWTRIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10471;"	d
PDB_SC_TRGSEL	.\bsp\cpu\headers\MK60DZ10.h	10464;"	d
PDB_SC_TRGSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	10462;"	d
PDB_SC_TRGSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10463;"	d
PDB_S_CF	.\bsp\cpu\headers\MK60DZ10.h	10505;"	d
PDB_S_CF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10503;"	d
PDB_S_CF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10504;"	d
PDB_S_ERR	.\bsp\cpu\headers\MK60DZ10.h	10502;"	d
PDB_S_ERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	10500;"	d
PDB_S_ERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10501;"	d
PDB_S_REG	.\bsp\cpu\headers\MK60DZ10.h	10427;"	d
PDDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap
PDIR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap
PDOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap
PDSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PDSR;                                   \/**< Device Power-Down Status Register, offset: 0x314 *\/$/;"	m	struct:ETM_MemMap
PE1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PE1;                                     \/**< LLWU Pin Enable 1 Register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap
PE2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PE2;                                     \/**< LLWU Pin Enable 2 Register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap
PE3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PE3;                                     \/**< LLWU Pin Enable 3 Register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap
PE4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PE4;                                     \/**< LLWU Pin Enable 4 Register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap
PEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PEN;                                    \/**< Pin enable register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap
PERID	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PERID;                                   \/**< Peripheral ID Register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap
PFAPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PFAPR;                                  \/**< Flash Access Protection Register, offset: 0x0 *\/$/;"	m	struct:FMC_MemMap
PFB0CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PFB0CR;                                 \/**< Flash Bank 0 Control Register, offset: 0x4 *\/$/;"	m	struct:FMC_MemMap
PFB1CR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PFB1CR;                                 \/**< Flash Bank 1 Control Register, offset: 0x8 *\/$/;"	m	struct:FMC_MemMap
PFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PFIFO;                                   \/**< UART FIFO Parameters, offset: 0x10 *\/$/;"	m	struct:UART_MemMap
PG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PG;                                     \/**< ADC plus-side gain register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap
PG	.\bsp\drivers\adc16\adc16.h	/^uint16_t  PG;$/;"	m	struct:adc_cal
PGA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PGA;                                    \/**< ADC PGA register, offset: 0x50 *\/$/;"	m	struct:ADC_MemMap
PGA	.\bsp\drivers\adc16\adc16.h	/^  uint32_t PGA;$/;"	m	struct:adc_cfg
PGACHP_CHOP	.\bsp\drivers\adc16\adc16.h	156;"	d
PGACHP_NOCHOP	.\bsp\drivers\adc16\adc16.h	157;"	d
PGAEN_DISABLED	.\bsp\drivers\adc16\adc16.h	153;"	d
PGAEN_ENABLED	.\bsp\drivers\adc16\adc16.h	152;"	d
PGAG_1	.\bsp\drivers\adc16\adc16.h	164;"	d
PGAG_16	.\bsp\drivers\adc16\adc16.h	168;"	d
PGAG_2	.\bsp\drivers\adc16\adc16.h	165;"	d
PGAG_32	.\bsp\drivers\adc16\adc16.h	169;"	d
PGAG_4	.\bsp\drivers\adc16\adc16.h	166;"	d
PGAG_64	.\bsp\drivers\adc16\adc16.h	170;"	d
PGAG_8	.\bsp\drivers\adc16\adc16.h	167;"	d
PGALP_LOW	.\bsp\drivers\adc16\adc16.h	160;"	d
PGALP_NORMAL	.\bsp\drivers\adc16\adc16.h	161;"	d
PHY_ANAR	.\bsp\drivers\enet\eth_phy.h	51;"	d
PHY_ANAR_100BT4	.\bsp\drivers\enet\eth_phy.h	97;"	d
PHY_ANAR_100BTX	.\bsp\drivers\enet\eth_phy.h	99;"	d
PHY_ANAR_100BTX_FDX	.\bsp\drivers\enet\eth_phy.h	98;"	d
PHY_ANAR_10BT	.\bsp\drivers\enet\eth_phy.h	101;"	d
PHY_ANAR_10BT_FDX	.\bsp\drivers\enet\eth_phy.h	100;"	d
PHY_ANAR_802_3	.\bsp\drivers\enet\eth_phy.h	102;"	d
PHY_ANAR_NEXT_PAGE	.\bsp\drivers\enet\eth_phy.h	94;"	d
PHY_ANAR_PAUSE	.\bsp\drivers\enet\eth_phy.h	96;"	d
PHY_ANAR_REM_FAULT	.\bsp\drivers\enet\eth_phy.h	95;"	d
PHY_ANER	.\bsp\drivers\enet\eth_phy.h	54;"	d
PHY_ANLPAR	.\bsp\drivers\enet\eth_phy.h	52;"	d
PHY_ANLPARNP	.\bsp\drivers\enet\eth_phy.h	53;"	d
PHY_ANLPAR_100BT4	.\bsp\drivers\enet\eth_phy.h	109;"	d
PHY_ANLPAR_100BTX	.\bsp\drivers\enet\eth_phy.h	111;"	d
PHY_ANLPAR_100BTX_FDX	.\bsp\drivers\enet\eth_phy.h	110;"	d
PHY_ANLPAR_10BT	.\bsp\drivers\enet\eth_phy.h	113;"	d
PHY_ANLPAR_10BTX_FDX	.\bsp\drivers\enet\eth_phy.h	112;"	d
PHY_ANLPAR_ACK	.\bsp\drivers\enet\eth_phy.h	106;"	d
PHY_ANLPAR_NEXT_PAGE	.\bsp\drivers\enet\eth_phy.h	105;"	d
PHY_ANLPAR_PAUSE	.\bsp\drivers\enet\eth_phy.h	108;"	d
PHY_ANLPAR_REM_FAULT	.\bsp\drivers\enet\eth_phy.h	107;"	d
PHY_ANNPTR	.\bsp\drivers\enet\eth_phy.h	55;"	d
PHY_BMCR	.\bsp\drivers\enet\eth_phy.h	47;"	d
PHY_BMCR_AN_ENABLE	.\bsp\drivers\enet\eth_phy.h	72;"	d
PHY_BMCR_AN_RESTART	.\bsp\drivers\enet\eth_phy.h	75;"	d
PHY_BMCR_COL_TEST	.\bsp\drivers\enet\eth_phy.h	77;"	d
PHY_BMCR_FDX	.\bsp\drivers\enet\eth_phy.h	76;"	d
PHY_BMCR_ISOLATE	.\bsp\drivers\enet\eth_phy.h	74;"	d
PHY_BMCR_LOOP	.\bsp\drivers\enet\eth_phy.h	70;"	d
PHY_BMCR_POWERDOWN	.\bsp\drivers\enet\eth_phy.h	73;"	d
PHY_BMCR_RESET	.\bsp\drivers\enet\eth_phy.h	69;"	d
PHY_BMCR_SPEED	.\bsp\drivers\enet\eth_phy.h	71;"	d
PHY_BMSR	.\bsp\drivers\enet\eth_phy.h	48;"	d
PHY_BMSR_100BT4	.\bsp\drivers\enet\eth_phy.h	80;"	d
PHY_BMSR_100BTX	.\bsp\drivers\enet\eth_phy.h	82;"	d
PHY_BMSR_100BTX_FDX	.\bsp\drivers\enet\eth_phy.h	81;"	d
PHY_BMSR_10BT	.\bsp\drivers\enet\eth_phy.h	84;"	d
PHY_BMSR_10BT_FDX	.\bsp\drivers\enet\eth_phy.h	83;"	d
PHY_BMSR_AN_ABILITY	.\bsp\drivers\enet\eth_phy.h	88;"	d
PHY_BMSR_AN_COMPLETE	.\bsp\drivers\enet\eth_phy.h	86;"	d
PHY_BMSR_EXTENDED	.\bsp\drivers\enet\eth_phy.h	91;"	d
PHY_BMSR_JABBER	.\bsp\drivers\enet\eth_phy.h	90;"	d
PHY_BMSR_LINK	.\bsp\drivers\enet\eth_phy.h	89;"	d
PHY_BMSR_NO_PREAMBLE	.\bsp\drivers\enet\eth_phy.h	85;"	d
PHY_BMSR_REMOTE_FAULT	.\bsp\drivers\enet\eth_phy.h	87;"	d
PHY_MICR	.\bsp\drivers\enet\eth_phy.h	57;"	d
PHY_MISR	.\bsp\drivers\enet\eth_phy.h	58;"	d
PHY_PAGESEL	.\bsp\drivers\enet\eth_phy.h	59;"	d
PHY_PHYCR2	.\bsp\drivers\enet\eth_phy.h	62;"	d
PHY_PHYCR2_BC_WRITE	.\bsp\drivers\enet\eth_phy.h	136;"	d
PHY_PHYCR2_CLK_OUT_DIS	.\bsp\drivers\enet\eth_phy.h	139;"	d
PHY_PHYCR2_CLK_OUT_RXCLK	.\bsp\drivers\enet\eth_phy.h	135;"	d
PHY_PHYCR2_PHYTER_COMP	.\bsp\drivers\enet\eth_phy.h	137;"	d
PHY_PHYCR2_SOFT_RESET	.\bsp\drivers\enet\eth_phy.h	138;"	d
PHY_PHYCR2_SYNC_ENET_EN	.\bsp\drivers\enet\eth_phy.h	134;"	d
PHY_PHYCTRL1	.\bsp\drivers\enet\eth_phy.h	65;"	d
PHY_PHYCTRL1_LED_MASK	.\bsp\drivers\enet\eth_phy.h	142;"	d
PHY_PHYCTRL1_MDX_STATE	.\bsp\drivers\enet\eth_phy.h	144;"	d
PHY_PHYCTRL1_POLARITY	.\bsp\drivers\enet\eth_phy.h	143;"	d
PHY_PHYCTRL1_REMOTE_LOOP	.\bsp\drivers\enet\eth_phy.h	145;"	d
PHY_PHYCTRL2	.\bsp\drivers\enet\eth_phy.h	66;"	d
PHY_PHYCTRL2_AUTONEG_CMPLT	.\bsp\drivers\enet\eth_phy.h	156;"	d
PHY_PHYCTRL2_DATA_SCRAM_DIS	.\bsp\drivers\enet\eth_phy.h	161;"	d
PHY_PHYCTRL2_ENABLE_PAUSE	.\bsp\drivers\enet\eth_phy.h	157;"	d
PHY_PHYCTRL2_ENERGY_DET	.\bsp\drivers\enet\eth_phy.h	151;"	d
PHY_PHYCTRL2_EN_JABBER	.\bsp\drivers\enet\eth_phy.h	155;"	d
PHY_PHYCTRL2_EN_SQE_TEST	.\bsp\drivers\enet\eth_phy.h	160;"	d
PHY_PHYCTRL2_FORCE_LINK	.\bsp\drivers\enet\eth_phy.h	152;"	d
PHY_PHYCTRL2_HP_MDIX	.\bsp\drivers\enet\eth_phy.h	148;"	d
PHY_PHYCTRL2_INT_LEVEL	.\bsp\drivers\enet\eth_phy.h	154;"	d
PHY_PHYCTRL2_MDIX_SELECT	.\bsp\drivers\enet\eth_phy.h	149;"	d
PHY_PHYCTRL2_MODE_OP_MOD_100MBPS_FD	.\bsp\drivers\enet\eth_phy.h	170;"	d
PHY_PHYCTRL2_MODE_OP_MOD_100MBPS_HD	.\bsp\drivers\enet\eth_phy.h	168;"	d
PHY_PHYCTRL2_MODE_OP_MOD_10MBPS_FD	.\bsp\drivers\enet\eth_phy.h	169;"	d
PHY_PHYCTRL2_MODE_OP_MOD_10MBPS_HD	.\bsp\drivers\enet\eth_phy.h	167;"	d
PHY_PHYCTRL2_MODE_OP_MOD_STILL_NEG	.\bsp\drivers\enet\eth_phy.h	166;"	d
PHY_PHYCTRL2_OP_MOD_MASK	.\bsp\drivers\enet\eth_phy.h	159;"	d
PHY_PHYCTRL2_OP_MOD_SHIFT	.\bsp\drivers\enet\eth_phy.h	165;"	d
PHY_PHYCTRL2_PAIRSWAP_DIS	.\bsp\drivers\enet\eth_phy.h	150;"	d
PHY_PHYCTRL2_PHY_ISOLATE	.\bsp\drivers\enet\eth_phy.h	158;"	d
PHY_PHYCTRL2_POWER_SAVING	.\bsp\drivers\enet\eth_phy.h	153;"	d
PHY_PHYIDR1	.\bsp\drivers\enet\eth_phy.h	49;"	d
PHY_PHYIDR2	.\bsp\drivers\enet\eth_phy.h	50;"	d
PHY_PHYSTS	.\bsp\drivers\enet\eth_phy.h	56;"	d
PHY_PHYSTS_AUTONEGCOMPLETE	.\bsp\drivers\enet\eth_phy.h	126;"	d
PHY_PHYSTS_DUPLEXSTATUS	.\bsp\drivers\enet\eth_phy.h	128;"	d
PHY_PHYSTS_FALSECARRSENSLAT	.\bsp\drivers\enet\eth_phy.h	120;"	d
PHY_PHYSTS_JABBERDETECT	.\bsp\drivers\enet\eth_phy.h	125;"	d
PHY_PHYSTS_LINKSTATUS	.\bsp\drivers\enet\eth_phy.h	130;"	d
PHY_PHYSTS_LOOPBACKSTATUS	.\bsp\drivers\enet\eth_phy.h	127;"	d
PHY_PHYSTS_MDIXMODE	.\bsp\drivers\enet\eth_phy.h	117;"	d
PHY_PHYSTS_MIIINTERRUPT	.\bsp\drivers\enet\eth_phy.h	123;"	d
PHY_PHYSTS_PAGERECEIVED	.\bsp\drivers\enet\eth_phy.h	122;"	d
PHY_PHYSTS_POL_STATUS	.\bsp\drivers\enet\eth_phy.h	119;"	d
PHY_PHYSTS_REMOTEFAULT	.\bsp\drivers\enet\eth_phy.h	124;"	d
PHY_PHYSTS_RX_ERR_LATCH	.\bsp\drivers\enet\eth_phy.h	118;"	d
PHY_PHYSTS_SIGNALDETECT	.\bsp\drivers\enet\eth_phy.h	121;"	d
PHY_PHYSTS_SPEEDSTATUS	.\bsp\drivers\enet\eth_phy.h	129;"	d
PID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:DWT_MemMap
PID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:FPB_MemMap
PID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:ITM_MemMap
PID0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:TPIU_MemMap
PID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:DWT_MemMap
PID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:FPB_MemMap
PID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:ITM_MemMap
PID1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:TPIU_MemMap
PID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:DWT_MemMap
PID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:FPB_MemMap
PID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:ITM_MemMap
PID2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:TPIU_MemMap
PID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:DWT_MemMap
PID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:FPB_MemMap
PID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:ITM_MemMap
PID3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:TPIU_MemMap
PID4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:DWT_MemMap
PID4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:FPB_MemMap
PID4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:ITM_MemMap
PID4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:TPIU_MemMap
PID5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:DWT_MemMap
PID5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:FPB_MemMap
PID5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:ITM_MemMap
PID5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:TPIU_MemMap
PID6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:DWT_MemMap
PID6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:FPB_MemMap
PID6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:ITM_MemMap
PID6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:TPIU_MemMap
PID7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:DWT_MemMap
PID7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:FPB_MemMap
PID7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:ITM_MemMap
PID7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:TPIU_MemMap
PIDR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR0;                                  \/**< Peripheral Identification Register 0, offset: 0xFE0 *\/$/;"	m	struct:ETB_MemMap
PIDR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR0;                                  \/**< Peripheral Identification Register 0, offset: 0xFE0 *\/$/;"	m	struct:ETF_MemMap
PIDR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR0;                                  \/**< Peripheral Identification Register 0, offset: 0xFE0 *\/$/;"	m	struct:ETM_MemMap
PIDR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR1;                                  \/**< Peripheral Identification Register 1, offset: 0xFE4 *\/$/;"	m	struct:ETB_MemMap
PIDR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR1;                                  \/**< Peripheral Identification Register 1, offset: 0xFE4 *\/$/;"	m	struct:ETF_MemMap
PIDR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR1;                                  \/**< Peripheral Identification Register 1, offset: 0xFE4 *\/$/;"	m	struct:ETM_MemMap
PIDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR2;                                  \/**< Peripheral Identification Register 2, offset: 0xFE8 *\/$/;"	m	struct:ETB_MemMap
PIDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR2;                                  \/**< Peripheral Identification Register 2, offset: 0xFE8 *\/$/;"	m	struct:ETF_MemMap
PIDR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR2;                                  \/**< Peripheral Identification Register 2, offset: 0xFE8 *\/$/;"	m	struct:ETM_MemMap
PIDR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR3;                                  \/**< Peripheral Identification Register 3, offset: 0xFEC *\/$/;"	m	struct:ETB_MemMap
PIDR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR3;                                  \/**< Peripheral Identification Register 3, offset: 0xFEC *\/$/;"	m	struct:ETF_MemMap
PIDR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR3;                                  \/**< Peripheral Identification Register 3, offset: 0xFEC *\/$/;"	m	struct:ETM_MemMap
PIDR4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR4;                                  \/**< Peripheral Identification Register 4, offset: 0xFD0 *\/$/;"	m	struct:ETB_MemMap
PIDR4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR4;                                  \/**< Peripheral Identification Register 4, offset: 0xFD0 *\/$/;"	m	struct:ETF_MemMap
PIDR4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR4;                                  \/**< Peripheral Identification Register 4, offset: 0xFD0 *\/$/;"	m	struct:ETM_MemMap
PIDR5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR5;                                  \/**< Peripheral Identification Register 5, offset: 0xFD4 *\/$/;"	m	struct:ETB_MemMap
PIDR5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR5;                                  \/**< Peripheral Identification Register 5, offset: 0xFD4 *\/$/;"	m	struct:ETF_MemMap
PIDR5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR5;                                  \/**< Peripheral Identification Register 5, offset: 0xFD4 *\/$/;"	m	struct:ETM_MemMap
PIDR6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR6;                                  \/**< Peripheral Identification Register 6, offset: 0xFD8 *\/$/;"	m	struct:ETB_MemMap
PIDR6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR6;                                  \/**< Peripheral Identification Register 6, offset: 0xFD8 *\/$/;"	m	struct:ETF_MemMap
PIDR6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR6;                                  \/**< Peripheral Identification Register 6, offset: 0xFD8 *\/$/;"	m	struct:ETM_MemMap
PIDR7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR7;                                  \/**< Peripheral Identification Register 7, offset: 0xFDC *\/$/;"	m	struct:ETB_MemMap
PIDR7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR7;                                  \/**< Peripheral Identification Register 7, offset: 0xFDC *\/$/;"	m	struct:ETF_MemMap
PIDR7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PIDR7;                                  \/**< Peripheral Identification Register 7, offset: 0xFDC *\/$/;"	m	struct:ETM_MemMap
PIT_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10669;"	d
PIT_CVAL	.\bsp\cpu\headers\MK60DZ10.h	10703;"	d
PIT_CVAL0	.\bsp\cpu\headers\MK60DZ10.h	10685;"	d
PIT_CVAL1	.\bsp\cpu\headers\MK60DZ10.h	10689;"	d
PIT_CVAL2	.\bsp\cpu\headers\MK60DZ10.h	10693;"	d
PIT_CVAL3	.\bsp\cpu\headers\MK60DZ10.h	10697;"	d
PIT_CVAL_REG	.\bsp\cpu\headers\MK60DZ10.h	10622;"	d
PIT_CVAL_TVL	.\bsp\cpu\headers\MK60DZ10.h	10652;"	d
PIT_CVAL_TVL_MASK	.\bsp\cpu\headers\MK60DZ10.h	10650;"	d
PIT_CVAL_TVL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10651;"	d
PIT_LDVAL	.\bsp\cpu\headers\MK60DZ10.h	10702;"	d
PIT_LDVAL0	.\bsp\cpu\headers\MK60DZ10.h	10684;"	d
PIT_LDVAL1	.\bsp\cpu\headers\MK60DZ10.h	10688;"	d
PIT_LDVAL2	.\bsp\cpu\headers\MK60DZ10.h	10692;"	d
PIT_LDVAL3	.\bsp\cpu\headers\MK60DZ10.h	10696;"	d
PIT_LDVAL_REG	.\bsp\cpu\headers\MK60DZ10.h	10621;"	d
PIT_LDVAL_TSV	.\bsp\cpu\headers\MK60DZ10.h	10648;"	d
PIT_LDVAL_TSV_MASK	.\bsp\cpu\headers\MK60DZ10.h	10646;"	d
PIT_LDVAL_TSV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10647;"	d
PIT_MCR	.\bsp\cpu\headers\MK60DZ10.h	10683;"	d
PIT_MCR_FRZ_MASK	.\bsp\cpu\headers\MK60DZ10.h	10641;"	d
PIT_MCR_FRZ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10642;"	d
PIT_MCR_MDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	10643;"	d
PIT_MCR_MDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10644;"	d
PIT_MCR_REG	.\bsp\cpu\headers\MK60DZ10.h	10620;"	d
PIT_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct PIT_MemMap {$/;"	s
PIT_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_TCTRL	.\bsp\cpu\headers\MK60DZ10.h	10704;"	d
PIT_TCTRL0	.\bsp\cpu\headers\MK60DZ10.h	10686;"	d
PIT_TCTRL1	.\bsp\cpu\headers\MK60DZ10.h	10690;"	d
PIT_TCTRL2	.\bsp\cpu\headers\MK60DZ10.h	10694;"	d
PIT_TCTRL3	.\bsp\cpu\headers\MK60DZ10.h	10698;"	d
PIT_TCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	10623;"	d
PIT_TCTRL_TEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	10654;"	d
PIT_TCTRL_TEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10655;"	d
PIT_TCTRL_TIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10656;"	d
PIT_TCTRL_TIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10657;"	d
PIT_TFLG	.\bsp\cpu\headers\MK60DZ10.h	10705;"	d
PIT_TFLG0	.\bsp\cpu\headers\MK60DZ10.h	10687;"	d
PIT_TFLG1	.\bsp\cpu\headers\MK60DZ10.h	10691;"	d
PIT_TFLG2	.\bsp\cpu\headers\MK60DZ10.h	10695;"	d
PIT_TFLG3	.\bsp\cpu\headers\MK60DZ10.h	10699;"	d
PIT_TFLG_REG	.\bsp\cpu\headers\MK60DZ10.h	10624;"	d
PIT_TFLG_TIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10659;"	d
PIT_TFLG_TIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10660;"	d
PLAMC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t PLAMC;                                  \/**< Crossbar switch (AXBS) master configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap
PLASC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t PLASC;                                  \/**< Crossbar switch (AXBS) slave configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap
PLL100	.\bsp\drivers\mcg\mcg.h	/^  PLL100,$/;"	e	enum:clk_option
PLL48	.\bsp\drivers\mcg\mcg.h	/^  PLL48$/;"	e	enum:clk_option
PLL50	.\bsp\drivers\mcg\mcg.h	/^  PLL50,$/;"	e	enum:clk_option
PLL96	.\bsp\drivers\mcg\mcg.h	/^  PLL96,$/;"	e	enum:clk_option
PMCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PMCTRL;                                  \/**< Power Mode Control Register, offset: 0x3 *\/$/;"	m	struct:MC_MemMap
PMC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10801;"	d
PMC_LVDSC1	.\bsp\cpu\headers\MK60DZ10.h	10815;"	d
PMC_LVDSC1_LVDACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	10770;"	d
PMC_LVDSC1_LVDACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10771;"	d
PMC_LVDSC1_LVDF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10772;"	d
PMC_LVDSC1_LVDF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10773;"	d
PMC_LVDSC1_LVDIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10768;"	d
PMC_LVDSC1_LVDIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10769;"	d
PMC_LVDSC1_LVDRE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10766;"	d
PMC_LVDSC1_LVDRE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10767;"	d
PMC_LVDSC1_LVDV	.\bsp\cpu\headers\MK60DZ10.h	10765;"	d
PMC_LVDSC1_LVDV_MASK	.\bsp\cpu\headers\MK60DZ10.h	10763;"	d
PMC_LVDSC1_LVDV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10764;"	d
PMC_LVDSC1_REG	.\bsp\cpu\headers\MK60DZ10.h	10744;"	d
PMC_LVDSC2	.\bsp\cpu\headers\MK60DZ10.h	10816;"	d
PMC_LVDSC2_LVWACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	10780;"	d
PMC_LVDSC2_LVWACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10781;"	d
PMC_LVDSC2_LVWF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10782;"	d
PMC_LVDSC2_LVWF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10783;"	d
PMC_LVDSC2_LVWIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10778;"	d
PMC_LVDSC2_LVWIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10779;"	d
PMC_LVDSC2_LVWV	.\bsp\cpu\headers\MK60DZ10.h	10777;"	d
PMC_LVDSC2_LVWV_MASK	.\bsp\cpu\headers\MK60DZ10.h	10775;"	d
PMC_LVDSC2_LVWV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10776;"	d
PMC_LVDSC2_REG	.\bsp\cpu\headers\MK60DZ10.h	10745;"	d
PMC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct PMC_MemMap {$/;"	s
PMC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_REGSC	.\bsp\cpu\headers\MK60DZ10.h	10817;"	d
PMC_REGSC_BGBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10785;"	d
PMC_REGSC_BGBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10786;"	d
PMC_REGSC_REG	.\bsp\cpu\headers\MK60DZ10.h	10746;"	d
PMC_REGSC_REGONS_MASK	.\bsp\cpu\headers\MK60DZ10.h	10787;"	d
PMC_REGSC_REGONS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10788;"	d
PMC_REGSC_TRAMPO_MASK	.\bsp\cpu\headers\MK60DZ10.h	10791;"	d
PMC_REGSC_TRAMPO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10792;"	d
PMC_REGSC_VLPRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	10789;"	d
PMC_REGSC_VLPRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10790;"	d
PMPROT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PMPROT;                                  \/**< Power Mode Protection Register, offset: 0x2 *\/$/;"	m	struct:MC_MemMap
PODLY	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PODLY;                                  \/**< Pulse-Out n Delay Register, offset: 0x194 *\/$/;"	m	struct:PDB_MemMap
POEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t POEN;                                   \/**< Pulse-Out n Enable Register, offset: 0x190 *\/$/;"	m	struct:PDB_MemMap
POL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t POL;                                    \/**< Channels Polarity, offset: 0x70 *\/$/;"	m	struct:FTM_MemMap
POPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t POPR;                                   \/**< DSPI POP RX FIFO Register, offset: 0x38 *\/$/;"	m	struct:SPI_MemMap
PORTA_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10944;"	d
PORTA_DFCR	.\bsp\cpu\headers\MK60DZ10.h	11002;"	d
PORTA_DFER	.\bsp\cpu\headers\MK60DZ10.h	11001;"	d
PORTA_DFWR	.\bsp\cpu\headers\MK60DZ10.h	11003;"	d
PORTA_GPCHR	.\bsp\cpu\headers\MK60DZ10.h	10999;"	d
PORTA_GPCLR	.\bsp\cpu\headers\MK60DZ10.h	10998;"	d
PORTA_ISFR	.\bsp\cpu\headers\MK60DZ10.h	11000;"	d
PORTA_PCR	.\bsp\cpu\headers\MK60DZ10.h	11162;"	d
PORTA_PCR0	.\bsp\cpu\headers\MK60DZ10.h	10966;"	d
PORTA_PCR1	.\bsp\cpu\headers\MK60DZ10.h	10967;"	d
PORTA_PCR10	.\bsp\cpu\headers\MK60DZ10.h	10976;"	d
PORTA_PCR11	.\bsp\cpu\headers\MK60DZ10.h	10977;"	d
PORTA_PCR12	.\bsp\cpu\headers\MK60DZ10.h	10978;"	d
PORTA_PCR13	.\bsp\cpu\headers\MK60DZ10.h	10979;"	d
PORTA_PCR14	.\bsp\cpu\headers\MK60DZ10.h	10980;"	d
PORTA_PCR15	.\bsp\cpu\headers\MK60DZ10.h	10981;"	d
PORTA_PCR16	.\bsp\cpu\headers\MK60DZ10.h	10982;"	d
PORTA_PCR17	.\bsp\cpu\headers\MK60DZ10.h	10983;"	d
PORTA_PCR18	.\bsp\cpu\headers\MK60DZ10.h	10984;"	d
PORTA_PCR19	.\bsp\cpu\headers\MK60DZ10.h	10985;"	d
PORTA_PCR2	.\bsp\cpu\headers\MK60DZ10.h	10968;"	d
PORTA_PCR20	.\bsp\cpu\headers\MK60DZ10.h	10986;"	d
PORTA_PCR21	.\bsp\cpu\headers\MK60DZ10.h	10987;"	d
PORTA_PCR22	.\bsp\cpu\headers\MK60DZ10.h	10988;"	d
PORTA_PCR23	.\bsp\cpu\headers\MK60DZ10.h	10989;"	d
PORTA_PCR24	.\bsp\cpu\headers\MK60DZ10.h	10990;"	d
PORTA_PCR25	.\bsp\cpu\headers\MK60DZ10.h	10991;"	d
PORTA_PCR26	.\bsp\cpu\headers\MK60DZ10.h	10992;"	d
PORTA_PCR27	.\bsp\cpu\headers\MK60DZ10.h	10993;"	d
PORTA_PCR28	.\bsp\cpu\headers\MK60DZ10.h	10994;"	d
PORTA_PCR29	.\bsp\cpu\headers\MK60DZ10.h	10995;"	d
PORTA_PCR3	.\bsp\cpu\headers\MK60DZ10.h	10969;"	d
PORTA_PCR30	.\bsp\cpu\headers\MK60DZ10.h	10996;"	d
PORTA_PCR31	.\bsp\cpu\headers\MK60DZ10.h	10997;"	d
PORTA_PCR4	.\bsp\cpu\headers\MK60DZ10.h	10970;"	d
PORTA_PCR5	.\bsp\cpu\headers\MK60DZ10.h	10971;"	d
PORTA_PCR6	.\bsp\cpu\headers\MK60DZ10.h	10972;"	d
PORTA_PCR7	.\bsp\cpu\headers\MK60DZ10.h	10973;"	d
PORTA_PCR8	.\bsp\cpu\headers\MK60DZ10.h	10974;"	d
PORTA_PCR9	.\bsp\cpu\headers\MK60DZ10.h	10975;"	d
PORTB_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10946;"	d
PORTB_DFCR	.\bsp\cpu\headers\MK60DZ10.h	11041;"	d
PORTB_DFER	.\bsp\cpu\headers\MK60DZ10.h	11040;"	d
PORTB_DFWR	.\bsp\cpu\headers\MK60DZ10.h	11042;"	d
PORTB_GPCHR	.\bsp\cpu\headers\MK60DZ10.h	11038;"	d
PORTB_GPCLR	.\bsp\cpu\headers\MK60DZ10.h	11037;"	d
PORTB_ISFR	.\bsp\cpu\headers\MK60DZ10.h	11039;"	d
PORTB_PCR	.\bsp\cpu\headers\MK60DZ10.h	11163;"	d
PORTB_PCR0	.\bsp\cpu\headers\MK60DZ10.h	11005;"	d
PORTB_PCR1	.\bsp\cpu\headers\MK60DZ10.h	11006;"	d
PORTB_PCR10	.\bsp\cpu\headers\MK60DZ10.h	11015;"	d
PORTB_PCR11	.\bsp\cpu\headers\MK60DZ10.h	11016;"	d
PORTB_PCR12	.\bsp\cpu\headers\MK60DZ10.h	11017;"	d
PORTB_PCR13	.\bsp\cpu\headers\MK60DZ10.h	11018;"	d
PORTB_PCR14	.\bsp\cpu\headers\MK60DZ10.h	11019;"	d
PORTB_PCR15	.\bsp\cpu\headers\MK60DZ10.h	11020;"	d
PORTB_PCR16	.\bsp\cpu\headers\MK60DZ10.h	11021;"	d
PORTB_PCR17	.\bsp\cpu\headers\MK60DZ10.h	11022;"	d
PORTB_PCR18	.\bsp\cpu\headers\MK60DZ10.h	11023;"	d
PORTB_PCR19	.\bsp\cpu\headers\MK60DZ10.h	11024;"	d
PORTB_PCR2	.\bsp\cpu\headers\MK60DZ10.h	11007;"	d
PORTB_PCR20	.\bsp\cpu\headers\MK60DZ10.h	11025;"	d
PORTB_PCR21	.\bsp\cpu\headers\MK60DZ10.h	11026;"	d
PORTB_PCR22	.\bsp\cpu\headers\MK60DZ10.h	11027;"	d
PORTB_PCR23	.\bsp\cpu\headers\MK60DZ10.h	11028;"	d
PORTB_PCR24	.\bsp\cpu\headers\MK60DZ10.h	11029;"	d
PORTB_PCR25	.\bsp\cpu\headers\MK60DZ10.h	11030;"	d
PORTB_PCR26	.\bsp\cpu\headers\MK60DZ10.h	11031;"	d
PORTB_PCR27	.\bsp\cpu\headers\MK60DZ10.h	11032;"	d
PORTB_PCR28	.\bsp\cpu\headers\MK60DZ10.h	11033;"	d
PORTB_PCR29	.\bsp\cpu\headers\MK60DZ10.h	11034;"	d
PORTB_PCR3	.\bsp\cpu\headers\MK60DZ10.h	11008;"	d
PORTB_PCR30	.\bsp\cpu\headers\MK60DZ10.h	11035;"	d
PORTB_PCR31	.\bsp\cpu\headers\MK60DZ10.h	11036;"	d
PORTB_PCR4	.\bsp\cpu\headers\MK60DZ10.h	11009;"	d
PORTB_PCR5	.\bsp\cpu\headers\MK60DZ10.h	11010;"	d
PORTB_PCR6	.\bsp\cpu\headers\MK60DZ10.h	11011;"	d
PORTB_PCR7	.\bsp\cpu\headers\MK60DZ10.h	11012;"	d
PORTB_PCR8	.\bsp\cpu\headers\MK60DZ10.h	11013;"	d
PORTB_PCR9	.\bsp\cpu\headers\MK60DZ10.h	11014;"	d
PORTC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10948;"	d
PORTC_DFCR	.\bsp\cpu\headers\MK60DZ10.h	11080;"	d
PORTC_DFER	.\bsp\cpu\headers\MK60DZ10.h	11079;"	d
PORTC_DFWR	.\bsp\cpu\headers\MK60DZ10.h	11081;"	d
PORTC_GPCHR	.\bsp\cpu\headers\MK60DZ10.h	11077;"	d
PORTC_GPCLR	.\bsp\cpu\headers\MK60DZ10.h	11076;"	d
PORTC_ISFR	.\bsp\cpu\headers\MK60DZ10.h	11078;"	d
PORTC_PCR	.\bsp\cpu\headers\MK60DZ10.h	11164;"	d
PORTC_PCR0	.\bsp\cpu\headers\MK60DZ10.h	11044;"	d
PORTC_PCR1	.\bsp\cpu\headers\MK60DZ10.h	11045;"	d
PORTC_PCR10	.\bsp\cpu\headers\MK60DZ10.h	11054;"	d
PORTC_PCR11	.\bsp\cpu\headers\MK60DZ10.h	11055;"	d
PORTC_PCR12	.\bsp\cpu\headers\MK60DZ10.h	11056;"	d
PORTC_PCR13	.\bsp\cpu\headers\MK60DZ10.h	11057;"	d
PORTC_PCR14	.\bsp\cpu\headers\MK60DZ10.h	11058;"	d
PORTC_PCR15	.\bsp\cpu\headers\MK60DZ10.h	11059;"	d
PORTC_PCR16	.\bsp\cpu\headers\MK60DZ10.h	11060;"	d
PORTC_PCR17	.\bsp\cpu\headers\MK60DZ10.h	11061;"	d
PORTC_PCR18	.\bsp\cpu\headers\MK60DZ10.h	11062;"	d
PORTC_PCR19	.\bsp\cpu\headers\MK60DZ10.h	11063;"	d
PORTC_PCR2	.\bsp\cpu\headers\MK60DZ10.h	11046;"	d
PORTC_PCR20	.\bsp\cpu\headers\MK60DZ10.h	11064;"	d
PORTC_PCR21	.\bsp\cpu\headers\MK60DZ10.h	11065;"	d
PORTC_PCR22	.\bsp\cpu\headers\MK60DZ10.h	11066;"	d
PORTC_PCR23	.\bsp\cpu\headers\MK60DZ10.h	11067;"	d
PORTC_PCR24	.\bsp\cpu\headers\MK60DZ10.h	11068;"	d
PORTC_PCR25	.\bsp\cpu\headers\MK60DZ10.h	11069;"	d
PORTC_PCR26	.\bsp\cpu\headers\MK60DZ10.h	11070;"	d
PORTC_PCR27	.\bsp\cpu\headers\MK60DZ10.h	11071;"	d
PORTC_PCR28	.\bsp\cpu\headers\MK60DZ10.h	11072;"	d
PORTC_PCR29	.\bsp\cpu\headers\MK60DZ10.h	11073;"	d
PORTC_PCR3	.\bsp\cpu\headers\MK60DZ10.h	11047;"	d
PORTC_PCR30	.\bsp\cpu\headers\MK60DZ10.h	11074;"	d
PORTC_PCR31	.\bsp\cpu\headers\MK60DZ10.h	11075;"	d
PORTC_PCR4	.\bsp\cpu\headers\MK60DZ10.h	11048;"	d
PORTC_PCR5	.\bsp\cpu\headers\MK60DZ10.h	11049;"	d
PORTC_PCR6	.\bsp\cpu\headers\MK60DZ10.h	11050;"	d
PORTC_PCR7	.\bsp\cpu\headers\MK60DZ10.h	11051;"	d
PORTC_PCR8	.\bsp\cpu\headers\MK60DZ10.h	11052;"	d
PORTC_PCR9	.\bsp\cpu\headers\MK60DZ10.h	11053;"	d
PORTD_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10950;"	d
PORTD_DFCR	.\bsp\cpu\headers\MK60DZ10.h	11119;"	d
PORTD_DFER	.\bsp\cpu\headers\MK60DZ10.h	11118;"	d
PORTD_DFWR	.\bsp\cpu\headers\MK60DZ10.h	11120;"	d
PORTD_GPCHR	.\bsp\cpu\headers\MK60DZ10.h	11116;"	d
PORTD_GPCLR	.\bsp\cpu\headers\MK60DZ10.h	11115;"	d
PORTD_ISFR	.\bsp\cpu\headers\MK60DZ10.h	11117;"	d
PORTD_PCR	.\bsp\cpu\headers\MK60DZ10.h	11165;"	d
PORTD_PCR0	.\bsp\cpu\headers\MK60DZ10.h	11083;"	d
PORTD_PCR1	.\bsp\cpu\headers\MK60DZ10.h	11084;"	d
PORTD_PCR10	.\bsp\cpu\headers\MK60DZ10.h	11093;"	d
PORTD_PCR11	.\bsp\cpu\headers\MK60DZ10.h	11094;"	d
PORTD_PCR12	.\bsp\cpu\headers\MK60DZ10.h	11095;"	d
PORTD_PCR13	.\bsp\cpu\headers\MK60DZ10.h	11096;"	d
PORTD_PCR14	.\bsp\cpu\headers\MK60DZ10.h	11097;"	d
PORTD_PCR15	.\bsp\cpu\headers\MK60DZ10.h	11098;"	d
PORTD_PCR16	.\bsp\cpu\headers\MK60DZ10.h	11099;"	d
PORTD_PCR17	.\bsp\cpu\headers\MK60DZ10.h	11100;"	d
PORTD_PCR18	.\bsp\cpu\headers\MK60DZ10.h	11101;"	d
PORTD_PCR19	.\bsp\cpu\headers\MK60DZ10.h	11102;"	d
PORTD_PCR2	.\bsp\cpu\headers\MK60DZ10.h	11085;"	d
PORTD_PCR20	.\bsp\cpu\headers\MK60DZ10.h	11103;"	d
PORTD_PCR21	.\bsp\cpu\headers\MK60DZ10.h	11104;"	d
PORTD_PCR22	.\bsp\cpu\headers\MK60DZ10.h	11105;"	d
PORTD_PCR23	.\bsp\cpu\headers\MK60DZ10.h	11106;"	d
PORTD_PCR24	.\bsp\cpu\headers\MK60DZ10.h	11107;"	d
PORTD_PCR25	.\bsp\cpu\headers\MK60DZ10.h	11108;"	d
PORTD_PCR26	.\bsp\cpu\headers\MK60DZ10.h	11109;"	d
PORTD_PCR27	.\bsp\cpu\headers\MK60DZ10.h	11110;"	d
PORTD_PCR28	.\bsp\cpu\headers\MK60DZ10.h	11111;"	d
PORTD_PCR29	.\bsp\cpu\headers\MK60DZ10.h	11112;"	d
PORTD_PCR3	.\bsp\cpu\headers\MK60DZ10.h	11086;"	d
PORTD_PCR30	.\bsp\cpu\headers\MK60DZ10.h	11113;"	d
PORTD_PCR31	.\bsp\cpu\headers\MK60DZ10.h	11114;"	d
PORTD_PCR4	.\bsp\cpu\headers\MK60DZ10.h	11087;"	d
PORTD_PCR5	.\bsp\cpu\headers\MK60DZ10.h	11088;"	d
PORTD_PCR6	.\bsp\cpu\headers\MK60DZ10.h	11089;"	d
PORTD_PCR7	.\bsp\cpu\headers\MK60DZ10.h	11090;"	d
PORTD_PCR8	.\bsp\cpu\headers\MK60DZ10.h	11091;"	d
PORTD_PCR9	.\bsp\cpu\headers\MK60DZ10.h	11092;"	d
PORTE_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	10952;"	d
PORTE_DFCR	.\bsp\cpu\headers\MK60DZ10.h	11158;"	d
PORTE_DFER	.\bsp\cpu\headers\MK60DZ10.h	11157;"	d
PORTE_DFWR	.\bsp\cpu\headers\MK60DZ10.h	11159;"	d
PORTE_GPCHR	.\bsp\cpu\headers\MK60DZ10.h	11155;"	d
PORTE_GPCLR	.\bsp\cpu\headers\MK60DZ10.h	11154;"	d
PORTE_ISFR	.\bsp\cpu\headers\MK60DZ10.h	11156;"	d
PORTE_PCR	.\bsp\cpu\headers\MK60DZ10.h	11166;"	d
PORTE_PCR0	.\bsp\cpu\headers\MK60DZ10.h	11122;"	d
PORTE_PCR1	.\bsp\cpu\headers\MK60DZ10.h	11123;"	d
PORTE_PCR10	.\bsp\cpu\headers\MK60DZ10.h	11132;"	d
PORTE_PCR11	.\bsp\cpu\headers\MK60DZ10.h	11133;"	d
PORTE_PCR12	.\bsp\cpu\headers\MK60DZ10.h	11134;"	d
PORTE_PCR13	.\bsp\cpu\headers\MK60DZ10.h	11135;"	d
PORTE_PCR14	.\bsp\cpu\headers\MK60DZ10.h	11136;"	d
PORTE_PCR15	.\bsp\cpu\headers\MK60DZ10.h	11137;"	d
PORTE_PCR16	.\bsp\cpu\headers\MK60DZ10.h	11138;"	d
PORTE_PCR17	.\bsp\cpu\headers\MK60DZ10.h	11139;"	d
PORTE_PCR18	.\bsp\cpu\headers\MK60DZ10.h	11140;"	d
PORTE_PCR19	.\bsp\cpu\headers\MK60DZ10.h	11141;"	d
PORTE_PCR2	.\bsp\cpu\headers\MK60DZ10.h	11124;"	d
PORTE_PCR20	.\bsp\cpu\headers\MK60DZ10.h	11142;"	d
PORTE_PCR21	.\bsp\cpu\headers\MK60DZ10.h	11143;"	d
PORTE_PCR22	.\bsp\cpu\headers\MK60DZ10.h	11144;"	d
PORTE_PCR23	.\bsp\cpu\headers\MK60DZ10.h	11145;"	d
PORTE_PCR24	.\bsp\cpu\headers\MK60DZ10.h	11146;"	d
PORTE_PCR25	.\bsp\cpu\headers\MK60DZ10.h	11147;"	d
PORTE_PCR26	.\bsp\cpu\headers\MK60DZ10.h	11148;"	d
PORTE_PCR27	.\bsp\cpu\headers\MK60DZ10.h	11149;"	d
PORTE_PCR28	.\bsp\cpu\headers\MK60DZ10.h	11150;"	d
PORTE_PCR29	.\bsp\cpu\headers\MK60DZ10.h	11151;"	d
PORTE_PCR3	.\bsp\cpu\headers\MK60DZ10.h	11125;"	d
PORTE_PCR30	.\bsp\cpu\headers\MK60DZ10.h	11152;"	d
PORTE_PCR31	.\bsp\cpu\headers\MK60DZ10.h	11153;"	d
PORTE_PCR4	.\bsp\cpu\headers\MK60DZ10.h	11126;"	d
PORTE_PCR5	.\bsp\cpu\headers\MK60DZ10.h	11127;"	d
PORTE_PCR6	.\bsp\cpu\headers\MK60DZ10.h	11128;"	d
PORTE_PCR7	.\bsp\cpu\headers\MK60DZ10.h	11129;"	d
PORTE_PCR8	.\bsp\cpu\headers\MK60DZ10.h	11130;"	d
PORTE_PCR9	.\bsp\cpu\headers\MK60DZ10.h	11131;"	d
PORT_DFCR_CS_MASK	.\bsp\cpu\headers\MK60DZ10.h	10930;"	d
PORT_DFCR_CS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10931;"	d
PORT_DFCR_REG	.\bsp\cpu\headers\MK60DZ10.h	10867;"	d
PORT_DFER_DFE	.\bsp\cpu\headers\MK60DZ10.h	10928;"	d
PORT_DFER_DFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10926;"	d
PORT_DFER_DFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10927;"	d
PORT_DFER_REG	.\bsp\cpu\headers\MK60DZ10.h	10866;"	d
PORT_DFWR_FILT	.\bsp\cpu\headers\MK60DZ10.h	10935;"	d
PORT_DFWR_FILT_MASK	.\bsp\cpu\headers\MK60DZ10.h	10933;"	d
PORT_DFWR_FILT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10934;"	d
PORT_DFWR_REG	.\bsp\cpu\headers\MK60DZ10.h	10868;"	d
PORT_GPCHR_GPWD	.\bsp\cpu\headers\MK60DZ10.h	10917;"	d
PORT_GPCHR_GPWD_MASK	.\bsp\cpu\headers\MK60DZ10.h	10915;"	d
PORT_GPCHR_GPWD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10916;"	d
PORT_GPCHR_GPWE	.\bsp\cpu\headers\MK60DZ10.h	10920;"	d
PORT_GPCHR_GPWE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10918;"	d
PORT_GPCHR_GPWE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10919;"	d
PORT_GPCHR_REG	.\bsp\cpu\headers\MK60DZ10.h	10864;"	d
PORT_GPCLR_GPWD	.\bsp\cpu\headers\MK60DZ10.h	10910;"	d
PORT_GPCLR_GPWD_MASK	.\bsp\cpu\headers\MK60DZ10.h	10908;"	d
PORT_GPCLR_GPWD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10909;"	d
PORT_GPCLR_GPWE	.\bsp\cpu\headers\MK60DZ10.h	10913;"	d
PORT_GPCLR_GPWE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10911;"	d
PORT_GPCLR_GPWE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10912;"	d
PORT_GPCLR_REG	.\bsp\cpu\headers\MK60DZ10.h	10863;"	d
PORT_ISFR_ISF	.\bsp\cpu\headers\MK60DZ10.h	10924;"	d
PORT_ISFR_ISF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10922;"	d
PORT_ISFR_ISF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10923;"	d
PORT_ISFR_REG	.\bsp\cpu\headers\MK60DZ10.h	10865;"	d
PORT_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct PORT_MemMap {$/;"	s
PORT_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_PCR_DSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10895;"	d
PORT_PCR_DSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10896;"	d
PORT_PCR_IRQC	.\bsp\cpu\headers\MK60DZ10.h	10904;"	d
PORT_PCR_IRQC_MASK	.\bsp\cpu\headers\MK60DZ10.h	10902;"	d
PORT_PCR_IRQC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10903;"	d
PORT_PCR_ISF_MASK	.\bsp\cpu\headers\MK60DZ10.h	10905;"	d
PORT_PCR_ISF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10906;"	d
PORT_PCR_LK_MASK	.\bsp\cpu\headers\MK60DZ10.h	10900;"	d
PORT_PCR_LK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10901;"	d
PORT_PCR_MUX	.\bsp\cpu\headers\MK60DZ10.h	10899;"	d
PORT_PCR_MUX_MASK	.\bsp\cpu\headers\MK60DZ10.h	10897;"	d
PORT_PCR_MUX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10898;"	d
PORT_PCR_ODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10893;"	d
PORT_PCR_ODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10894;"	d
PORT_PCR_PE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10887;"	d
PORT_PCR_PE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10888;"	d
PORT_PCR_PFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10891;"	d
PORT_PCR_PFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10892;"	d
PORT_PCR_PS_MASK	.\bsp\cpu\headers\MK60DZ10.h	10885;"	d
PORT_PCR_PS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10886;"	d
PORT_PCR_REG	.\bsp\cpu\headers\MK60DZ10.h	10862;"	d
PORT_PCR_SRE_MASK	.\bsp\cpu\headers\MK60DZ10.h	10889;"	d
PORT_PCR_SRE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	10890;"	d
PPS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t PPS;                                     \/**< CMT Primary Prescaler Register, offset: 0xA *\/$/;"	m	struct:CMT_MemMap
PRESC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t PRESC;                                  \/**< Watchdog Prescaler Register, offset: 0x16 *\/$/;"	m	struct:WDOG_MemMap
PRINTK_INFO	.\bsp\common\printf.c	/^} PRINTK_INFO;$/;"	t	typeref:struct:__anon2	file:
PROCTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PROCTL;                                 \/**< Protocol Control Register, offset: 0x28 *\/$/;"	m	struct:SDHC_MemMap
PRS	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t PRS;                                    \/**< Priority Registers Slave, array offset: 0x0, array step: 0x100 *\/$/;"	m	struct:AXBS_MemMap::__anon7
PRSSTAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PRSSTAT;                                \/**< Present State Register, offset: 0x24 *\/$/;"	m	struct:SDHC_MemMap
PSOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap
PSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap
PTA_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11261;"	d
PTB_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11263;"	d
PTC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11265;"	d
PTD_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11267;"	d
PTE_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11269;"	d
PTOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap
PUSHR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t PUSHR;                                  \/**< DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34 *\/$/;"	m	union:SPI_MemMap::__anon34
PUSHR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t PUSHR_SLAVE;                            \/**< DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34 *\/$/;"	m	union:SPI_MemMap::__anon34
PWMLOAD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t PWMLOAD;                                \/**< FTM PWM Load, offset: 0x98 *\/$/;"	m	struct:FTM_MemMap
PendDataTblEntries	.\uCOS-III\Source\os.h	/^    OS_OBJ_QTY           PendDataTblEntries;                \/* Size of array of objects to pend on                    *\/$/;"	m	struct:os_tcb
PendDataTblPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_DATA        *PendDataTblPtr;                    \/* Pointer to list containing objects pended on           *\/$/;"	m	struct:os_tcb
PendList	.\uCOS-III\Source\os.h	/^    OS_PEND_LIST         PendList;                          \/* List of tasks pending on object                        *\/$/;"	m	struct:os_pend_obj
PendList	.\uCOS-III\Source\os.h	/^    OS_PEND_LIST         PendList;                          \/* List of tasks waiting on event flag group              *\/$/;"	m	struct:os_flag_grp
PendList	.\uCOS-III\Source\os.h	/^    OS_PEND_LIST         PendList;                          \/* List of tasks waiting on message queue                 *\/$/;"	m	struct:os_q
PendList	.\uCOS-III\Source\os.h	/^    OS_PEND_LIST         PendList;                          \/* List of tasks waiting on mutex                         *\/$/;"	m	struct:os_mutex
PendList	.\uCOS-III\Source\os.h	/^    OS_PEND_LIST         PendList;                          \/* List of tasks waiting on semaphore                     *\/$/;"	m	struct:os_sem
PendObjPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_OBJ         *PendObjPtr;$/;"	m	struct:os_pend_data
PendOn	.\uCOS-III\Source\os.h	/^    OS_STATE             PendOn;                            \/* Indicates what task is pending on                      *\/$/;"	m	struct:os_tcb
PendStatus	.\uCOS-III\Source\os.h	/^    OS_STATUS            PendStatus;                        \/* Pend status                                            *\/$/;"	m	struct:os_tcb
Period	.\uCOS-III\Source\os.h	/^    OS_TICK              Period;                            \/* Period to repeat timer                                 *\/$/;"	m	struct:os_tmr
PoolAddrEnd	.\uC-LIB\lib_mem.h	/^    void               *PoolAddrEnd;                            \/* Ptr   to end   of mem seg for mem pool blks.         *\/$/;"	m	struct:mem_pool
PoolAddrStart	.\uC-LIB\lib_mem.h	/^    void               *PoolAddrStart;                          \/* Ptr   to start of mem seg for mem pool blks.         *\/$/;"	m	struct:mem_pool
PoolNextPtr	.\uC-LIB\lib_mem.h	/^    MEM_POOL           *PoolNextPtr;                            \/* Ptr to NEXT mem pool.                                *\/$/;"	m	struct:mem_pool
PoolPrevPtr	.\uC-LIB\lib_mem.h	/^    MEM_POOL           *PoolPrevPtr;                            \/* Ptr to PREV mem pool.                                *\/$/;"	m	struct:mem_pool
PoolPtrs	.\uC-LIB\lib_mem.h	/^    void              **PoolPtrs;                               \/* Ptr   to mem pool's array of blk ptrs.               *\/$/;"	m	struct:mem_pool
PoolSize	.\uC-LIB\lib_mem.h	/^    CPU_SIZE_T          PoolSize;                               \/* Size  of mem pool        (in octets).                *\/$/;"	m	struct:mem_pool
Pre_Copy_1	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Pre_Copy_1:$/;"	l
Pre_Copy_1	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Pre_Copy_1$/;"	l
Pre_Copy_1_Cont	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Pre_Copy_1_Cont:$/;"	l
Pre_Copy_1_Cont	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Pre_Copy_1_Cont$/;"	l
Pre_Copy_2	.\uC-LIB\Ports\ARM-Cortex-M4\IAR\lib_mem_a.asm	/^Pre_Copy_2:$/;"	l
Pre_Copy_2	.\uC-LIB\Ports\ARM-Cortex-M4\RealView\lib_mem_a.asm	/^Pre_Copy_2$/;"	l
PrevPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_DATA        *PrevPtr;$/;"	m	struct:os_pend_data
PrevPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *PrevPtr;                           \/* Pointer to previous TCB in the TCB list                *\/$/;"	m	struct:os_tcb
PrevPtr	.\uCOS-III\Source\os.h	/^    OS_TMR              *PrevPtr;$/;"	m	struct:os_tmr
Prio	.\uCOS-III\Source\os.h	/^    OS_PRIO              Prio;                              \/* Task priority (0 == highest)                           *\/$/;"	m	struct:os_tcb
QDCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t QDCTRL;                                 \/**< Quadrature Decoder Control and Status, offset: 0x80 *\/$/;"	m	struct:FTM_MemMap
QNODE	.\bsp\common\queue.h	/^} QNODE;$/;"	t	typeref:struct:NODE
QUEUE	.\bsp\common\queue.h	/^} QUEUE;$/;"	t	typeref:struct:__anon3
R	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t R[2];                                   \/**< ADC data result register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
RA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap
RACC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RACC;                                   \/**< Receive Accelerator Function Configuration, offset: 0x1C4 *\/$/;"	m	struct:ENET_MemMap
RADR_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RADR_CA[9];                             \/**< General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
RADR_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RADR_CAA;                               \/**< Accumulator register - Reverse and Add to Register command, offset: 0x904 *\/$/;"	m	struct:CAU_MemMap
RADR_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RADR_CASR;                              \/**< Status register  - Reverse and Add to Register command, offset: 0x900 *\/$/;"	m	struct:CAU_MemMap
RAEM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RAEM;                                   \/**< Receive FIFO Almost Empty Threshold, offset: 0x198 *\/$/;"	m	struct:ENET_MemMap
RAFL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RAFL;                                   \/**< Receive FIFO Almost Full Threshold, offset: 0x19C *\/$/;"	m	struct:ENET_MemMap
RAND_LCG_PARAM_A	.\uC-LIB\lib_math.h	170;"	d
RAND_LCG_PARAM_B	.\uC-LIB\lib_math.h	171;"	d
RAND_LCG_PARAM_M	.\uC-LIB\lib_math.h	169;"	d
RAND_NBR	.\uC-LIB\lib_math.h	/^typedef  CPU_INT32U  RAND_NBR;$/;"	t
RAND_SEED_INIT_VAL	.\uC-LIB\lib_math.h	167;"	d
RAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RAR;                                    \/**< RTC Read Access Register, offset: 0x804 *\/$/;"	m	struct:RTC_MemMap
RCCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RCCR;                                   \/**< I2S Receive Clock Control Registers, offset: 0x28 *\/$/;"	m	struct:I2S_MemMap
RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RCFIFO;                                  \/**< UART FIFO Receive Count, offset: 0x16 *\/$/;"	m	struct:UART_MemMap
RCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RCR;                                    \/**< I2S Receive Configuration Register, offset: 0x20 *\/$/;"	m	struct:I2S_MemMap
RCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RCR;                                    \/**< Receive Control Register, offset: 0x84 *\/$/;"	m	struct:ENET_MemMap
RDAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RDAR;                                   \/**< Receive Descriptor Active Register, offset: 0x10 *\/$/;"	m	struct:ENET_MemMap
RDP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RDP;                                    \/**< RAM Depth Register, offset: 0x4 *\/$/;"	m	struct:ETB_MemMap
RDSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RDSR;                                   \/**< Receive Descriptor Ring Start Register, offset: 0x180 *\/$/;"	m	struct:ENET_MemMap
REFRESH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t REFRESH;                                \/**< Watchdog Refresh Register, offset: 0xC *\/$/;"	m	struct:WDOG_MemMap
REFSEL_ALT	.\bsp\drivers\adc16\adc16.h	121;"	d
REFSEL_EXT	.\bsp\drivers\adc16\adc16.h	120;"	d
REFSEL_RES	.\bsp\drivers\adc16\adc16.h	122;"	d
REFSEL_RES_EXT	.\bsp\drivers\adc16\adc16.h	123;"	d
REF_CLK	.\bsp\bsp.h	101;"	d
REF_CLK	.\bsp\platforms\k60_tower.h	30;"	d
REG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t REG[8];                                 \/**< Register file register, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:RFSYS_MemMap
REG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t REG[8];                                 \/**< VBAT register file register, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:RFVBAT_MemMap
REGSC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t REGSC;                                   \/**< Regulator Status and Control Register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap
REMAP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t REMAP;                                  \/**< FlashPatch Remap Register, offset: 0x4 *\/$/;"	m	struct:FPB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^      uint8_t RESERVED_0[3];$/;"	m	struct:CRC_MemMap::__anon15::__anon16
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t RESERVED_0[12];$/;"	m	struct:AXBS_MemMap::__anon7
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:PDB_MemMap::__anon30
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon36
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon23
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[112];$/;"	m	struct:NVIC_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[12];$/;"	m	struct:MPU_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:UART_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[2016];$/;"	m	struct:RTC_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[2048];$/;"	m	struct:CAU_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[240];$/;"	m	struct:PDB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[240];$/;"	m	struct:TSI_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[244];$/;"	m	struct:FMC_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:FB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[252];$/;"	m	struct:PIT_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[28];$/;"	m	struct:AIPS_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[2];$/;"	m	struct:FTFL_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[3456];$/;"	m	struct:ITM_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[3812];$/;"	m	struct:ETF_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[3952];$/;"	m	struct:DWT_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4008];$/;"	m	struct:FPB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4096];$/;"	m	struct:SIM_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:CAN_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:DMA_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ENET_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ETB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ETM_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:SPI_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:USBDCD_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[768];$/;"	m	struct:AXBS_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:I2S_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:SDHC_MemMap
RESERVED_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:TPIU_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t RESERVED_1[236];$/;"	m	struct:AXBS_MemMap::__anon7
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[100];$/;"	m	struct:SDHC_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[112];$/;"	m	struct:NVIC_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[128];$/;"	m	struct:FMC_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[16];$/;"	m	struct:AIPS_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:UART_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[20];$/;"	m	struct:CAU_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[220];$/;"	m	struct:TPIU_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[24];$/;"	m	struct:SPI_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[252];$/;"	m	struct:AXBS_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[28];$/;"	m	struct:PORT_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[48];$/;"	m	struct:PDB_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:DMA_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:ENET_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:ETB_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:ETF_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[60];$/;"	m	struct:ITM_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[8];$/;"	m	struct:CAN_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[8];$/;"	m	struct:ETM_MemMap
RESERVED_1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_1[968];$/;"	m	struct:MPU_MemMap
RESERVED_10	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap
RESERVED_10	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_10[4];$/;"	m	struct:ETM_MemMap
RESERVED_10	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_10[56];$/;"	m	struct:ENET_MemMap
RESERVED_11	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap
RESERVED_11	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_11[4];$/;"	m	struct:ENET_MemMap
RESERVED_11	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_11[4];$/;"	m	struct:ETM_MemMap
RESERVED_12	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_12[12];$/;"	m	struct:ENET_MemMap
RESERVED_12	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap
RESERVED_12	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_12[4];$/;"	m	struct:ETM_MemMap
RESERVED_13	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap
RESERVED_13	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_13[4];$/;"	m	struct:ETM_MemMap
RESERVED_13	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_13[56];$/;"	m	struct:ENET_MemMap
RESERVED_14	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_14[12];$/;"	m	struct:ENET_MemMap
RESERVED_14	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_14[156];$/;"	m	struct:ETM_MemMap
RESERVED_14	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_15[284];$/;"	m	struct:ENET_MemMap
RESERVED_15	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_15[8];$/;"	m	struct:ETM_MemMap
RESERVED_16	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_16[16];$/;"	m	struct:ETM_MemMap
RESERVED_16	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap
RESERVED_16	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_16[488];$/;"	m	struct:ENET_MemMap
RESERVED_17	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap
RESERVED_18	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap
RESERVED_19	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[112];$/;"	m	struct:NVIC_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[12];$/;"	m	struct:ENET_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[156];$/;"	m	struct:ETF_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[20];$/;"	m	struct:CAU_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[252];$/;"	m	struct:AXBS_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[276];$/;"	m	struct:ETM_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[48];$/;"	m	struct:CAN_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[48];$/;"	m	struct:SPI_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:DMA_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[524];$/;"	m	struct:TPIU_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[52];$/;"	m	struct:SDHC_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[60];$/;"	m	struct:ITM_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[728];$/;"	m	struct:ETB_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[832];$/;"	m	struct:MPU_MemMap
RESERVED_2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_2[8];$/;"	m	struct:SIM_MemMap
RESERVED_20	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap
RESERVED_21	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap
RESERVED_22	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap
RESERVED_23	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap
RESERVED_24	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[112];$/;"	m	struct:NVIC_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[156];$/;"	m	struct:ETM_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[1792];$/;"	m	struct:CAN_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[20];$/;"	m	struct:CAU_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[24];$/;"	m	struct:ENET_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[252];$/;"	m	struct:AXBS_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[300];$/;"	m	struct:ITM_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[3032];$/;"	m	struct:ETB_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[3036];$/;"	m	struct:TPIU_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[4];$/;"	m	struct:DMA_MemMap
RESERVED_3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:ETF_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[12];$/;"	m	struct:ETF_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[240];$/;"	m	struct:NVIC_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[24];$/;"	m	struct:ITM_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[252];$/;"	m	struct:AXBS_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[28];$/;"	m	struct:ENET_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:DMA_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:ETB_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:ETM_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:TPIU_MemMap
RESERVED_4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_4[84];$/;"	m	struct:CAU_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[156];$/;"	m	struct:ETB_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[156];$/;"	m	struct:TPIU_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[200];$/;"	m	struct:DMA_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[20];$/;"	m	struct:CAU_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[252];$/;"	m	struct:AXBS_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[2712];$/;"	m	struct:NVIC_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[28];$/;"	m	struct:ENET_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap
RESERVED_5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_5[4];$/;"	m	struct:ETM_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[276];$/;"	m	struct:CAU_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[32];$/;"	m	struct:TPIU_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[3824];$/;"	m	struct:DMA_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[4];$/;"	m	struct:ETM_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[60];$/;"	m	struct:ENET_MemMap
RESERVED_6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_6[8];$/;"	m	struct:ETB_MemMap
RESERVED_7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_7[12];$/;"	m	struct:ETB_MemMap
RESERVED_7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_7[20];$/;"	m	struct:CAU_MemMap
RESERVED_7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_7[28];$/;"	m	struct:ENET_MemMap
RESERVED_7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_7[4];$/;"	m	struct:ETM_MemMap
RESERVED_7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_7[4];$/;"	m	struct:TPIU_MemMap
RESERVED_7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap
RESERVED_8	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_8[264];$/;"	m	struct:ETM_MemMap
RESERVED_8	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap
RESERVED_8	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_8[40];$/;"	m	struct:ENET_MemMap
RESERVED_9	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_9[28];$/;"	m	struct:ENET_MemMap
RESERVED_9	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_9[3016];$/;"	m	struct:ETM_MemMap
RESERVED_9	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap
REV	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t REV;                                     \/**< Peripheral Revision Register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap
RFSYS_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11390;"	d
RFSYS_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct RFSYS_MemMap {$/;"	s
RFSYS_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *RFSYS_MemMapPtr;$/;"	t
RFSYS_REG	.\bsp\cpu\headers\MK60DZ10.h	11414;"	d
RFSYS_REG0	.\bsp\cpu\headers\MK60DZ10.h	11404;"	d
RFSYS_REG1	.\bsp\cpu\headers\MK60DZ10.h	11405;"	d
RFSYS_REG2	.\bsp\cpu\headers\MK60DZ10.h	11406;"	d
RFSYS_REG3	.\bsp\cpu\headers\MK60DZ10.h	11407;"	d
RFSYS_REG4	.\bsp\cpu\headers\MK60DZ10.h	11408;"	d
RFSYS_REG5	.\bsp\cpu\headers\MK60DZ10.h	11409;"	d
RFSYS_REG6	.\bsp\cpu\headers\MK60DZ10.h	11410;"	d
RFSYS_REG7	.\bsp\cpu\headers\MK60DZ10.h	11411;"	d
RFSYS_REG_HH	.\bsp\cpu\headers\MK60DZ10.h	11381;"	d
RFSYS_REG_HH_MASK	.\bsp\cpu\headers\MK60DZ10.h	11379;"	d
RFSYS_REG_HH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11380;"	d
RFSYS_REG_HL	.\bsp\cpu\headers\MK60DZ10.h	11378;"	d
RFSYS_REG_HL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11376;"	d
RFSYS_REG_HL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11377;"	d
RFSYS_REG_LH	.\bsp\cpu\headers\MK60DZ10.h	11375;"	d
RFSYS_REG_LH_MASK	.\bsp\cpu\headers\MK60DZ10.h	11373;"	d
RFSYS_REG_LH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11374;"	d
RFSYS_REG_LL	.\bsp\cpu\headers\MK60DZ10.h	11372;"	d
RFSYS_REG_LL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11370;"	d
RFSYS_REG_LL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11371;"	d
RFSYS_REG_REG	.\bsp\cpu\headers\MK60DZ10.h	11353;"	d
RFVBAT_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11488;"	d
RFVBAT_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct RFVBAT_MemMap {$/;"	s
RFVBAT_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *RFVBAT_MemMapPtr;$/;"	t
RFVBAT_REG	.\bsp\cpu\headers\MK60DZ10.h	11512;"	d
RFVBAT_REG0	.\bsp\cpu\headers\MK60DZ10.h	11502;"	d
RFVBAT_REG1	.\bsp\cpu\headers\MK60DZ10.h	11503;"	d
RFVBAT_REG2	.\bsp\cpu\headers\MK60DZ10.h	11504;"	d
RFVBAT_REG3	.\bsp\cpu\headers\MK60DZ10.h	11505;"	d
RFVBAT_REG4	.\bsp\cpu\headers\MK60DZ10.h	11506;"	d
RFVBAT_REG5	.\bsp\cpu\headers\MK60DZ10.h	11507;"	d
RFVBAT_REG6	.\bsp\cpu\headers\MK60DZ10.h	11508;"	d
RFVBAT_REG7	.\bsp\cpu\headers\MK60DZ10.h	11509;"	d
RFVBAT_REG_HH	.\bsp\cpu\headers\MK60DZ10.h	11479;"	d
RFVBAT_REG_HH_MASK	.\bsp\cpu\headers\MK60DZ10.h	11477;"	d
RFVBAT_REG_HH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11478;"	d
RFVBAT_REG_HL	.\bsp\cpu\headers\MK60DZ10.h	11476;"	d
RFVBAT_REG_HL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11474;"	d
RFVBAT_REG_HL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11475;"	d
RFVBAT_REG_LH	.\bsp\cpu\headers\MK60DZ10.h	11473;"	d
RFVBAT_REG_LH_MASK	.\bsp\cpu\headers\MK60DZ10.h	11471;"	d
RFVBAT_REG_LH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11472;"	d
RFVBAT_REG_LL	.\bsp\cpu\headers\MK60DZ10.h	11470;"	d
RFVBAT_REG_LL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11468;"	d
RFVBAT_REG_LL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11469;"	d
RFVBAT_REG_REG	.\bsp\cpu\headers\MK60DZ10.h	11451;"	d
RGDAAC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RGDAAC[12];                             \/**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 *\/$/;"	m	struct:MPU_MemMap
RMON_R_BC_PKT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_BC_PKT;                          \/**< RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288 *\/$/;"	m	struct:ENET_MemMap
RMON_R_CRC_ALIGN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_CRC_ALIGN;                       \/**< RMON Rx Packets w CRC\/Align error (RMON_R_CRC_ALIGN), offset: 0x290 *\/$/;"	m	struct:ENET_MemMap
RMON_R_DROP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_DROP;                            \/**< Count of frames not counted correctly (IEEE_R_DROP). NOTE: Counter increments if a frame with valid\/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments., offset: 0x2C8 *\/$/;"	m	struct:ENET_MemMap
RMON_R_FRAG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_FRAG;                            \/**< RMON Rx Packets < 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C *\/$/;"	m	struct:ENET_MemMap
RMON_R_FRAME_OK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_FRAME_OK;                        \/**< Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC *\/$/;"	m	struct:ENET_MemMap
RMON_R_JAB	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_JAB;                             \/**< RMON Rx Packets > MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0 *\/$/;"	m	struct:ENET_MemMap
RMON_R_MC_PKT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_MC_PKT;                          \/**< RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C *\/$/;"	m	struct:ENET_MemMap
RMON_R_OCTETS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_OCTETS;                          \/**< RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4 *\/$/;"	m	struct:ENET_MemMap
RMON_R_OVERSIZE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_OVERSIZE;                        \/**< RMON Rx Packets > MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P1024TO2047	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P1024TO2047;                     \/**< RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC *\/$/;"	m	struct:ENET_MemMap
RMON_R_P128TO255	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P128TO255;                       \/**< RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P256TO511	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P256TO511;                       \/**< RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P512TO1023	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P512TO1023;                      \/**< RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P64	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P64;                             \/**< RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P65TO127	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P65TO127;                        \/**< RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC *\/$/;"	m	struct:ENET_MemMap
RMON_R_PACKETS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_PACKETS;                         \/**< RMON Rx packet count (RMON_R_PACKETS), offset: 0x284 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P_GTE2048	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_P_GTE2048;                       \/**< RMON Rx packets w > 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0 *\/$/;"	m	struct:ENET_MemMap
RMON_R_RESVD_0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_RESVD_0;                         \/**< Reserved (RMON_R_RESVD_0), offset: 0x2A4 *\/$/;"	m	struct:ENET_MemMap
RMON_R_UNDERSIZE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_R_UNDERSIZE;                       \/**< RMON Rx Packets < 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294 *\/$/;"	m	struct:ENET_MemMap
RMON_T_BC_PKT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_BC_PKT;                          \/**< RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208 *\/$/;"	m	struct:ENET_MemMap
RMON_T_COL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_COL;                             \/**< RMON Tx collision count (RMON_T_COL), offset: 0x224 *\/$/;"	m	struct:ENET_MemMap
RMON_T_CRC_ALIGN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_CRC_ALIGN;                       \/**< RMON Tx Packets w CRC\/Align error (RMON_T_CRC_ALIGN), offset: 0x210 *\/$/;"	m	struct:ENET_MemMap
RMON_T_DROP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_DROP;                            \/**< Count of frames not counted correctly (RMON_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x200 *\/$/;"	m	struct:ENET_MemMap
RMON_T_FRAG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_FRAG;                            \/**< RMON Tx Packets < 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C *\/$/;"	m	struct:ENET_MemMap
RMON_T_JAB	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_JAB;                             \/**< RMON Tx Packets > MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220 *\/$/;"	m	struct:ENET_MemMap
RMON_T_MC_PKT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_MC_PKT;                          \/**< RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C *\/$/;"	m	struct:ENET_MemMap
RMON_T_OCTETS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_OCTETS;                          \/**< RMON Tx Octets (RMON_T_OCTETS), offset: 0x244 *\/$/;"	m	struct:ENET_MemMap
RMON_T_OVERSIZE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_OVERSIZE;                        \/**< RMON Tx Packets > MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P1024TO2047	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P1024TO2047;                     \/**< RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C *\/$/;"	m	struct:ENET_MemMap
RMON_T_P128TO255	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P128TO255;                       \/**< RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P256TO511	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P256TO511;                       \/**< RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P512TO1023	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P512TO1023;                      \/**< RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P64	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P64;                             \/**< RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P65TO127	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P65TO127;                        \/**< RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C *\/$/;"	m	struct:ENET_MemMap
RMON_T_PACKETS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_PACKETS;                         \/**< RMON Tx packet count (RMON_T_PACKETS), offset: 0x204 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P_GTE2048	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_P_GTE2048;                       \/**< RMON Tx packets w > 2048 bytes (RMON_T_P_GTE2048), offset: 0x240 *\/$/;"	m	struct:ENET_MemMap
RMON_T_UNDERSIZE	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMON_T_UNDERSIZE;                       \/**< RMON Tx Packets < 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214 *\/$/;"	m	struct:ENET_MemMap
RMSK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RMSK;                                   \/**< I2S Receive Time Slot Mask Register, offset: 0x4C *\/$/;"	m	struct:I2S_MemMap
RNG_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11656;"	d
RNG_CMD	.\bsp\cpu\headers\MK60DZ10.h	11671;"	d
RNG_CMD_CE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11592;"	d
RNG_CMD_CE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11593;"	d
RNG_CMD_CI_MASK	.\bsp\cpu\headers\MK60DZ10.h	11590;"	d
RNG_CMD_CI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11591;"	d
RNG_CMD_GS_MASK	.\bsp\cpu\headers\MK60DZ10.h	11588;"	d
RNG_CMD_GS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11589;"	d
RNG_CMD_REG	.\bsp\cpu\headers\MK60DZ10.h	11555;"	d
RNG_CMD_SR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11594;"	d
RNG_CMD_SR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11595;"	d
RNG_CMD_ST_MASK	.\bsp\cpu\headers\MK60DZ10.h	11586;"	d
RNG_CMD_ST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11587;"	d
RNG_CR	.\bsp\cpu\headers\MK60DZ10.h	11672;"	d
RNG_CR_AR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11600;"	d
RNG_CR_AR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11601;"	d
RNG_CR_FUFMOD	.\bsp\cpu\headers\MK60DZ10.h	11599;"	d
RNG_CR_FUFMOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	11597;"	d
RNG_CR_FUFMOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11598;"	d
RNG_CR_MASKDONE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11602;"	d
RNG_CR_MASKDONE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11603;"	d
RNG_CR_MASKERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11604;"	d
RNG_CR_MASKERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11605;"	d
RNG_CR_REG	.\bsp\cpu\headers\MK60DZ10.h	11556;"	d
RNG_ESR	.\bsp\cpu\headers\MK60DZ10.h	11674;"	d
RNG_ESR_FUFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11642;"	d
RNG_ESR_FUFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11643;"	d
RNG_ESR_LFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11634;"	d
RNG_ESR_LFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11635;"	d
RNG_ESR_OSCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11636;"	d
RNG_ESR_OSCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11637;"	d
RNG_ESR_REG	.\bsp\cpu\headers\MK60DZ10.h	11558;"	d
RNG_ESR_SATE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11640;"	d
RNG_ESR_SATE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11641;"	d
RNG_ESR_STE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11638;"	d
RNG_ESR_STE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11639;"	d
RNG_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct RNG_MemMap {$/;"	s
RNG_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *RNG_MemMapPtr;$/;"	t
RNG_OUT	.\bsp\cpu\headers\MK60DZ10.h	11675;"	d
RNG_OUT_RANDOUT	.\bsp\cpu\headers\MK60DZ10.h	11647;"	d
RNG_OUT_RANDOUT_MASK	.\bsp\cpu\headers\MK60DZ10.h	11645;"	d
RNG_OUT_RANDOUT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11646;"	d
RNG_OUT_REG	.\bsp\cpu\headers\MK60DZ10.h	11559;"	d
RNG_SR	.\bsp\cpu\headers\MK60DZ10.h	11673;"	d
RNG_SR_BUSY_MASK	.\bsp\cpu\headers\MK60DZ10.h	11607;"	d
RNG_SR_BUSY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11608;"	d
RNG_SR_ERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11625;"	d
RNG_SR_ERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11626;"	d
RNG_SR_FIFO_LVL	.\bsp\cpu\headers\MK60DZ10.h	11621;"	d
RNG_SR_FIFO_LVL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11619;"	d
RNG_SR_FIFO_LVL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11620;"	d
RNG_SR_FIFO_SIZE	.\bsp\cpu\headers\MK60DZ10.h	11624;"	d
RNG_SR_FIFO_SIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11622;"	d
RNG_SR_FIFO_SIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11623;"	d
RNG_SR_NSDN_MASK	.\bsp\cpu\headers\MK60DZ10.h	11617;"	d
RNG_SR_NSDN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11618;"	d
RNG_SR_REG	.\bsp\cpu\headers\MK60DZ10.h	11557;"	d
RNG_SR_RS_MASK	.\bsp\cpu\headers\MK60DZ10.h	11611;"	d
RNG_SR_RS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11612;"	d
RNG_SR_SDN_MASK	.\bsp\cpu\headers\MK60DZ10.h	11615;"	d
RNG_SR_SDN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11616;"	d
RNG_SR_SLP_MASK	.\bsp\cpu\headers\MK60DZ10.h	11609;"	d
RNG_SR_SLP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11610;"	d
RNG_SR_STATPF	.\bsp\cpu\headers\MK60DZ10.h	11632;"	d
RNG_SR_STATPF_MASK	.\bsp\cpu\headers\MK60DZ10.h	11630;"	d
RNG_SR_STATPF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11631;"	d
RNG_SR_STDN_MASK	.\bsp\cpu\headers\MK60DZ10.h	11613;"	d
RNG_SR_STDN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11614;"	d
RNG_SR_ST_PF	.\bsp\cpu\headers\MK60DZ10.h	11629;"	d
RNG_SR_ST_PF_MASK	.\bsp\cpu\headers\MK60DZ10.h	11627;"	d
RNG_SR_ST_PF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11628;"	d
RNG_VER	.\bsp\cpu\headers\MK60DZ10.h	11670;"	d
RNG_VER_MAJOR	.\bsp\cpu\headers\MK60DZ10.h	11581;"	d
RNG_VER_MAJOR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11579;"	d
RNG_VER_MAJOR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11580;"	d
RNG_VER_MINOR	.\bsp\cpu\headers\MK60DZ10.h	11578;"	d
RNG_VER_MINOR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11576;"	d
RNG_VER_MINOR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11577;"	d
RNG_VER_REG	.\bsp\cpu\headers\MK60DZ10.h	11554;"	d
RNG_VER_TYPE	.\bsp\cpu\headers\MK60DZ10.h	11584;"	d
RNG_VER_TYPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11582;"	d
RNG_VER_TYPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11583;"	d
ROTL_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ROTL_CA[9];                             \/**< General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
ROTL_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ROTL_CAA;                               \/**< Accumulator register - Rotate Left command, offset: 0x9C4 *\/$/;"	m	struct:CAU_MemMap
ROTL_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t ROTL_CASR;                              \/**< Status register  - Rotate Left command, offset: 0x9C0 *\/$/;"	m	struct:CAU_MemMap
RRD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RRD;                                    \/**< RAM Read Data Register, offset: 0x10 *\/$/;"	m	struct:ETB_MemMap
RRP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RRP;                                    \/**< RAM Read Pointer Register, offset: 0x14 *\/$/;"	m	struct:ETB_MemMap
RSEM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RSEM;                                   \/**< Receive FIFO Section Empty Threshold, offset: 0x194 *\/$/;"	m	struct:ENET_MemMap
RSER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RSER;                                   \/**< DSPI DMA\/Interrupt Request Select and Enable Register, offset: 0x30 *\/$/;"	m	struct:SPI_MemMap
RSFL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RSFL;                                   \/**< Receive FIFO Section Full Threshold, offset: 0x190 *\/$/;"	m	struct:ENET_MemMap
RSTCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t RSTCNT;                                 \/**< Watchdog Reset Count Register, offset: 0x14 *\/$/;"	m	struct:WDOG_MemMap
RTC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	11860;"	d
RTC_CCR	.\bsp\cpu\headers\MK60DZ10.h	15591;"	d
RTC_CCR_CONFIG	.\bsp\cpu\headers\MK60DZ10.h	15586;"	d
RTC_CCR_CONFIG_MASK	.\bsp\cpu\headers\MK60DZ10.h	15584;"	d
RTC_CCR_CONFIG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15585;"	d
RTC_CCR_REG	.\bsp\cpu\headers\MK60DZ10.h	15583;"	d
RTC_CR	.\bsp\cpu\headers\MK60DZ10.h	11878;"	d
RTC_CR_CLKO_MASK	.\bsp\cpu\headers\MK60DZ10.h	11783;"	d
RTC_CR_CLKO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11784;"	d
RTC_CR_OSCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11781;"	d
RTC_CR_OSCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11782;"	d
RTC_CR_REG	.\bsp\cpu\headers\MK60DZ10.h	11726;"	d
RTC_CR_SC16P_MASK	.\bsp\cpu\headers\MK60DZ10.h	11785;"	d
RTC_CR_SC16P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11786;"	d
RTC_CR_SC2P_MASK	.\bsp\cpu\headers\MK60DZ10.h	11791;"	d
RTC_CR_SC2P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11792;"	d
RTC_CR_SC4P_MASK	.\bsp\cpu\headers\MK60DZ10.h	11789;"	d
RTC_CR_SC4P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11790;"	d
RTC_CR_SC8P_MASK	.\bsp\cpu\headers\MK60DZ10.h	11787;"	d
RTC_CR_SC8P_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11788;"	d
RTC_CR_SUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	11777;"	d
RTC_CR_SUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11778;"	d
RTC_CR_SWR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11773;"	d
RTC_CR_SWR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11774;"	d
RTC_CR_UM_MASK	.\bsp\cpu\headers\MK60DZ10.h	11779;"	d
RTC_CR_UM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11780;"	d
RTC_CR_WPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11775;"	d
RTC_CR_WPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11776;"	d
RTC_IER	.\bsp\cpu\headers\MK60DZ10.h	11881;"	d
RTC_IER_REG	.\bsp\cpu\headers\MK60DZ10.h	11729;"	d
RTC_IER_TAIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11816;"	d
RTC_IER_TAIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11817;"	d
RTC_IER_TIIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11812;"	d
RTC_IER_TIIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11813;"	d
RTC_IER_TOIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11814;"	d
RTC_IER_TOIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11815;"	d
RTC_LR	.\bsp\cpu\headers\MK60DZ10.h	11880;"	d
RTC_LR_CRL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11805;"	d
RTC_LR_CRL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11806;"	d
RTC_LR_LRL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11809;"	d
RTC_LR_LRL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11810;"	d
RTC_LR_REG	.\bsp\cpu\headers\MK60DZ10.h	11728;"	d
RTC_LR_SRL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11807;"	d
RTC_LR_SRL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11808;"	d
RTC_LR_TCL_MASK	.\bsp\cpu\headers\MK60DZ10.h	11803;"	d
RTC_LR_TCL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11804;"	d
RTC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct RTC_MemMap {$/;"	s
RTC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_RAR	.\bsp\cpu\headers\MK60DZ10.h	11883;"	d
RTC_RAR_CCRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	15589;"	d
RTC_RAR_CCRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15590;"	d
RTC_RAR_CRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11844;"	d
RTC_RAR_CRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11845;"	d
RTC_RAR_IERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11850;"	d
RTC_RAR_IERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11851;"	d
RTC_RAR_LRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11848;"	d
RTC_RAR_LRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11849;"	d
RTC_RAR_REG	.\bsp\cpu\headers\MK60DZ10.h	11731;"	d
RTC_RAR_SRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11846;"	d
RTC_RAR_SRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11847;"	d
RTC_RAR_TARR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11840;"	d
RTC_RAR_TARR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11841;"	d
RTC_RAR_TCRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11842;"	d
RTC_RAR_TCRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11843;"	d
RTC_RAR_TPRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11838;"	d
RTC_RAR_TPRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11839;"	d
RTC_RAR_TSRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11836;"	d
RTC_RAR_TSRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11837;"	d
RTC_SR	.\bsp\cpu\headers\MK60DZ10.h	11879;"	d
RTC_SR_REG	.\bsp\cpu\headers\MK60DZ10.h	11727;"	d
RTC_SR_TAF_MASK	.\bsp\cpu\headers\MK60DZ10.h	11798;"	d
RTC_SR_TAF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11799;"	d
RTC_SR_TCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11800;"	d
RTC_SR_TCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11801;"	d
RTC_SR_TIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	11794;"	d
RTC_SR_TIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11795;"	d
RTC_SR_TOF_MASK	.\bsp\cpu\headers\MK60DZ10.h	11796;"	d
RTC_SR_TOF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11797;"	d
RTC_TAR	.\bsp\cpu\headers\MK60DZ10.h	11876;"	d
RTC_TAR_REG	.\bsp\cpu\headers\MK60DZ10.h	11724;"	d
RTC_TAR_TAR	.\bsp\cpu\headers\MK60DZ10.h	11758;"	d
RTC_TAR_TAR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11756;"	d
RTC_TAR_TAR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11757;"	d
RTC_TCR	.\bsp\cpu\headers\MK60DZ10.h	11877;"	d
RTC_TCR_CIC	.\bsp\cpu\headers\MK60DZ10.h	11771;"	d
RTC_TCR_CIC_MASK	.\bsp\cpu\headers\MK60DZ10.h	11769;"	d
RTC_TCR_CIC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11770;"	d
RTC_TCR_CIR	.\bsp\cpu\headers\MK60DZ10.h	11765;"	d
RTC_TCR_CIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11763;"	d
RTC_TCR_CIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11764;"	d
RTC_TCR_REG	.\bsp\cpu\headers\MK60DZ10.h	11725;"	d
RTC_TCR_TCR	.\bsp\cpu\headers\MK60DZ10.h	11762;"	d
RTC_TCR_TCR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11760;"	d
RTC_TCR_TCR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11761;"	d
RTC_TCR_TCV	.\bsp\cpu\headers\MK60DZ10.h	11768;"	d
RTC_TCR_TCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	11766;"	d
RTC_TCR_TCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11767;"	d
RTC_TPR	.\bsp\cpu\headers\MK60DZ10.h	11875;"	d
RTC_TPR_REG	.\bsp\cpu\headers\MK60DZ10.h	11723;"	d
RTC_TPR_TPR	.\bsp\cpu\headers\MK60DZ10.h	11754;"	d
RTC_TPR_TPR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11752;"	d
RTC_TPR_TPR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11753;"	d
RTC_TSR	.\bsp\cpu\headers\MK60DZ10.h	11874;"	d
RTC_TSR_REG	.\bsp\cpu\headers\MK60DZ10.h	11722;"	d
RTC_TSR_TSR	.\bsp\cpu\headers\MK60DZ10.h	11750;"	d
RTC_TSR_TSR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11748;"	d
RTC_TSR_TSR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11749;"	d
RTC_WAR	.\bsp\cpu\headers\MK60DZ10.h	11882;"	d
RTC_WAR_CCRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	15587;"	d
RTC_WAR_CCRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15588;"	d
RTC_WAR_CRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11827;"	d
RTC_WAR_CRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11828;"	d
RTC_WAR_IERW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11833;"	d
RTC_WAR_IERW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11834;"	d
RTC_WAR_LRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11831;"	d
RTC_WAR_LRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11832;"	d
RTC_WAR_REG	.\bsp\cpu\headers\MK60DZ10.h	11730;"	d
RTC_WAR_SRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11829;"	d
RTC_WAR_SRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11830;"	d
RTC_WAR_TARW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11823;"	d
RTC_WAR_TARW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11824;"	d
RTC_WAR_TCRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11825;"	d
RTC_WAR_TCRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11826;"	d
RTC_WAR_TPRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11821;"	d
RTC_WAR_TPRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11822;"	d
RTC_WAR_TSRW_MASK	.\bsp\cpu\headers\MK60DZ10.h	11819;"	d
RTC_WAR_TSRW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11820;"	d
RVR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap
RWD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RWD;                                    \/**< RAM Write Data Register, offset: 0x24 *\/$/;"	m	struct:ETB_MemMap
RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t RWFIFO;                                  \/**< UART FIFO Receive Watermark, offset: 0x15 *\/$/;"	m	struct:UART_MemMap
RWP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RWP;                                    \/**< RAM Write Pointer Register, offset: 0x18 *\/$/;"	m	struct:ETB_MemMap
RX0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RX0;                                    \/**< I2S Receive Data Registers 0, offset: 0x8 *\/$/;"	m	struct:I2S_MemMap
RX1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RX1;                                    \/**< I2S Receive Data Registers 1, offset: 0xC *\/$/;"	m	struct:I2S_MemMap
RX14MASK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RX14MASK;                               \/**< Rx 14 Mask Register, offset: 0x14 *\/$/;"	m	struct:CAN_MemMap
RX15MASK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RX15MASK;                               \/**< Rx 15 Mask Register, offset: 0x18 *\/$/;"	m	struct:CAN_MemMap
RXFGMASK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXFGMASK;                               \/**< Rx FIFO Global Mask Register, offset: 0x48 *\/$/;"	m	struct:CAN_MemMap
RXFIR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXFIR;                                  \/**< Rx FIFO Information Register, offset: 0x4C *\/$/;"	m	struct:CAN_MemMap
RXFR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXFR0;                                  \/**< DSPI Receive FIFO Registers, offset: 0x7C *\/$/;"	m	struct:SPI_MemMap
RXFR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXFR1;                                  \/**< DSPI Receive FIFO Registers, offset: 0x80 *\/$/;"	m	struct:SPI_MemMap
RXFR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXFR2;                                  \/**< DSPI Receive FIFO Registers, offset: 0x84 *\/$/;"	m	struct:SPI_MemMap
RXFR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXFR3;                                  \/**< DSPI Receive FIFO Registers, offset: 0x88 *\/$/;"	m	struct:SPI_MemMap
RXIMR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXIMR[16];                              \/**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 *\/$/;"	m	struct:CAN_MemMap
RXMGMASK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t RXMGMASK;                               \/**< Rx Mailboxes Global Mask Register, offset: 0x10 *\/$/;"	m	struct:CAN_MemMap
RX_BD_BC	.\bsp\drivers\enet\nbuf.h	127;"	d
RX_BD_BC	.\bsp\drivers\enet\nbuf.h	195;"	d
RX_BD_BDU	.\bsp\drivers\enet\nbuf.h	151;"	d
RX_BD_BDU	.\bsp\drivers\enet\nbuf.h	217;"	d
RX_BD_CE	.\bsp\drivers\enet\nbuf.h	140;"	d
RX_BD_CE	.\bsp\drivers\enet\nbuf.h	208;"	d
RX_BD_CR	.\bsp\drivers\enet\nbuf.h	131;"	d
RX_BD_CR	.\bsp\drivers\enet\nbuf.h	199;"	d
RX_BD_E	.\bsp\drivers\enet\nbuf.h	121;"	d
RX_BD_E	.\bsp\drivers\enet\nbuf.h	189;"	d
RX_BD_FRAG	.\bsp\drivers\enet\nbuf.h	149;"	d
RX_BD_FRAG	.\bsp\drivers\enet\nbuf.h	215;"	d
RX_BD_ICE	.\bsp\drivers\enet\nbuf.h	145;"	d
RX_BD_ICE	.\bsp\drivers\enet\nbuf.h	211;"	d
RX_BD_INT	.\bsp\drivers\enet\nbuf.h	143;"	d
RX_BD_INT	.\bsp\drivers\enet\nbuf.h	210;"	d
RX_BD_IPV6	.\bsp\drivers\enet\nbuf.h	148;"	d
RX_BD_IPV6	.\bsp\drivers\enet\nbuf.h	214;"	d
RX_BD_L	.\bsp\drivers\enet\nbuf.h	125;"	d
RX_BD_L	.\bsp\drivers\enet\nbuf.h	193;"	d
RX_BD_LG	.\bsp\drivers\enet\nbuf.h	129;"	d
RX_BD_LG	.\bsp\drivers\enet\nbuf.h	197;"	d
RX_BD_M	.\bsp\drivers\enet\nbuf.h	126;"	d
RX_BD_M	.\bsp\drivers\enet\nbuf.h	194;"	d
RX_BD_MC	.\bsp\drivers\enet\nbuf.h	128;"	d
RX_BD_MC	.\bsp\drivers\enet\nbuf.h	196;"	d
RX_BD_ME	.\bsp\drivers\enet\nbuf.h	138;"	d
RX_BD_ME	.\bsp\drivers\enet\nbuf.h	206;"	d
RX_BD_NO	.\bsp\drivers\enet\nbuf.h	130;"	d
RX_BD_NO	.\bsp\drivers\enet\nbuf.h	198;"	d
RX_BD_OV	.\bsp\drivers\enet\nbuf.h	132;"	d
RX_BD_OV	.\bsp\drivers\enet\nbuf.h	200;"	d
RX_BD_PCR	.\bsp\drivers\enet\nbuf.h	146;"	d
RX_BD_PCR	.\bsp\drivers\enet\nbuf.h	212;"	d
RX_BD_PE	.\bsp\drivers\enet\nbuf.h	139;"	d
RX_BD_PE	.\bsp\drivers\enet\nbuf.h	207;"	d
RX_BD_R01	.\bsp\drivers\enet\nbuf.h	122;"	d
RX_BD_R01	.\bsp\drivers\enet\nbuf.h	190;"	d
RX_BD_R02	.\bsp\drivers\enet\nbuf.h	124;"	d
RX_BD_R02	.\bsp\drivers\enet\nbuf.h	192;"	d
RX_BD_TR	.\bsp\drivers\enet\nbuf.h	133;"	d
RX_BD_TR	.\bsp\drivers\enet\nbuf.h	201;"	d
RX_BD_UC	.\bsp\drivers\enet\nbuf.h	141;"	d
RX_BD_UC	.\bsp\drivers\enet\nbuf.h	209;"	d
RX_BD_VLAN	.\bsp\drivers\enet\nbuf.h	147;"	d
RX_BD_VLAN	.\bsp\drivers\enet\nbuf.h	213;"	d
RX_BD_W	.\bsp\drivers\enet\nbuf.h	123;"	d
RX_BD_W	.\bsp\drivers\enet\nbuf.h	191;"	d
RX_BUFFER_SIZE	.\bsp\drivers\enet\nbuf.h	27;"	d
RdyMsgPtr	.\uCOS-III\Source\os.h	/^    void                *RdyMsgPtr;$/;"	m	struct:os_pend_data
RdyMsgSize	.\uCOS-III\Source\os.h	/^    OS_MSG_SIZE          RdyMsgSize;$/;"	m	struct:os_pend_data
RdyObjPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_OBJ         *RdyObjPtr;$/;"	m	struct:os_pend_data
RdyTS	.\uCOS-III\Source\os.h	/^    CPU_TS               RdyTS;$/;"	m	struct:os_pend_data
RegTbl	.\uCOS-III\Source\os.h	/^    OS_REG               RegTbl[OS_CFG_TASK_REG_TBL_SIZE];  \/* Task specific registers                                *\/$/;"	m	struct:os_tcb
Remain	.\uCOS-III\Source\os.h	/^    OS_TICK              Remain;                            \/* Amount of time remaining before timer expires          *\/$/;"	m	struct:os_tmr
RxBuffer	.\bsp\drivers\enet\nbuf.c	/^static uint8_t *RxBuffer;$/;"	v	file:
RxNBUF	.\bsp\drivers\enet\nbuf.c	/^static NBUF *RxNBUF;$/;"	v	file:
S	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t S;                                      \/**< Channel n Status Register, array offset: 0x14, array step: 0x28 *\/$/;"	m	struct:PDB_MemMap::__anon30
S	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t S;                                       \/**< I2C Status Register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap
S	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap
S1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap
S2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap
SADDR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t SADDR;                                  \/**< TCD Source Address, array offset: 0x1000, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
SC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SC;                                     \/**< Status and Control Register, offset: 0x0 *\/$/;"	m	struct:PDB_MemMap
SC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:FTM_MemMap
SC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SC;                                      \/**< VREF Status and Control Register, offset: 0x1 *\/$/;"	m	struct:VREF_MemMap
SC1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SC1[2];                                 \/**< ADC status and control registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
SC2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SC2;                                    \/**< Status and control register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap
SC3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SC3;                                    \/**< Status and control register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap
SCANC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCANC;                                  \/**< SCAN control register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap
SCB_ACTLR	.\bsp\cpu\headers\MK60DZ10.h	13610;"	d
SCB_ACTLR_DISDEFWBUF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13390;"	d
SCB_ACTLR_DISDEFWBUF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13391;"	d
SCB_ACTLR_DISFOLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	13392;"	d
SCB_ACTLR_DISFOLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13393;"	d
SCB_ACTLR_DISMCYCINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13388;"	d
SCB_ACTLR_DISMCYCINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13389;"	d
SCB_ACTLR_REG	.\bsp\cpu\headers\MK60DZ10.h	13355;"	d
SCB_AFSR	.\bsp\cpu\headers\MK60DZ10.h	13626;"	d
SCB_AFSR_AUXFAULT	.\bsp\cpu\headers\MK60DZ10.h	13587;"	d
SCB_AFSR_AUXFAULT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13585;"	d
SCB_AFSR_AUXFAULT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13586;"	d
SCB_AFSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13371;"	d
SCB_AIRCR	.\bsp\cpu\headers\MK60DZ10.h	13613;"	d
SCB_AIRCR_ENDIANNESS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13444;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13445;"	d
SCB_AIRCR_PRIGROUP	.\bsp\cpu\headers\MK60DZ10.h	13443;"	d
SCB_AIRCR_PRIGROUP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13441;"	d
SCB_AIRCR_PRIGROUP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13442;"	d
SCB_AIRCR_REG	.\bsp\cpu\headers\MK60DZ10.h	13359;"	d
SCB_AIRCR_SYSRESETREQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	13439;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13440;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13437;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13438;"	d
SCB_AIRCR_VECTKEY	.\bsp\cpu\headers\MK60DZ10.h	13448;"	d
SCB_AIRCR_VECTKEY_MASK	.\bsp\cpu\headers\MK60DZ10.h	13446;"	d
SCB_AIRCR_VECTKEY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13447;"	d
SCB_AIRCR_VECTRESET_MASK	.\bsp\cpu\headers\MK60DZ10.h	13435;"	d
SCB_AIRCR_VECTRESET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13436;"	d
SCB_BFAR	.\bsp\cpu\headers\MK60DZ10.h	13625;"	d
SCB_BFAR_ADDRESS	.\bsp\cpu\headers\MK60DZ10.h	13583;"	d
SCB_BFAR_ADDRESS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13581;"	d
SCB_BFAR_ADDRESS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13582;"	d
SCB_BFAR_REG	.\bsp\cpu\headers\MK60DZ10.h	13370;"	d
SCB_CCR	.\bsp\cpu\headers\MK60DZ10.h	13616;"	d
SCB_CCR_BFHFNMIGN_MASK	.\bsp\cpu\headers\MK60DZ10.h	13465;"	d
SCB_CCR_BFHFNMIGN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13466;"	d
SCB_CCR_DIV_0_TRP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13463;"	d
SCB_CCR_DIV_0_TRP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13464;"	d
SCB_CCR_NONBASETHRDENA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13457;"	d
SCB_CCR_NONBASETHRDENA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13458;"	d
SCB_CCR_REG	.\bsp\cpu\headers\MK60DZ10.h	13361;"	d
SCB_CCR_STKALIGN_MASK	.\bsp\cpu\headers\MK60DZ10.h	13467;"	d
SCB_CCR_STKALIGN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13468;"	d
SCB_CCR_UNALIGN_TRP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13461;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13462;"	d
SCB_CCR_USERSETMPEND_MASK	.\bsp\cpu\headers\MK60DZ10.h	13459;"	d
SCB_CCR_USERSETMPEND_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13460;"	d
SCB_CFSR	.\bsp\cpu\headers\MK60DZ10.h	13621;"	d
SCB_CFSR_BFARVALID_MASK	.\bsp\cpu\headers\MK60DZ10.h	13544;"	d
SCB_CFSR_BFARVALID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13545;"	d
SCB_CFSR_DACCVIOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	13522;"	d
SCB_CFSR_DACCVIOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13523;"	d
SCB_CFSR_DIVBYZERO_MASK	.\bsp\cpu\headers\MK60DZ10.h	13556;"	d
SCB_CFSR_DIVBYZERO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13557;"	d
SCB_CFSR_IACCVIOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	13520;"	d
SCB_CFSR_IACCVIOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13521;"	d
SCB_CFSR_IBUSERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13532;"	d
SCB_CFSR_IBUSERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13533;"	d
SCB_CFSR_IMPRECISERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13536;"	d
SCB_CFSR_IMPRECISERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13537;"	d
SCB_CFSR_INVPC_MASK	.\bsp\cpu\headers\MK60DZ10.h	13550;"	d
SCB_CFSR_INVPC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13551;"	d
SCB_CFSR_INVSTATE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13548;"	d
SCB_CFSR_INVSTATE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13549;"	d
SCB_CFSR_LSPERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13542;"	d
SCB_CFSR_LSPERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13543;"	d
SCB_CFSR_MLSPERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13528;"	d
SCB_CFSR_MLSPERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13529;"	d
SCB_CFSR_MMARVALID_MASK	.\bsp\cpu\headers\MK60DZ10.h	13530;"	d
SCB_CFSR_MMARVALID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13531;"	d
SCB_CFSR_MSTKERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13526;"	d
SCB_CFSR_MSTKERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13527;"	d
SCB_CFSR_MUNSTKERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13524;"	d
SCB_CFSR_MUNSTKERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13525;"	d
SCB_CFSR_NOCP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13552;"	d
SCB_CFSR_NOCP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13553;"	d
SCB_CFSR_PRECISERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13534;"	d
SCB_CFSR_PRECISERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13535;"	d
SCB_CFSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13366;"	d
SCB_CFSR_STKERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13540;"	d
SCB_CFSR_STKERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13541;"	d
SCB_CFSR_UNALIGNED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13554;"	d
SCB_CFSR_UNALIGNED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13555;"	d
SCB_CFSR_UNDEFINSTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13546;"	d
SCB_CFSR_UNDEFINSTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13547;"	d
SCB_CFSR_UNSTKERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13538;"	d
SCB_CFSR_UNSTKERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13539;"	d
SCB_CPUID	.\bsp\cpu\headers\MK60DZ10.h	13611;"	d
SCB_CPUID_IMPLEMENTER	.\bsp\cpu\headers\MK60DZ10.h	13406;"	d
SCB_CPUID_IMPLEMENTER_MASK	.\bsp\cpu\headers\MK60DZ10.h	13404;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13405;"	d
SCB_CPUID_PARTNO	.\bsp\cpu\headers\MK60DZ10.h	13400;"	d
SCB_CPUID_PARTNO_MASK	.\bsp\cpu\headers\MK60DZ10.h	13398;"	d
SCB_CPUID_PARTNO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13399;"	d
SCB_CPUID_REG	.\bsp\cpu\headers\MK60DZ10.h	13356;"	d
SCB_CPUID_REVISION	.\bsp\cpu\headers\MK60DZ10.h	13397;"	d
SCB_CPUID_REVISION_MASK	.\bsp\cpu\headers\MK60DZ10.h	13395;"	d
SCB_CPUID_REVISION_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13396;"	d
SCB_CPUID_VARIANT	.\bsp\cpu\headers\MK60DZ10.h	13403;"	d
SCB_CPUID_VARIANT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13401;"	d
SCB_CPUID_VARIANT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13402;"	d
SCB_DFSR	.\bsp\cpu\headers\MK60DZ10.h	13623;"	d
SCB_DFSR_BKPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13568;"	d
SCB_DFSR_BKPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13569;"	d
SCB_DFSR_DWTTRAP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13570;"	d
SCB_DFSR_DWTTRAP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13571;"	d
SCB_DFSR_EXTERNAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	13574;"	d
SCB_DFSR_EXTERNAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13575;"	d
SCB_DFSR_HALTED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13566;"	d
SCB_DFSR_HALTED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13567;"	d
SCB_DFSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13368;"	d
SCB_DFSR_VCATCH_MASK	.\bsp\cpu\headers\MK60DZ10.h	13572;"	d
SCB_DFSR_VCATCH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13573;"	d
SCB_HFSR	.\bsp\cpu\headers\MK60DZ10.h	13622;"	d
SCB_HFSR_DEBUGEVT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13563;"	d
SCB_HFSR_DEBUGEVT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13564;"	d
SCB_HFSR_FORCED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13561;"	d
SCB_HFSR_FORCED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13562;"	d
SCB_HFSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13367;"	d
SCB_HFSR_VECTTBL_MASK	.\bsp\cpu\headers\MK60DZ10.h	13559;"	d
SCB_HFSR_VECTTBL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13560;"	d
SCB_ICSR	.\bsp\cpu\headers\MK60DZ10.h	13612;"	d
SCB_ICSR_ISRPENDING_MASK	.\bsp\cpu\headers\MK60DZ10.h	13416;"	d
SCB_ICSR_ISRPENDING_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13417;"	d
SCB_ICSR_ISRPREEMPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13418;"	d
SCB_ICSR_ISRPREEMPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13419;"	d
SCB_ICSR_NMIPENDSET_MASK	.\bsp\cpu\headers\MK60DZ10.h	13428;"	d
SCB_ICSR_NMIPENDSET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13429;"	d
SCB_ICSR_PENDSTCLR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13420;"	d
SCB_ICSR_PENDSTCLR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13421;"	d
SCB_ICSR_PENDSTSET_MASK	.\bsp\cpu\headers\MK60DZ10.h	13422;"	d
SCB_ICSR_PENDSTSET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13423;"	d
SCB_ICSR_PENDSVCLR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13424;"	d
SCB_ICSR_PENDSVCLR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13425;"	d
SCB_ICSR_PENDSVSET_MASK	.\bsp\cpu\headers\MK60DZ10.h	13426;"	d
SCB_ICSR_PENDSVSET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13427;"	d
SCB_ICSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13357;"	d
SCB_ICSR_RETTOBASE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13411;"	d
SCB_ICSR_RETTOBASE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13412;"	d
SCB_ICSR_VECTACTIVE	.\bsp\cpu\headers\MK60DZ10.h	13410;"	d
SCB_ICSR_VECTACTIVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13408;"	d
SCB_ICSR_VECTACTIVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13409;"	d
SCB_ICSR_VECTPENDING	.\bsp\cpu\headers\MK60DZ10.h	13415;"	d
SCB_ICSR_VECTPENDING_MASK	.\bsp\cpu\headers\MK60DZ10.h	13413;"	d
SCB_ICSR_VECTPENDING_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13414;"	d
SCB_MMFAR	.\bsp\cpu\headers\MK60DZ10.h	13624;"	d
SCB_MMFAR_ADDRESS	.\bsp\cpu\headers\MK60DZ10.h	13579;"	d
SCB_MMFAR_ADDRESS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13577;"	d
SCB_MMFAR_ADDRESS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13578;"	d
SCB_MMFAR_REG	.\bsp\cpu\headers\MK60DZ10.h	13369;"	d
SCB_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct SCB_MemMap {$/;"	s
SCB_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_SCR	.\bsp\cpu\headers\MK60DZ10.h	13615;"	d
SCB_SCR_REG	.\bsp\cpu\headers\MK60DZ10.h	13360;"	d
SCB_SCR_SEVONPEND_MASK	.\bsp\cpu\headers\MK60DZ10.h	13454;"	d
SCB_SCR_SEVONPEND_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13455;"	d
SCB_SCR_SLEEPDEEP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13452;"	d
SCB_SCR_SLEEPDEEP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13453;"	d
SCB_SCR_SLEEPONEXIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13450;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13451;"	d
SCB_SHCSR	.\bsp\cpu\headers\MK60DZ10.h	13620;"	d
SCB_SHCSR_BUSFAULTACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13493;"	d
SCB_SHCSR_BUSFAULTACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13494;"	d
SCB_SHCSR_BUSFAULTENA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13515;"	d
SCB_SHCSR_BUSFAULTENA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13516;"	d
SCB_SHCSR_BUSFAULTPENDED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13509;"	d
SCB_SHCSR_BUSFAULTPENDED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13510;"	d
SCB_SHCSR_MEMFAULTACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13491;"	d
SCB_SHCSR_MEMFAULTACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13492;"	d
SCB_SHCSR_MEMFAULTENA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13513;"	d
SCB_SHCSR_MEMFAULTENA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13514;"	d
SCB_SHCSR_MEMFAULTPENDED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13507;"	d
SCB_SHCSR_MEMFAULTPENDED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13508;"	d
SCB_SHCSR_MONITORACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13499;"	d
SCB_SHCSR_MONITORACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13500;"	d
SCB_SHCSR_PENDSVACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13501;"	d
SCB_SHCSR_PENDSVACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13502;"	d
SCB_SHCSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13365;"	d
SCB_SHCSR_SVCALLACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13497;"	d
SCB_SHCSR_SVCALLACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13498;"	d
SCB_SHCSR_SVCALLPENDED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13511;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13512;"	d
SCB_SHCSR_SYSTICKACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13503;"	d
SCB_SHCSR_SYSTICKACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13504;"	d
SCB_SHCSR_USGFAULTACT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13495;"	d
SCB_SHCSR_USGFAULTACT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13496;"	d
SCB_SHCSR_USGFAULTENA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13517;"	d
SCB_SHCSR_USGFAULTENA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13518;"	d
SCB_SHCSR_USGFAULTPENDED_MASK	.\bsp\cpu\headers\MK60DZ10.h	13505;"	d
SCB_SHCSR_USGFAULTPENDED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13506;"	d
SCB_SHPR1	.\bsp\cpu\headers\MK60DZ10.h	13617;"	d
SCB_SHPR1_PRI_4	.\bsp\cpu\headers\MK60DZ10.h	13472;"	d
SCB_SHPR1_PRI_4_MASK	.\bsp\cpu\headers\MK60DZ10.h	13470;"	d
SCB_SHPR1_PRI_4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13471;"	d
SCB_SHPR1_PRI_5	.\bsp\cpu\headers\MK60DZ10.h	13475;"	d
SCB_SHPR1_PRI_5_MASK	.\bsp\cpu\headers\MK60DZ10.h	13473;"	d
SCB_SHPR1_PRI_5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13474;"	d
SCB_SHPR1_PRI_6	.\bsp\cpu\headers\MK60DZ10.h	13478;"	d
SCB_SHPR1_PRI_6_MASK	.\bsp\cpu\headers\MK60DZ10.h	13476;"	d
SCB_SHPR1_PRI_6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13477;"	d
SCB_SHPR1_REG	.\bsp\cpu\headers\MK60DZ10.h	13362;"	d
SCB_SHPR2	.\bsp\cpu\headers\MK60DZ10.h	13618;"	d
SCB_SHPR2_PRI_11	.\bsp\cpu\headers\MK60DZ10.h	13482;"	d
SCB_SHPR2_PRI_11_MASK	.\bsp\cpu\headers\MK60DZ10.h	13480;"	d
SCB_SHPR2_PRI_11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13481;"	d
SCB_SHPR2_REG	.\bsp\cpu\headers\MK60DZ10.h	13363;"	d
SCB_SHPR3	.\bsp\cpu\headers\MK60DZ10.h	13619;"	d
SCB_SHPR3_PRI_14	.\bsp\cpu\headers\MK60DZ10.h	13486;"	d
SCB_SHPR3_PRI_14_MASK	.\bsp\cpu\headers\MK60DZ10.h	13484;"	d
SCB_SHPR3_PRI_14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13485;"	d
SCB_SHPR3_PRI_15	.\bsp\cpu\headers\MK60DZ10.h	13489;"	d
SCB_SHPR3_PRI_15_MASK	.\bsp\cpu\headers\MK60DZ10.h	13487;"	d
SCB_SHPR3_PRI_15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13488;"	d
SCB_SHPR3_REG	.\bsp\cpu\headers\MK60DZ10.h	13364;"	d
SCB_VTOR	.\bsp\cpu\headers\MK60DZ10.h	13614;"	d
SCB_VTOR_REG	.\bsp\cpu\headers\MK60DZ10.h	13358;"	d
SCB_VTOR_TBLOFF	.\bsp\cpu\headers\MK60DZ10.h	13433;"	d
SCB_VTOR_TBLOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13431;"	d
SCB_VTOR_TBLOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13432;"	d
SCGC1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC1;                                  \/**< System Clock Gating Control Register 1, offset: 0x1028 *\/$/;"	m	struct:SIM_MemMap
SCGC2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC2;                                  \/**< System Clock Gating Control Register 2, offset: 0x102C *\/$/;"	m	struct:SIM_MemMap
SCGC3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC3;                                  \/**< System Clock Gating Control Register 3, offset: 0x1030 *\/$/;"	m	struct:SIM_MemMap
SCGC4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap
SCGC5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap
SCGC6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap
SCGC7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap
SCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCR;                                    \/**< System Configuration Register, offset: 0x14 *\/$/;"	m	struct:ETM_MemMap
SCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap
SCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap
SDHC_AC12ERR	.\bsp\cpu\headers\MK60DZ10.h	12391;"	d
SDHC_AC12ERR_AC12CE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12245;"	d
SDHC_AC12ERR_AC12CE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12246;"	d
SDHC_AC12ERR_AC12EBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12243;"	d
SDHC_AC12ERR_AC12EBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12244;"	d
SDHC_AC12ERR_AC12IE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12247;"	d
SDHC_AC12ERR_AC12IE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12248;"	d
SDHC_AC12ERR_AC12NE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12239;"	d
SDHC_AC12ERR_AC12NE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12240;"	d
SDHC_AC12ERR_AC12TOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12241;"	d
SDHC_AC12ERR_AC12TOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12242;"	d
SDHC_AC12ERR_CNIBAC12E_MASK	.\bsp\cpu\headers\MK60DZ10.h	12249;"	d
SDHC_AC12ERR_CNIBAC12E_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12250;"	d
SDHC_AC12ERR_REG	.\bsp\cpu\headers\MK60DZ10.h	11955;"	d
SDHC_ADMAES	.\bsp\cpu\headers\MK60DZ10.h	12395;"	d
SDHC_ADMAES_ADMADCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12318;"	d
SDHC_ADMAES_ADMADCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12319;"	d
SDHC_ADMAES_ADMAES	.\bsp\cpu\headers\MK60DZ10.h	12315;"	d
SDHC_ADMAES_ADMAES_MASK	.\bsp\cpu\headers\MK60DZ10.h	12313;"	d
SDHC_ADMAES_ADMAES_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12314;"	d
SDHC_ADMAES_ADMALME_MASK	.\bsp\cpu\headers\MK60DZ10.h	12316;"	d
SDHC_ADMAES_ADMALME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12317;"	d
SDHC_ADMAES_REG	.\bsp\cpu\headers\MK60DZ10.h	11959;"	d
SDHC_ADSADDR	.\bsp\cpu\headers\MK60DZ10.h	12396;"	d
SDHC_ADSADDR_ADSADDR	.\bsp\cpu\headers\MK60DZ10.h	12323;"	d
SDHC_ADSADDR_ADSADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12321;"	d
SDHC_ADSADDR_ADSADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12322;"	d
SDHC_ADSADDR_REG	.\bsp\cpu\headers\MK60DZ10.h	11960;"	d
SDHC_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	12362;"	d
SDHC_BLKATTR	.\bsp\cpu\headers\MK60DZ10.h	12377;"	d
SDHC_BLKATTR_BLKCNT	.\bsp\cpu\headers\MK60DZ10.h	11989;"	d
SDHC_BLKATTR_BLKCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	11987;"	d
SDHC_BLKATTR_BLKCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11988;"	d
SDHC_BLKATTR_BLKSIZE	.\bsp\cpu\headers\MK60DZ10.h	11986;"	d
SDHC_BLKATTR_BLKSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	11984;"	d
SDHC_BLKATTR_BLKSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11985;"	d
SDHC_BLKATTR_REG	.\bsp\cpu\headers\MK60DZ10.h	11944;"	d
SDHC_CMDARG	.\bsp\cpu\headers\MK60DZ10.h	12378;"	d
SDHC_CMDARG_CMDARG	.\bsp\cpu\headers\MK60DZ10.h	11993;"	d
SDHC_CMDARG_CMDARG_MASK	.\bsp\cpu\headers\MK60DZ10.h	11991;"	d
SDHC_CMDARG_CMDARG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11992;"	d
SDHC_CMDARG_REG	.\bsp\cpu\headers\MK60DZ10.h	11945;"	d
SDHC_CMDRSP	.\bsp\cpu\headers\MK60DZ10.h	12402;"	d
SDHC_CMDRSP0	.\bsp\cpu\headers\MK60DZ10.h	12380;"	d
SDHC_CMDRSP1	.\bsp\cpu\headers\MK60DZ10.h	12381;"	d
SDHC_CMDRSP2	.\bsp\cpu\headers\MK60DZ10.h	12382;"	d
SDHC_CMDRSP3	.\bsp\cpu\headers\MK60DZ10.h	12383;"	d
SDHC_CMDRSP_CMDRSP0	.\bsp\cpu\headers\MK60DZ10.h	12023;"	d
SDHC_CMDRSP_CMDRSP0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12021;"	d
SDHC_CMDRSP_CMDRSP0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12022;"	d
SDHC_CMDRSP_CMDRSP1	.\bsp\cpu\headers\MK60DZ10.h	12026;"	d
SDHC_CMDRSP_CMDRSP1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12024;"	d
SDHC_CMDRSP_CMDRSP1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12025;"	d
SDHC_CMDRSP_CMDRSP2	.\bsp\cpu\headers\MK60DZ10.h	12029;"	d
SDHC_CMDRSP_CMDRSP2_MASK	.\bsp\cpu\headers\MK60DZ10.h	12027;"	d
SDHC_CMDRSP_CMDRSP2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12028;"	d
SDHC_CMDRSP_CMDRSP3	.\bsp\cpu\headers\MK60DZ10.h	12032;"	d
SDHC_CMDRSP_CMDRSP3_MASK	.\bsp\cpu\headers\MK60DZ10.h	12030;"	d
SDHC_CMDRSP_CMDRSP3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12031;"	d
SDHC_CMDRSP_REG	.\bsp\cpu\headers\MK60DZ10.h	11947;"	d
SDHC_DATPORT	.\bsp\cpu\headers\MK60DZ10.h	12384;"	d
SDHC_DATPORT_DATCONT	.\bsp\cpu\headers\MK60DZ10.h	12036;"	d
SDHC_DATPORT_DATCONT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12034;"	d
SDHC_DATPORT_DATCONT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12035;"	d
SDHC_DATPORT_REG	.\bsp\cpu\headers\MK60DZ10.h	11948;"	d
SDHC_DSADDR	.\bsp\cpu\headers\MK60DZ10.h	12376;"	d
SDHC_DSADDR_DSADDR	.\bsp\cpu\headers\MK60DZ10.h	11982;"	d
SDHC_DSADDR_DSADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	11980;"	d
SDHC_DSADDR_DSADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11981;"	d
SDHC_DSADDR_REG	.\bsp\cpu\headers\MK60DZ10.h	11943;"	d
SDHC_FEVT	.\bsp\cpu\headers\MK60DZ10.h	12394;"	d
SDHC_FEVT_AC12CE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12284;"	d
SDHC_FEVT_AC12CE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12285;"	d
SDHC_FEVT_AC12EBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12286;"	d
SDHC_FEVT_AC12EBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12287;"	d
SDHC_FEVT_AC12E_MASK	.\bsp\cpu\headers\MK60DZ10.h	12306;"	d
SDHC_FEVT_AC12E_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12307;"	d
SDHC_FEVT_AC12IE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12288;"	d
SDHC_FEVT_AC12IE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12289;"	d
SDHC_FEVT_AC12NE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12280;"	d
SDHC_FEVT_AC12NE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12281;"	d
SDHC_FEVT_AC12TOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12282;"	d
SDHC_FEVT_AC12TOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12283;"	d
SDHC_FEVT_CCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12294;"	d
SDHC_FEVT_CCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12295;"	d
SDHC_FEVT_CEBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12296;"	d
SDHC_FEVT_CEBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12297;"	d
SDHC_FEVT_CIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12298;"	d
SDHC_FEVT_CIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12299;"	d
SDHC_FEVT_CINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12310;"	d
SDHC_FEVT_CINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12311;"	d
SDHC_FEVT_CNIBAC12E_MASK	.\bsp\cpu\headers\MK60DZ10.h	12290;"	d
SDHC_FEVT_CNIBAC12E_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12291;"	d
SDHC_FEVT_CTOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12292;"	d
SDHC_FEVT_CTOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12293;"	d
SDHC_FEVT_DCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12302;"	d
SDHC_FEVT_DCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12303;"	d
SDHC_FEVT_DEBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12304;"	d
SDHC_FEVT_DEBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12305;"	d
SDHC_FEVT_DMAE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12308;"	d
SDHC_FEVT_DMAE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12309;"	d
SDHC_FEVT_DTOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12300;"	d
SDHC_FEVT_DTOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12301;"	d
SDHC_FEVT_REG	.\bsp\cpu\headers\MK60DZ10.h	11958;"	d
SDHC_HOSTVER	.\bsp\cpu\headers\MK60DZ10.h	12399;"	d
SDHC_HOSTVER_REG	.\bsp\cpu\headers\MK60DZ10.h	11963;"	d
SDHC_HOSTVER_SVN	.\bsp\cpu\headers\MK60DZ10.h	12350;"	d
SDHC_HOSTVER_SVN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12348;"	d
SDHC_HOSTVER_SVN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12349;"	d
SDHC_HOSTVER_VVN	.\bsp\cpu\headers\MK60DZ10.h	12353;"	d
SDHC_HOSTVER_VVN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12351;"	d
SDHC_HOSTVER_VVN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12352;"	d
SDHC_HTCAPBLT	.\bsp\cpu\headers\MK60DZ10.h	12392;"	d
SDHC_HTCAPBLT_ADMAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12255;"	d
SDHC_HTCAPBLT_ADMAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12256;"	d
SDHC_HTCAPBLT_DMAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12259;"	d
SDHC_HTCAPBLT_DMAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12260;"	d
SDHC_HTCAPBLT_HSS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12257;"	d
SDHC_HTCAPBLT_HSS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12258;"	d
SDHC_HTCAPBLT_MBL	.\bsp\cpu\headers\MK60DZ10.h	12254;"	d
SDHC_HTCAPBLT_MBL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12252;"	d
SDHC_HTCAPBLT_MBL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12253;"	d
SDHC_HTCAPBLT_REG	.\bsp\cpu\headers\MK60DZ10.h	11956;"	d
SDHC_HTCAPBLT_SRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12261;"	d
SDHC_HTCAPBLT_SRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12262;"	d
SDHC_HTCAPBLT_VS18_MASK	.\bsp\cpu\headers\MK60DZ10.h	12267;"	d
SDHC_HTCAPBLT_VS18_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12268;"	d
SDHC_HTCAPBLT_VS30_MASK	.\bsp\cpu\headers\MK60DZ10.h	12265;"	d
SDHC_HTCAPBLT_VS30_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12266;"	d
SDHC_HTCAPBLT_VS33_MASK	.\bsp\cpu\headers\MK60DZ10.h	12263;"	d
SDHC_HTCAPBLT_VS33_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12264;"	d
SDHC_IRQSIGEN	.\bsp\cpu\headers\MK60DZ10.h	12390;"	d
SDHC_IRQSIGEN_AC12EIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12234;"	d
SDHC_IRQSIGEN_AC12EIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12235;"	d
SDHC_IRQSIGEN_BGEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12206;"	d
SDHC_IRQSIGEN_BGEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12207;"	d
SDHC_IRQSIGEN_BRRIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12212;"	d
SDHC_IRQSIGEN_BRRIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12213;"	d
SDHC_IRQSIGEN_BWRIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12210;"	d
SDHC_IRQSIGEN_BWRIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12211;"	d
SDHC_IRQSIGEN_CCEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12222;"	d
SDHC_IRQSIGEN_CCEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12223;"	d
SDHC_IRQSIGEN_CCIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12202;"	d
SDHC_IRQSIGEN_CCIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12203;"	d
SDHC_IRQSIGEN_CEBEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12224;"	d
SDHC_IRQSIGEN_CEBEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12225;"	d
SDHC_IRQSIGEN_CIEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12226;"	d
SDHC_IRQSIGEN_CIEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12227;"	d
SDHC_IRQSIGEN_CINSIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12214;"	d
SDHC_IRQSIGEN_CINSIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12215;"	d
SDHC_IRQSIGEN_CINTIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12218;"	d
SDHC_IRQSIGEN_CINTIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12219;"	d
SDHC_IRQSIGEN_CRMIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12216;"	d
SDHC_IRQSIGEN_CRMIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12217;"	d
SDHC_IRQSIGEN_CTOEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12220;"	d
SDHC_IRQSIGEN_CTOEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12221;"	d
SDHC_IRQSIGEN_DCEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12230;"	d
SDHC_IRQSIGEN_DCEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12231;"	d
SDHC_IRQSIGEN_DEBEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12232;"	d
SDHC_IRQSIGEN_DEBEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12233;"	d
SDHC_IRQSIGEN_DINTIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12208;"	d
SDHC_IRQSIGEN_DINTIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12209;"	d
SDHC_IRQSIGEN_DMAEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12236;"	d
SDHC_IRQSIGEN_DMAEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12237;"	d
SDHC_IRQSIGEN_DTOEIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12228;"	d
SDHC_IRQSIGEN_DTOEIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12229;"	d
SDHC_IRQSIGEN_REG	.\bsp\cpu\headers\MK60DZ10.h	11954;"	d
SDHC_IRQSIGEN_TCIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12204;"	d
SDHC_IRQSIGEN_TCIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12205;"	d
SDHC_IRQSTAT	.\bsp\cpu\headers\MK60DZ10.h	12388;"	d
SDHC_IRQSTATEN	.\bsp\cpu\headers\MK60DZ10.h	12389;"	d
SDHC_IRQSTATEN_AC12ESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12197;"	d
SDHC_IRQSTATEN_AC12ESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12198;"	d
SDHC_IRQSTATEN_BGESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12169;"	d
SDHC_IRQSTATEN_BGESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12170;"	d
SDHC_IRQSTATEN_BRRSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12175;"	d
SDHC_IRQSTATEN_BRRSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12176;"	d
SDHC_IRQSTATEN_BWRSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12173;"	d
SDHC_IRQSTATEN_BWRSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12174;"	d
SDHC_IRQSTATEN_CCESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12185;"	d
SDHC_IRQSTATEN_CCESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12186;"	d
SDHC_IRQSTATEN_CCSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12165;"	d
SDHC_IRQSTATEN_CCSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12166;"	d
SDHC_IRQSTATEN_CEBESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12187;"	d
SDHC_IRQSTATEN_CEBESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12188;"	d
SDHC_IRQSTATEN_CIESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12189;"	d
SDHC_IRQSTATEN_CIESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12190;"	d
SDHC_IRQSTATEN_CINSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12177;"	d
SDHC_IRQSTATEN_CINSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12178;"	d
SDHC_IRQSTATEN_CINTSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12181;"	d
SDHC_IRQSTATEN_CINTSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12182;"	d
SDHC_IRQSTATEN_CRMSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12179;"	d
SDHC_IRQSTATEN_CRMSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12180;"	d
SDHC_IRQSTATEN_CTOESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12183;"	d
SDHC_IRQSTATEN_CTOESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12184;"	d
SDHC_IRQSTATEN_DCESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12193;"	d
SDHC_IRQSTATEN_DCESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12194;"	d
SDHC_IRQSTATEN_DEBESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12195;"	d
SDHC_IRQSTATEN_DEBESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12196;"	d
SDHC_IRQSTATEN_DINTSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12171;"	d
SDHC_IRQSTATEN_DINTSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12172;"	d
SDHC_IRQSTATEN_DMAESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12199;"	d
SDHC_IRQSTATEN_DMAESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12200;"	d
SDHC_IRQSTATEN_DTOESEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12191;"	d
SDHC_IRQSTATEN_DTOESEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12192;"	d
SDHC_IRQSTATEN_REG	.\bsp\cpu\headers\MK60DZ10.h	11953;"	d
SDHC_IRQSTATEN_TCSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12167;"	d
SDHC_IRQSTATEN_TCSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12168;"	d
SDHC_IRQSTAT_AC12E_MASK	.\bsp\cpu\headers\MK60DZ10.h	12160;"	d
SDHC_IRQSTAT_AC12E_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12161;"	d
SDHC_IRQSTAT_BGE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12132;"	d
SDHC_IRQSTAT_BGE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12133;"	d
SDHC_IRQSTAT_BRR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12138;"	d
SDHC_IRQSTAT_BRR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12139;"	d
SDHC_IRQSTAT_BWR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12136;"	d
SDHC_IRQSTAT_BWR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12137;"	d
SDHC_IRQSTAT_CCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12148;"	d
SDHC_IRQSTAT_CCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12149;"	d
SDHC_IRQSTAT_CC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12128;"	d
SDHC_IRQSTAT_CC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12129;"	d
SDHC_IRQSTAT_CEBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12150;"	d
SDHC_IRQSTAT_CEBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12151;"	d
SDHC_IRQSTAT_CIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12152;"	d
SDHC_IRQSTAT_CIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12153;"	d
SDHC_IRQSTAT_CINS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12140;"	d
SDHC_IRQSTAT_CINS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12141;"	d
SDHC_IRQSTAT_CINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12144;"	d
SDHC_IRQSTAT_CINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12145;"	d
SDHC_IRQSTAT_CRM_MASK	.\bsp\cpu\headers\MK60DZ10.h	12142;"	d
SDHC_IRQSTAT_CRM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12143;"	d
SDHC_IRQSTAT_CTOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12146;"	d
SDHC_IRQSTAT_CTOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12147;"	d
SDHC_IRQSTAT_DCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12156;"	d
SDHC_IRQSTAT_DCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12157;"	d
SDHC_IRQSTAT_DEBE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12158;"	d
SDHC_IRQSTAT_DEBE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12159;"	d
SDHC_IRQSTAT_DINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12134;"	d
SDHC_IRQSTAT_DINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12135;"	d
SDHC_IRQSTAT_DMAE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12162;"	d
SDHC_IRQSTAT_DMAE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12163;"	d
SDHC_IRQSTAT_DTOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12154;"	d
SDHC_IRQSTAT_DTOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12155;"	d
SDHC_IRQSTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	11952;"	d
SDHC_IRQSTAT_TC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12130;"	d
SDHC_IRQSTAT_TC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12131;"	d
SDHC_MMCBOOT	.\bsp\cpu\headers\MK60DZ10.h	12398;"	d
SDHC_MMCBOOT_AUTOSABGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12342;"	d
SDHC_MMCBOOT_AUTOSABGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12343;"	d
SDHC_MMCBOOT_BOOTACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	12336;"	d
SDHC_MMCBOOT_BOOTACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12337;"	d
SDHC_MMCBOOT_BOOTBLKCNT	.\bsp\cpu\headers\MK60DZ10.h	12346;"	d
SDHC_MMCBOOT_BOOTBLKCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12344;"	d
SDHC_MMCBOOT_BOOTBLKCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12345;"	d
SDHC_MMCBOOT_BOOTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12340;"	d
SDHC_MMCBOOT_BOOTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12341;"	d
SDHC_MMCBOOT_BOOTMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12338;"	d
SDHC_MMCBOOT_BOOTMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12339;"	d
SDHC_MMCBOOT_DTOCVACK	.\bsp\cpu\headers\MK60DZ10.h	12335;"	d
SDHC_MMCBOOT_DTOCVACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	12333;"	d
SDHC_MMCBOOT_DTOCVACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12334;"	d
SDHC_MMCBOOT_REG	.\bsp\cpu\headers\MK60DZ10.h	11962;"	d
SDHC_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct SDHC_MemMap {$/;"	s
SDHC_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *SDHC_MemMapPtr;$/;"	t
SDHC_PROCTL	.\bsp\cpu\headers\MK60DZ10.h	12386;"	d
SDHC_PROCTL_CDSS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12082;"	d
SDHC_PROCTL_CDSS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12083;"	d
SDHC_PROCTL_CDTL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12080;"	d
SDHC_PROCTL_CDTL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12081;"	d
SDHC_PROCTL_CREQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	12089;"	d
SDHC_PROCTL_CREQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12090;"	d
SDHC_PROCTL_D3CD_MASK	.\bsp\cpu\headers\MK60DZ10.h	12075;"	d
SDHC_PROCTL_D3CD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12076;"	d
SDHC_PROCTL_DMAS	.\bsp\cpu\headers\MK60DZ10.h	12086;"	d
SDHC_PROCTL_DMAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12084;"	d
SDHC_PROCTL_DMAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12085;"	d
SDHC_PROCTL_DTW	.\bsp\cpu\headers\MK60DZ10.h	12074;"	d
SDHC_PROCTL_DTW_MASK	.\bsp\cpu\headers\MK60DZ10.h	12072;"	d
SDHC_PROCTL_DTW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12073;"	d
SDHC_PROCTL_EMODE	.\bsp\cpu\headers\MK60DZ10.h	12079;"	d
SDHC_PROCTL_EMODE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12077;"	d
SDHC_PROCTL_EMODE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12078;"	d
SDHC_PROCTL_IABG_MASK	.\bsp\cpu\headers\MK60DZ10.h	12093;"	d
SDHC_PROCTL_IABG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12094;"	d
SDHC_PROCTL_LCTL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12070;"	d
SDHC_PROCTL_LCTL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12071;"	d
SDHC_PROCTL_REG	.\bsp\cpu\headers\MK60DZ10.h	11950;"	d
SDHC_PROCTL_RWCTL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12091;"	d
SDHC_PROCTL_RWCTL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12092;"	d
SDHC_PROCTL_SABGREQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	12087;"	d
SDHC_PROCTL_SABGREQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12088;"	d
SDHC_PROCTL_WECINS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12097;"	d
SDHC_PROCTL_WECINS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12098;"	d
SDHC_PROCTL_WECINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12095;"	d
SDHC_PROCTL_WECINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12096;"	d
SDHC_PROCTL_WECRM_MASK	.\bsp\cpu\headers\MK60DZ10.h	12099;"	d
SDHC_PROCTL_WECRM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12100;"	d
SDHC_PRSSTAT	.\bsp\cpu\headers\MK60DZ10.h	12385;"	d
SDHC_PRSSTAT_BREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12060;"	d
SDHC_PRSSTAT_BREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12061;"	d
SDHC_PRSSTAT_BWEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12058;"	d
SDHC_PRSSTAT_BWEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12059;"	d
SDHC_PRSSTAT_CDIHB_MASK	.\bsp\cpu\headers\MK60DZ10.h	12040;"	d
SDHC_PRSSTAT_CDIHB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12041;"	d
SDHC_PRSSTAT_CIHB_MASK	.\bsp\cpu\headers\MK60DZ10.h	12038;"	d
SDHC_PRSSTAT_CIHB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12039;"	d
SDHC_PRSSTAT_CINS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12062;"	d
SDHC_PRSSTAT_CINS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12063;"	d
SDHC_PRSSTAT_CLSL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12064;"	d
SDHC_PRSSTAT_CLSL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12065;"	d
SDHC_PRSSTAT_DLA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12042;"	d
SDHC_PRSSTAT_DLA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12043;"	d
SDHC_PRSSTAT_DLSL	.\bsp\cpu\headers\MK60DZ10.h	12068;"	d
SDHC_PRSSTAT_DLSL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12066;"	d
SDHC_PRSSTAT_DLSL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12067;"	d
SDHC_PRSSTAT_HCKOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12048;"	d
SDHC_PRSSTAT_HCKOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12049;"	d
SDHC_PRSSTAT_IPGOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12046;"	d
SDHC_PRSSTAT_IPGOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12047;"	d
SDHC_PRSSTAT_PEROFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12050;"	d
SDHC_PRSSTAT_PEROFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12051;"	d
SDHC_PRSSTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	11949;"	d
SDHC_PRSSTAT_RTA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12056;"	d
SDHC_PRSSTAT_RTA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12057;"	d
SDHC_PRSSTAT_SDOFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12052;"	d
SDHC_PRSSTAT_SDOFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12053;"	d
SDHC_PRSSTAT_SDSTB_MASK	.\bsp\cpu\headers\MK60DZ10.h	12044;"	d
SDHC_PRSSTAT_SDSTB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12045;"	d
SDHC_PRSSTAT_WTA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12054;"	d
SDHC_PRSSTAT_WTA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12055;"	d
SDHC_SYSCTL	.\bsp\cpu\headers\MK60DZ10.h	12387;"	d
SDHC_SYSCTL_DTOCV	.\bsp\cpu\headers\MK60DZ10.h	12118;"	d
SDHC_SYSCTL_DTOCV_MASK	.\bsp\cpu\headers\MK60DZ10.h	12116;"	d
SDHC_SYSCTL_DTOCV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12117;"	d
SDHC_SYSCTL_DVS	.\bsp\cpu\headers\MK60DZ10.h	12112;"	d
SDHC_SYSCTL_DVS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12110;"	d
SDHC_SYSCTL_DVS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12111;"	d
SDHC_SYSCTL_HCKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12104;"	d
SDHC_SYSCTL_HCKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12105;"	d
SDHC_SYSCTL_INITA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12125;"	d
SDHC_SYSCTL_INITA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12126;"	d
SDHC_SYSCTL_IPGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12102;"	d
SDHC_SYSCTL_IPGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12103;"	d
SDHC_SYSCTL_PEREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12106;"	d
SDHC_SYSCTL_PEREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12107;"	d
SDHC_SYSCTL_REG	.\bsp\cpu\headers\MK60DZ10.h	11951;"	d
SDHC_SYSCTL_RSTA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12119;"	d
SDHC_SYSCTL_RSTA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12120;"	d
SDHC_SYSCTL_RSTC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12121;"	d
SDHC_SYSCTL_RSTC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12122;"	d
SDHC_SYSCTL_RSTD_MASK	.\bsp\cpu\headers\MK60DZ10.h	12123;"	d
SDHC_SYSCTL_RSTD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12124;"	d
SDHC_SYSCTL_SDCLKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12108;"	d
SDHC_SYSCTL_SDCLKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12109;"	d
SDHC_SYSCTL_SDCLKFS	.\bsp\cpu\headers\MK60DZ10.h	12115;"	d
SDHC_SYSCTL_SDCLKFS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12113;"	d
SDHC_SYSCTL_SDCLKFS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12114;"	d
SDHC_VENDOR	.\bsp\cpu\headers\MK60DZ10.h	12397;"	d
SDHC_VENDOR_EXBLKNU_MASK	.\bsp\cpu\headers\MK60DZ10.h	12327;"	d
SDHC_VENDOR_EXBLKNU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12328;"	d
SDHC_VENDOR_EXTDMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12325;"	d
SDHC_VENDOR_EXTDMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12326;"	d
SDHC_VENDOR_INTSTVAL	.\bsp\cpu\headers\MK60DZ10.h	12331;"	d
SDHC_VENDOR_INTSTVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12329;"	d
SDHC_VENDOR_INTSTVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12330;"	d
SDHC_VENDOR_REG	.\bsp\cpu\headers\MK60DZ10.h	11961;"	d
SDHC_VENDOR_VOLTSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	15597;"	d
SDHC_VENDOR_VOLTSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15598;"	d
SDHC_WML	.\bsp\cpu\headers\MK60DZ10.h	12393;"	d
SDHC_WML_RDWML	.\bsp\cpu\headers\MK60DZ10.h	12272;"	d
SDHC_WML_RDWML_MASK	.\bsp\cpu\headers\MK60DZ10.h	12270;"	d
SDHC_WML_RDWML_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12271;"	d
SDHC_WML_REG	.\bsp\cpu\headers\MK60DZ10.h	11957;"	d
SDHC_WML_WRBRSTLEN	.\bsp\cpu\headers\MK60DZ10.h	12278;"	d
SDHC_WML_WRBRSTLEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12276;"	d
SDHC_WML_WRBRSTLEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12277;"	d
SDHC_WML_WRWML	.\bsp\cpu\headers\MK60DZ10.h	12275;"	d
SDHC_WML_WRWML_MASK	.\bsp\cpu\headers\MK60DZ10.h	12273;"	d
SDHC_WML_WRWML_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12274;"	d
SDHC_XFERTYP	.\bsp\cpu\headers\MK60DZ10.h	12379;"	d
SDHC_XFERTYP_AC12EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	11999;"	d
SDHC_XFERTYP_AC12EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12000;"	d
SDHC_XFERTYP_BCEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	11997;"	d
SDHC_XFERTYP_BCEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11998;"	d
SDHC_XFERTYP_CCCEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12008;"	d
SDHC_XFERTYP_CCCEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12009;"	d
SDHC_XFERTYP_CICEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12010;"	d
SDHC_XFERTYP_CICEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12011;"	d
SDHC_XFERTYP_CMDINX	.\bsp\cpu\headers\MK60DZ10.h	12019;"	d
SDHC_XFERTYP_CMDINX_MASK	.\bsp\cpu\headers\MK60DZ10.h	12017;"	d
SDHC_XFERTYP_CMDINX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12018;"	d
SDHC_XFERTYP_CMDTYP	.\bsp\cpu\headers\MK60DZ10.h	12016;"	d
SDHC_XFERTYP_CMDTYP_MASK	.\bsp\cpu\headers\MK60DZ10.h	12014;"	d
SDHC_XFERTYP_CMDTYP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12015;"	d
SDHC_XFERTYP_DMAEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	11995;"	d
SDHC_XFERTYP_DMAEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	11996;"	d
SDHC_XFERTYP_DPSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12012;"	d
SDHC_XFERTYP_DPSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12013;"	d
SDHC_XFERTYP_DTDSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12001;"	d
SDHC_XFERTYP_DTDSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12002;"	d
SDHC_XFERTYP_MSBSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12003;"	d
SDHC_XFERTYP_MSBSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12004;"	d
SDHC_XFERTYP_REG	.\bsp\cpu\headers\MK60DZ10.h	11946;"	d
SDHC_XFERTYP_RSPTYP	.\bsp\cpu\headers\MK60DZ10.h	12007;"	d
SDHC_XFERTYP_RSPTYP_MASK	.\bsp\cpu\headers\MK60DZ10.h	12005;"	d
SDHC_XFERTYP_RSPTYP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12006;"	d
SDID	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap
SEEI	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SEEI;                                    \/**< Set Enable Error Interrupt Register, offset: 0x19 *\/$/;"	m	struct:DMA_MemMap
SERQ	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SERQ;                                    \/**< Set Enable Request Register, offset: 0x1B *\/$/;"	m	struct:DMA_MemMap
SERV	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SERV;                                    \/**< Service Register, offset: 0x1 *\/$/;"	m	struct:EWM_MemMap
SET	.\bsp\cpu\headers\MK60DZ10.h	/^  } SET[4][8];$/;"	m	struct:FMC_MemMap	typeref:struct:FMC_MemMap::__anon26
SFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SFIFO;                                   \/**< UART FIFO Status Register, offset: 0x12 *\/$/;"	m	struct:UART_MemMap
SHCSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap
SHPR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SHPR1;                                  \/**< System Handler Priority Register 1, offset: 0xD18 *\/$/;"	m	struct:SCB_MemMap
SHPR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap
SHPR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap
SIM_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	12779;"	d
SIM_CLKDIV1	.\bsp\cpu\headers\MK60DZ10.h	12807;"	d
SIM_CLKDIV1_OUTDIV1	.\bsp\cpu\headers\MK60DZ10.h	12718;"	d
SIM_CLKDIV1_OUTDIV1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12716;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12717;"	d
SIM_CLKDIV1_OUTDIV2	.\bsp\cpu\headers\MK60DZ10.h	12715;"	d
SIM_CLKDIV1_OUTDIV2_MASK	.\bsp\cpu\headers\MK60DZ10.h	12713;"	d
SIM_CLKDIV1_OUTDIV2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12714;"	d
SIM_CLKDIV1_OUTDIV3	.\bsp\cpu\headers\MK60DZ10.h	12712;"	d
SIM_CLKDIV1_OUTDIV3_MASK	.\bsp\cpu\headers\MK60DZ10.h	12710;"	d
SIM_CLKDIV1_OUTDIV3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12711;"	d
SIM_CLKDIV1_OUTDIV4	.\bsp\cpu\headers\MK60DZ10.h	12709;"	d
SIM_CLKDIV1_OUTDIV4_MASK	.\bsp\cpu\headers\MK60DZ10.h	12707;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12708;"	d
SIM_CLKDIV1_REG	.\bsp\cpu\headers\MK60DZ10.h	12477;"	d
SIM_CLKDIV2	.\bsp\cpu\headers\MK60DZ10.h	12808;"	d
SIM_CLKDIV2_I2SDIV	.\bsp\cpu\headers\MK60DZ10.h	12730;"	d
SIM_CLKDIV2_I2SDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	12728;"	d
SIM_CLKDIV2_I2SDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12729;"	d
SIM_CLKDIV2_I2SFRAC	.\bsp\cpu\headers\MK60DZ10.h	12727;"	d
SIM_CLKDIV2_I2SFRAC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12725;"	d
SIM_CLKDIV2_I2SFRAC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12726;"	d
SIM_CLKDIV2_REG	.\bsp\cpu\headers\MK60DZ10.h	12478;"	d
SIM_CLKDIV2_USBDIV	.\bsp\cpu\headers\MK60DZ10.h	12724;"	d
SIM_CLKDIV2_USBDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	12722;"	d
SIM_CLKDIV2_USBDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12723;"	d
SIM_CLKDIV2_USBFRAC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12720;"	d
SIM_CLKDIV2_USBFRAC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12721;"	d
SIM_FCFG1	.\bsp\cpu\headers\MK60DZ10.h	12809;"	d
SIM_FCFG1_DEPART	.\bsp\cpu\headers\MK60DZ10.h	12734;"	d
SIM_FCFG1_DEPART_MASK	.\bsp\cpu\headers\MK60DZ10.h	12732;"	d
SIM_FCFG1_DEPART_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12733;"	d
SIM_FCFG1_EESIZE	.\bsp\cpu\headers\MK60DZ10.h	12737;"	d
SIM_FCFG1_EESIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12735;"	d
SIM_FCFG1_EESIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12736;"	d
SIM_FCFG1_FSIZE	.\bsp\cpu\headers\MK60DZ10.h	15594;"	d
SIM_FCFG1_FSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	15592;"	d
SIM_FCFG1_FSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15593;"	d
SIM_FCFG1_NVMSIZE	.\bsp\cpu\headers\MK60DZ10.h	12743;"	d
SIM_FCFG1_NVMSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12741;"	d
SIM_FCFG1_NVMSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12742;"	d
SIM_FCFG1_PFSIZE	.\bsp\cpu\headers\MK60DZ10.h	12740;"	d
SIM_FCFG1_PFSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12738;"	d
SIM_FCFG1_PFSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12739;"	d
SIM_FCFG1_REG	.\bsp\cpu\headers\MK60DZ10.h	12479;"	d
SIM_FCFG2	.\bsp\cpu\headers\MK60DZ10.h	12810;"	d
SIM_FCFG2_MAXADDR0	.\bsp\cpu\headers\MK60DZ10.h	12752;"	d
SIM_FCFG2_MAXADDR0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12750;"	d
SIM_FCFG2_MAXADDR0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12751;"	d
SIM_FCFG2_MAXADDR1	.\bsp\cpu\headers\MK60DZ10.h	12747;"	d
SIM_FCFG2_MAXADDR1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12745;"	d
SIM_FCFG2_MAXADDR1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12746;"	d
SIM_FCFG2_PFLSH_MASK	.\bsp\cpu\headers\MK60DZ10.h	12748;"	d
SIM_FCFG2_PFLSH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12749;"	d
SIM_FCFG2_REG	.\bsp\cpu\headers\MK60DZ10.h	12480;"	d
SIM_FCFG2_SWAPPFLSH_MASK	.\bsp\cpu\headers\MK60DZ10.h	12753;"	d
SIM_FCFG2_SWAPPFLSH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12754;"	d
SIM_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct SIM_MemMap {$/;"	s
SIM_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_SCGC1	.\bsp\cpu\headers\MK60DZ10.h	12800;"	d
SIM_SCGC1_REG	.\bsp\cpu\headers\MK60DZ10.h	12470;"	d
SIM_SCGC1_UART4_MASK	.\bsp\cpu\headers\MK60DZ10.h	12604;"	d
SIM_SCGC1_UART4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12605;"	d
SIM_SCGC1_UART5_MASK	.\bsp\cpu\headers\MK60DZ10.h	12606;"	d
SIM_SCGC1_UART5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12607;"	d
SIM_SCGC2	.\bsp\cpu\headers\MK60DZ10.h	12801;"	d
SIM_SCGC2_DAC0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12611;"	d
SIM_SCGC2_DAC0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12612;"	d
SIM_SCGC2_DAC1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12613;"	d
SIM_SCGC2_DAC1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12614;"	d
SIM_SCGC2_ENET_MASK	.\bsp\cpu\headers\MK60DZ10.h	12609;"	d
SIM_SCGC2_ENET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12610;"	d
SIM_SCGC2_REG	.\bsp\cpu\headers\MK60DZ10.h	12471;"	d
SIM_SCGC3	.\bsp\cpu\headers\MK60DZ10.h	12802;"	d
SIM_SCGC3_ADC1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12626;"	d
SIM_SCGC3_ADC1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12627;"	d
SIM_SCGC3_FLEXCAN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12618;"	d
SIM_SCGC3_FLEXCAN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12619;"	d
SIM_SCGC3_FTM2_MASK	.\bsp\cpu\headers\MK60DZ10.h	12624;"	d
SIM_SCGC3_FTM2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12625;"	d
SIM_SCGC3_REG	.\bsp\cpu\headers\MK60DZ10.h	12472;"	d
SIM_SCGC3_RNGB_MASK	.\bsp\cpu\headers\MK60DZ10.h	12616;"	d
SIM_SCGC3_RNGB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12617;"	d
SIM_SCGC3_SDHC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12622;"	d
SIM_SCGC3_SDHC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12623;"	d
SIM_SCGC3_SPI2_MASK	.\bsp\cpu\headers\MK60DZ10.h	12620;"	d
SIM_SCGC3_SPI2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12621;"	d
SIM_SCGC4	.\bsp\cpu\headers\MK60DZ10.h	12803;"	d
SIM_SCGC4_CMP_MASK	.\bsp\cpu\headers\MK60DZ10.h	12647;"	d
SIM_SCGC4_CMP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12648;"	d
SIM_SCGC4_CMT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12631;"	d
SIM_SCGC4_CMT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12632;"	d
SIM_SCGC4_EWM_MASK	.\bsp\cpu\headers\MK60DZ10.h	12629;"	d
SIM_SCGC4_EWM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12630;"	d
SIM_SCGC4_I2C0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12633;"	d
SIM_SCGC4_I2C0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12634;"	d
SIM_SCGC4_I2C1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12635;"	d
SIM_SCGC4_I2C1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12636;"	d
SIM_SCGC4_LLWU_MASK	.\bsp\cpu\headers\MK60DZ10.h	12651;"	d
SIM_SCGC4_LLWU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12652;"	d
SIM_SCGC4_REG	.\bsp\cpu\headers\MK60DZ10.h	12473;"	d
SIM_SCGC4_UART0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12637;"	d
SIM_SCGC4_UART0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12638;"	d
SIM_SCGC4_UART1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12639;"	d
SIM_SCGC4_UART1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12640;"	d
SIM_SCGC4_UART2_MASK	.\bsp\cpu\headers\MK60DZ10.h	12641;"	d
SIM_SCGC4_UART2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12642;"	d
SIM_SCGC4_UART3_MASK	.\bsp\cpu\headers\MK60DZ10.h	12643;"	d
SIM_SCGC4_UART3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12644;"	d
SIM_SCGC4_USBOTG_MASK	.\bsp\cpu\headers\MK60DZ10.h	12645;"	d
SIM_SCGC4_USBOTG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12646;"	d
SIM_SCGC4_VREF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12649;"	d
SIM_SCGC4_VREF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12650;"	d
SIM_SCGC5	.\bsp\cpu\headers\MK60DZ10.h	12804;"	d
SIM_SCGC5_LPTIMER_MASK	.\bsp\cpu\headers\MK60DZ10.h	12654;"	d
SIM_SCGC5_LPTIMER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12655;"	d
SIM_SCGC5_PORTA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12660;"	d
SIM_SCGC5_PORTA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12661;"	d
SIM_SCGC5_PORTB_MASK	.\bsp\cpu\headers\MK60DZ10.h	12662;"	d
SIM_SCGC5_PORTB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12663;"	d
SIM_SCGC5_PORTC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12664;"	d
SIM_SCGC5_PORTC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12665;"	d
SIM_SCGC5_PORTD_MASK	.\bsp\cpu\headers\MK60DZ10.h	12666;"	d
SIM_SCGC5_PORTD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12667;"	d
SIM_SCGC5_PORTE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12668;"	d
SIM_SCGC5_PORTE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12669;"	d
SIM_SCGC5_REG	.\bsp\cpu\headers\MK60DZ10.h	12474;"	d
SIM_SCGC5_REGFILE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12656;"	d
SIM_SCGC5_REGFILE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12657;"	d
SIM_SCGC5_TSI_MASK	.\bsp\cpu\headers\MK60DZ10.h	12658;"	d
SIM_SCGC5_TSI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12659;"	d
SIM_SCGC6	.\bsp\cpu\headers\MK60DZ10.h	12805;"	d
SIM_SCGC6_ADC0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12695;"	d
SIM_SCGC6_ADC0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12696;"	d
SIM_SCGC6_CRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12683;"	d
SIM_SCGC6_CRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12684;"	d
SIM_SCGC6_DMAMUX_MASK	.\bsp\cpu\headers\MK60DZ10.h	12673;"	d
SIM_SCGC6_DMAMUX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12674;"	d
SIM_SCGC6_DSPI0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12677;"	d
SIM_SCGC6_DSPI0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12678;"	d
SIM_SCGC6_FLEXCAN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12675;"	d
SIM_SCGC6_FLEXCAN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12676;"	d
SIM_SCGC6_FTFL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12671;"	d
SIM_SCGC6_FTFL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12672;"	d
SIM_SCGC6_FTM0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12691;"	d
SIM_SCGC6_FTM0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12692;"	d
SIM_SCGC6_FTM1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12693;"	d
SIM_SCGC6_FTM1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12694;"	d
SIM_SCGC6_I2S_MASK	.\bsp\cpu\headers\MK60DZ10.h	12681;"	d
SIM_SCGC6_I2S_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12682;"	d
SIM_SCGC6_PDB_MASK	.\bsp\cpu\headers\MK60DZ10.h	12687;"	d
SIM_SCGC6_PDB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12688;"	d
SIM_SCGC6_PIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12689;"	d
SIM_SCGC6_PIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12690;"	d
SIM_SCGC6_REG	.\bsp\cpu\headers\MK60DZ10.h	12475;"	d
SIM_SCGC6_RTC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12697;"	d
SIM_SCGC6_RTC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12698;"	d
SIM_SCGC6_SPI1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12679;"	d
SIM_SCGC6_SPI1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12680;"	d
SIM_SCGC6_USBDCD_MASK	.\bsp\cpu\headers\MK60DZ10.h	12685;"	d
SIM_SCGC6_USBDCD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12686;"	d
SIM_SCGC7	.\bsp\cpu\headers\MK60DZ10.h	12806;"	d
SIM_SCGC7_DMA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12702;"	d
SIM_SCGC7_DMA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12703;"	d
SIM_SCGC7_FLEXBUS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12700;"	d
SIM_SCGC7_FLEXBUS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12701;"	d
SIM_SCGC7_MPU_MASK	.\bsp\cpu\headers\MK60DZ10.h	12704;"	d
SIM_SCGC7_MPU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12705;"	d
SIM_SCGC7_REG	.\bsp\cpu\headers\MK60DZ10.h	12476;"	d
SIM_SDID	.\bsp\cpu\headers\MK60DZ10.h	12799;"	d
SIM_SDID_FAMID	.\bsp\cpu\headers\MK60DZ10.h	12599;"	d
SIM_SDID_FAMID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12597;"	d
SIM_SDID_FAMID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12598;"	d
SIM_SDID_PINID	.\bsp\cpu\headers\MK60DZ10.h	12596;"	d
SIM_SDID_PINID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12594;"	d
SIM_SDID_PINID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12595;"	d
SIM_SDID_REG	.\bsp\cpu\headers\MK60DZ10.h	12469;"	d
SIM_SDID_REVID	.\bsp\cpu\headers\MK60DZ10.h	12602;"	d
SIM_SDID_REVID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12600;"	d
SIM_SDID_REVID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12601;"	d
SIM_SOPT1	.\bsp\cpu\headers\MK60DZ10.h	12793;"	d
SIM_SOPT1_MS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12506;"	d
SIM_SOPT1_MS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12507;"	d
SIM_SOPT1_OSC32KSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12504;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12505;"	d
SIM_SOPT1_RAMSIZE	.\bsp\cpu\headers\MK60DZ10.h	12503;"	d
SIM_SOPT1_RAMSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12501;"	d
SIM_SOPT1_RAMSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12502;"	d
SIM_SOPT1_REG	.\bsp\cpu\headers\MK60DZ10.h	12463;"	d
SIM_SOPT1_USBREGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12510;"	d
SIM_SOPT1_USBREGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12511;"	d
SIM_SOPT1_USBSTBY_MASK	.\bsp\cpu\headers\MK60DZ10.h	12508;"	d
SIM_SOPT1_USBSTBY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12509;"	d
SIM_SOPT2	.\bsp\cpu\headers\MK60DZ10.h	12794;"	d
SIM_SOPT2_CMTUARTPAD_MASK	.\bsp\cpu\headers\MK60DZ10.h	12518;"	d
SIM_SOPT2_CMTUARTPAD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12519;"	d
SIM_SOPT2_FBSL	.\bsp\cpu\headers\MK60DZ10.h	12517;"	d
SIM_SOPT2_FBSL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12515;"	d
SIM_SOPT2_FBSL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12516;"	d
SIM_SOPT2_I2SSRC	.\bsp\cpu\headers\MK60DZ10.h	12531;"	d
SIM_SOPT2_I2SSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12529;"	d
SIM_SOPT2_I2SSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12530;"	d
SIM_SOPT2_MCGCLKSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12513;"	d
SIM_SOPT2_MCGCLKSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12514;"	d
SIM_SOPT2_PLLFLLSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12522;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12523;"	d
SIM_SOPT2_REG	.\bsp\cpu\headers\MK60DZ10.h	12464;"	d
SIM_SOPT2_SDHCSRC	.\bsp\cpu\headers\MK60DZ10.h	12534;"	d
SIM_SOPT2_SDHCSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12532;"	d
SIM_SOPT2_SDHCSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12533;"	d
SIM_SOPT2_TIMESRC	.\bsp\cpu\headers\MK60DZ10.h	12528;"	d
SIM_SOPT2_TIMESRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12526;"	d
SIM_SOPT2_TIMESRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12527;"	d
SIM_SOPT2_TRACECLKSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12520;"	d
SIM_SOPT2_TRACECLKSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12521;"	d
SIM_SOPT2_USBSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12524;"	d
SIM_SOPT2_USBSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12525;"	d
SIM_SOPT4	.\bsp\cpu\headers\MK60DZ10.h	12795;"	d
SIM_SOPT4_FTM0CLKSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12552;"	d
SIM_SOPT4_FTM0CLKSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12553;"	d
SIM_SOPT4_FTM0FLT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12536;"	d
SIM_SOPT4_FTM0FLT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12537;"	d
SIM_SOPT4_FTM0FLT1_MASK	.\bsp\cpu\headers\MK60DZ10.h	12538;"	d
SIM_SOPT4_FTM0FLT1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12539;"	d
SIM_SOPT4_FTM0FLT2_MASK	.\bsp\cpu\headers\MK60DZ10.h	12540;"	d
SIM_SOPT4_FTM0FLT2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12541;"	d
SIM_SOPT4_FTM1CH0SRC	.\bsp\cpu\headers\MK60DZ10.h	12548;"	d
SIM_SOPT4_FTM1CH0SRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12546;"	d
SIM_SOPT4_FTM1CH0SRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12547;"	d
SIM_SOPT4_FTM1CLKSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12554;"	d
SIM_SOPT4_FTM1CLKSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12555;"	d
SIM_SOPT4_FTM1FLT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12542;"	d
SIM_SOPT4_FTM1FLT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12543;"	d
SIM_SOPT4_FTM2CH0SRC	.\bsp\cpu\headers\MK60DZ10.h	12551;"	d
SIM_SOPT4_FTM2CH0SRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12549;"	d
SIM_SOPT4_FTM2CH0SRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12550;"	d
SIM_SOPT4_FTM2CLKSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12556;"	d
SIM_SOPT4_FTM2CLKSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12557;"	d
SIM_SOPT4_FTM2FLT0_MASK	.\bsp\cpu\headers\MK60DZ10.h	12544;"	d
SIM_SOPT4_FTM2FLT0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12545;"	d
SIM_SOPT4_REG	.\bsp\cpu\headers\MK60DZ10.h	12465;"	d
SIM_SOPT5	.\bsp\cpu\headers\MK60DZ10.h	12796;"	d
SIM_SOPT5_REG	.\bsp\cpu\headers\MK60DZ10.h	12466;"	d
SIM_SOPT5_UART0RXSRC	.\bsp\cpu\headers\MK60DZ10.h	12564;"	d
SIM_SOPT5_UART0RXSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12562;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12563;"	d
SIM_SOPT5_UART0TXSRC	.\bsp\cpu\headers\MK60DZ10.h	12561;"	d
SIM_SOPT5_UART0TXSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12559;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12560;"	d
SIM_SOPT5_UART1RXSRC	.\bsp\cpu\headers\MK60DZ10.h	12570;"	d
SIM_SOPT5_UART1RXSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12568;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12569;"	d
SIM_SOPT5_UARTTXSRC	.\bsp\cpu\headers\MK60DZ10.h	12567;"	d
SIM_SOPT5_UARTTXSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12565;"	d
SIM_SOPT5_UARTTXSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12566;"	d
SIM_SOPT6	.\bsp\cpu\headers\MK60DZ10.h	12797;"	d
SIM_SOPT6_REG	.\bsp\cpu\headers\MK60DZ10.h	12467;"	d
SIM_SOPT6_RSTFLTEN	.\bsp\cpu\headers\MK60DZ10.h	12577;"	d
SIM_SOPT6_RSTFLTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12575;"	d
SIM_SOPT6_RSTFLTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12576;"	d
SIM_SOPT6_RSTFLTSEL	.\bsp\cpu\headers\MK60DZ10.h	12574;"	d
SIM_SOPT6_RSTFLTSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12572;"	d
SIM_SOPT6_RSTFLTSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12573;"	d
SIM_SOPT7	.\bsp\cpu\headers\MK60DZ10.h	12798;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12584;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12585;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12582;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12583;"	d
SIM_SOPT7_ADC0TRGSEL	.\bsp\cpu\headers\MK60DZ10.h	12581;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12579;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12580;"	d
SIM_SOPT7_ADC1ALTTRGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	12591;"	d
SIM_SOPT7_ADC1ALTTRGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12592;"	d
SIM_SOPT7_ADC1PRETRGSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12589;"	d
SIM_SOPT7_ADC1PRETRGSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12590;"	d
SIM_SOPT7_ADC1TRGSEL	.\bsp\cpu\headers\MK60DZ10.h	12588;"	d
SIM_SOPT7_ADC1TRGSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12586;"	d
SIM_SOPT7_ADC1TRGSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12587;"	d
SIM_SOPT7_REG	.\bsp\cpu\headers\MK60DZ10.h	12468;"	d
SIM_UIDH	.\bsp\cpu\headers\MK60DZ10.h	12811;"	d
SIM_UIDH_REG	.\bsp\cpu\headers\MK60DZ10.h	12481;"	d
SIM_UIDH_UID	.\bsp\cpu\headers\MK60DZ10.h	12758;"	d
SIM_UIDH_UID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12756;"	d
SIM_UIDH_UID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12757;"	d
SIM_UIDL	.\bsp\cpu\headers\MK60DZ10.h	12814;"	d
SIM_UIDL_REG	.\bsp\cpu\headers\MK60DZ10.h	12484;"	d
SIM_UIDL_UID	.\bsp\cpu\headers\MK60DZ10.h	12770;"	d
SIM_UIDL_UID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12768;"	d
SIM_UIDL_UID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12769;"	d
SIM_UIDMH	.\bsp\cpu\headers\MK60DZ10.h	12812;"	d
SIM_UIDMH_REG	.\bsp\cpu\headers\MK60DZ10.h	12482;"	d
SIM_UIDMH_UID	.\bsp\cpu\headers\MK60DZ10.h	12762;"	d
SIM_UIDMH_UID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12760;"	d
SIM_UIDMH_UID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12761;"	d
SIM_UIDML	.\bsp\cpu\headers\MK60DZ10.h	12813;"	d
SIM_UIDML_REG	.\bsp\cpu\headers\MK60DZ10.h	12483;"	d
SIM_UIDML_UID	.\bsp\cpu\headers\MK60DZ10.h	12766;"	d
SIM_UIDML_UID_MASK	.\bsp\cpu\headers\MK60DZ10.h	12764;"	d
SIM_UIDML_UID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12765;"	d
SLAST	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t SLAST;                                  \/**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
SLAVE	.\bsp\cpu\headers\MK60DZ10.h	/^  } SLAVE[5];$/;"	m	struct:AXBS_MemMap	typeref:struct:AXBS_MemMap::__anon7
SLEEPCNT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SLEEPCNT;                               \/**< Sleep Count Register, offset: 0x10 *\/$/;"	m	struct:DWT_MemMap
SLTH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap
SLTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap
SMB	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap
SOFF	.\bsp\cpu\headers\MK60DZ10.h	/^    uint16_t SOFF;                                   \/**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::__anon19
SOFTHLD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap
SOPT1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap
SOPT2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap
SOPT4	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap
SOPT5	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap
SOPT6	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SOPT6;                                  \/**< System Options Register 6, offset: 0x1014 *\/$/;"	m	struct:SIM_MemMap
SOPT7	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap
SP	.\bsp\cpu\headers\MK60DZ10.h	/^  } SP[5];$/;"	m	struct:MPU_MemMap	typeref:struct:MPU_MemMap::__anon29
SPI0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	13110;"	d
SPI0_CTAR	.\bsp\cpu\headers\MK60DZ10.h	13186;"	d
SPI0_CTAR0	.\bsp\cpu\headers\MK60DZ10.h	13130;"	d
SPI0_CTAR0_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13131;"	d
SPI0_CTAR1	.\bsp\cpu\headers\MK60DZ10.h	13132;"	d
SPI0_CTAR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13189;"	d
SPI0_MCR	.\bsp\cpu\headers\MK60DZ10.h	13128;"	d
SPI0_POPR	.\bsp\cpu\headers\MK60DZ10.h	13137;"	d
SPI0_PUSHR	.\bsp\cpu\headers\MK60DZ10.h	13135;"	d
SPI0_PUSHR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13136;"	d
SPI0_RSER	.\bsp\cpu\headers\MK60DZ10.h	13134;"	d
SPI0_RXFR0	.\bsp\cpu\headers\MK60DZ10.h	13142;"	d
SPI0_RXFR1	.\bsp\cpu\headers\MK60DZ10.h	13143;"	d
SPI0_RXFR2	.\bsp\cpu\headers\MK60DZ10.h	13144;"	d
SPI0_RXFR3	.\bsp\cpu\headers\MK60DZ10.h	13145;"	d
SPI0_SR	.\bsp\cpu\headers\MK60DZ10.h	13133;"	d
SPI0_TCR	.\bsp\cpu\headers\MK60DZ10.h	13129;"	d
SPI0_TXFR0	.\bsp\cpu\headers\MK60DZ10.h	13138;"	d
SPI0_TXFR1	.\bsp\cpu\headers\MK60DZ10.h	13139;"	d
SPI0_TXFR2	.\bsp\cpu\headers\MK60DZ10.h	13140;"	d
SPI0_TXFR3	.\bsp\cpu\headers\MK60DZ10.h	13141;"	d
SPI1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	13112;"	d
SPI1_CTAR	.\bsp\cpu\headers\MK60DZ10.h	13187;"	d
SPI1_CTAR0	.\bsp\cpu\headers\MK60DZ10.h	13149;"	d
SPI1_CTAR0_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13150;"	d
SPI1_CTAR1	.\bsp\cpu\headers\MK60DZ10.h	13151;"	d
SPI1_CTAR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13190;"	d
SPI1_MCR	.\bsp\cpu\headers\MK60DZ10.h	13147;"	d
SPI1_POPR	.\bsp\cpu\headers\MK60DZ10.h	13156;"	d
SPI1_PUSHR	.\bsp\cpu\headers\MK60DZ10.h	13154;"	d
SPI1_PUSHR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13155;"	d
SPI1_RSER	.\bsp\cpu\headers\MK60DZ10.h	13153;"	d
SPI1_RXFR0	.\bsp\cpu\headers\MK60DZ10.h	13161;"	d
SPI1_RXFR1	.\bsp\cpu\headers\MK60DZ10.h	13162;"	d
SPI1_RXFR2	.\bsp\cpu\headers\MK60DZ10.h	13163;"	d
SPI1_RXFR3	.\bsp\cpu\headers\MK60DZ10.h	13164;"	d
SPI1_SR	.\bsp\cpu\headers\MK60DZ10.h	13152;"	d
SPI1_TCR	.\bsp\cpu\headers\MK60DZ10.h	13148;"	d
SPI1_TXFR0	.\bsp\cpu\headers\MK60DZ10.h	13157;"	d
SPI1_TXFR1	.\bsp\cpu\headers\MK60DZ10.h	13158;"	d
SPI1_TXFR2	.\bsp\cpu\headers\MK60DZ10.h	13159;"	d
SPI1_TXFR3	.\bsp\cpu\headers\MK60DZ10.h	13160;"	d
SPI2_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	13114;"	d
SPI2_CTAR	.\bsp\cpu\headers\MK60DZ10.h	13188;"	d
SPI2_CTAR0	.\bsp\cpu\headers\MK60DZ10.h	13168;"	d
SPI2_CTAR0_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13169;"	d
SPI2_CTAR1	.\bsp\cpu\headers\MK60DZ10.h	13170;"	d
SPI2_CTAR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13191;"	d
SPI2_MCR	.\bsp\cpu\headers\MK60DZ10.h	13166;"	d
SPI2_POPR	.\bsp\cpu\headers\MK60DZ10.h	13175;"	d
SPI2_PUSHR	.\bsp\cpu\headers\MK60DZ10.h	13173;"	d
SPI2_PUSHR_SLAVE	.\bsp\cpu\headers\MK60DZ10.h	13174;"	d
SPI2_RSER	.\bsp\cpu\headers\MK60DZ10.h	13172;"	d
SPI2_RXFR0	.\bsp\cpu\headers\MK60DZ10.h	13180;"	d
SPI2_RXFR1	.\bsp\cpu\headers\MK60DZ10.h	13181;"	d
SPI2_RXFR2	.\bsp\cpu\headers\MK60DZ10.h	13182;"	d
SPI2_RXFR3	.\bsp\cpu\headers\MK60DZ10.h	13183;"	d
SPI2_SR	.\bsp\cpu\headers\MK60DZ10.h	13171;"	d
SPI2_TCR	.\bsp\cpu\headers\MK60DZ10.h	13167;"	d
SPI2_TXFR0	.\bsp\cpu\headers\MK60DZ10.h	13176;"	d
SPI2_TXFR1	.\bsp\cpu\headers\MK60DZ10.h	13177;"	d
SPI2_TXFR2	.\bsp\cpu\headers\MK60DZ10.h	13178;"	d
SPI2_TXFR3	.\bsp\cpu\headers\MK60DZ10.h	13179;"	d
SPI_CTAR_ASC	.\bsp\cpu\headers\MK60DZ10.h	12955;"	d
SPI_CTAR_ASC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12953;"	d
SPI_CTAR_ASC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12954;"	d
SPI_CTAR_BR	.\bsp\cpu\headers\MK60DZ10.h	12949;"	d
SPI_CTAR_BR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12947;"	d
SPI_CTAR_BR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12948;"	d
SPI_CTAR_CPHA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12973;"	d
SPI_CTAR_CPHA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12974;"	d
SPI_CTAR_CPOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12975;"	d
SPI_CTAR_CPOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12976;"	d
SPI_CTAR_CSSCK	.\bsp\cpu\headers\MK60DZ10.h	12958;"	d
SPI_CTAR_CSSCK_MASK	.\bsp\cpu\headers\MK60DZ10.h	12956;"	d
SPI_CTAR_CSSCK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12957;"	d
SPI_CTAR_DBR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12980;"	d
SPI_CTAR_DBR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12981;"	d
SPI_CTAR_DT	.\bsp\cpu\headers\MK60DZ10.h	12952;"	d
SPI_CTAR_DT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12950;"	d
SPI_CTAR_DT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12951;"	d
SPI_CTAR_FMSZ	.\bsp\cpu\headers\MK60DZ10.h	12979;"	d
SPI_CTAR_FMSZ_MASK	.\bsp\cpu\headers\MK60DZ10.h	12977;"	d
SPI_CTAR_FMSZ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12978;"	d
SPI_CTAR_LSBFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12971;"	d
SPI_CTAR_LSBFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12972;"	d
SPI_CTAR_PASC	.\bsp\cpu\headers\MK60DZ10.h	12967;"	d
SPI_CTAR_PASC_MASK	.\bsp\cpu\headers\MK60DZ10.h	12965;"	d
SPI_CTAR_PASC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12966;"	d
SPI_CTAR_PBR	.\bsp\cpu\headers\MK60DZ10.h	12961;"	d
SPI_CTAR_PBR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12959;"	d
SPI_CTAR_PBR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12960;"	d
SPI_CTAR_PCSSCK	.\bsp\cpu\headers\MK60DZ10.h	12970;"	d
SPI_CTAR_PCSSCK_MASK	.\bsp\cpu\headers\MK60DZ10.h	12968;"	d
SPI_CTAR_PCSSCK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12969;"	d
SPI_CTAR_PDT	.\bsp\cpu\headers\MK60DZ10.h	12964;"	d
SPI_CTAR_PDT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12962;"	d
SPI_CTAR_PDT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12963;"	d
SPI_CTAR_REG	.\bsp\cpu\headers\MK60DZ10.h	12876;"	d
SPI_CTAR_SLAVE_CPHA_MASK	.\bsp\cpu\headers\MK60DZ10.h	12983;"	d
SPI_CTAR_SLAVE_CPHA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12984;"	d
SPI_CTAR_SLAVE_CPOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	12985;"	d
SPI_CTAR_SLAVE_CPOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12986;"	d
SPI_CTAR_SLAVE_FMSZ	.\bsp\cpu\headers\MK60DZ10.h	12989;"	d
SPI_CTAR_SLAVE_FMSZ_MASK	.\bsp\cpu\headers\MK60DZ10.h	12987;"	d
SPI_CTAR_SLAVE_FMSZ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12988;"	d
SPI_CTAR_SLAVE_REG	.\bsp\cpu\headers\MK60DZ10.h	12877;"	d
SPI_MCR_CLR_RXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12912;"	d
SPI_MCR_CLR_RXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12913;"	d
SPI_MCR_CLR_TXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12914;"	d
SPI_MCR_CLR_TXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12915;"	d
SPI_MCR_CONT_SCKE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12938;"	d
SPI_MCR_CONT_SCKE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12939;"	d
SPI_MCR_DCONF	.\bsp\cpu\headers\MK60DZ10.h	12937;"	d
SPI_MCR_DCONF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12935;"	d
SPI_MCR_DCONF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12936;"	d
SPI_MCR_DIS_RXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12916;"	d
SPI_MCR_DIS_RXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12917;"	d
SPI_MCR_DIS_TXF_MASK	.\bsp\cpu\headers\MK60DZ10.h	12918;"	d
SPI_MCR_DIS_TXF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12919;"	d
SPI_MCR_DOZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12922;"	d
SPI_MCR_DOZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12923;"	d
SPI_MCR_FRZ_MASK	.\bsp\cpu\headers\MK60DZ10.h	12933;"	d
SPI_MCR_FRZ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12934;"	d
SPI_MCR_HALT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12907;"	d
SPI_MCR_HALT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12908;"	d
SPI_MCR_MDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12920;"	d
SPI_MCR_MDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12921;"	d
SPI_MCR_MSTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12940;"	d
SPI_MCR_MSTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12941;"	d
SPI_MCR_MTFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12931;"	d
SPI_MCR_MTFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12932;"	d
SPI_MCR_PCSIS	.\bsp\cpu\headers\MK60DZ10.h	12926;"	d
SPI_MCR_PCSIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	12924;"	d
SPI_MCR_PCSIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12925;"	d
SPI_MCR_PCSSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12929;"	d
SPI_MCR_PCSSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12930;"	d
SPI_MCR_REG	.\bsp\cpu\headers\MK60DZ10.h	12874;"	d
SPI_MCR_ROOE_MASK	.\bsp\cpu\headers\MK60DZ10.h	12927;"	d
SPI_MCR_ROOE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12928;"	d
SPI_MCR_SMPL_PT	.\bsp\cpu\headers\MK60DZ10.h	12911;"	d
SPI_MCR_SMPL_PT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12909;"	d
SPI_MCR_SMPL_PT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12910;"	d
SPI_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct SPI_MemMap {$/;"	s
SPI_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_POPR_REG	.\bsp\cpu\headers\MK60DZ10.h	12882;"	d
SPI_POPR_RXDATA	.\bsp\cpu\headers\MK60DZ10.h	13057;"	d
SPI_POPR_RXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13055;"	d
SPI_POPR_RXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13056;"	d
SPI_PUSHR_CONT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13048;"	d
SPI_PUSHR_CONT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13049;"	d
SPI_PUSHR_CTAS	.\bsp\cpu\headers\MK60DZ10.h	13047;"	d
SPI_PUSHR_CTAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13045;"	d
SPI_PUSHR_CTAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13046;"	d
SPI_PUSHR_CTCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13041;"	d
SPI_PUSHR_CTCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13042;"	d
SPI_PUSHR_EOQ_MASK	.\bsp\cpu\headers\MK60DZ10.h	13043;"	d
SPI_PUSHR_EOQ_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13044;"	d
SPI_PUSHR_PCS	.\bsp\cpu\headers\MK60DZ10.h	13040;"	d
SPI_PUSHR_PCS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13038;"	d
SPI_PUSHR_PCS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13039;"	d
SPI_PUSHR_REG	.\bsp\cpu\headers\MK60DZ10.h	12880;"	d
SPI_PUSHR_SLAVE_REG	.\bsp\cpu\headers\MK60DZ10.h	12881;"	d
SPI_PUSHR_SLAVE_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13053;"	d
SPI_PUSHR_SLAVE_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13051;"	d
SPI_PUSHR_SLAVE_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13052;"	d
SPI_PUSHR_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13037;"	d
SPI_PUSHR_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13035;"	d
SPI_PUSHR_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13036;"	d
SPI_RSER_EOQF_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13030;"	d
SPI_RSER_EOQF_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13031;"	d
SPI_RSER_REG	.\bsp\cpu\headers\MK60DZ10.h	12879;"	d
SPI_RSER_RFDF_DIRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13018;"	d
SPI_RSER_RFDF_DIRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13019;"	d
SPI_RSER_RFDF_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13020;"	d
SPI_RSER_RFDF_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13021;"	d
SPI_RSER_RFOF_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13022;"	d
SPI_RSER_RFOF_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13023;"	d
SPI_RSER_TCF_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13032;"	d
SPI_RSER_TCF_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13033;"	d
SPI_RSER_TFFF_DIRS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13024;"	d
SPI_RSER_TFFF_DIRS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13025;"	d
SPI_RSER_TFFF_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13026;"	d
SPI_RSER_TFFF_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13027;"	d
SPI_RSER_TFUF_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13028;"	d
SPI_RSER_TFUF_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13029;"	d
SPI_RXFR0_REG	.\bsp\cpu\headers\MK60DZ10.h	12887;"	d
SPI_RXFR0_RXDATA	.\bsp\cpu\headers\MK60DZ10.h	13089;"	d
SPI_RXFR0_RXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13087;"	d
SPI_RXFR0_RXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13088;"	d
SPI_RXFR1_REG	.\bsp\cpu\headers\MK60DZ10.h	12888;"	d
SPI_RXFR1_RXDATA	.\bsp\cpu\headers\MK60DZ10.h	13093;"	d
SPI_RXFR1_RXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13091;"	d
SPI_RXFR1_RXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13092;"	d
SPI_RXFR2_REG	.\bsp\cpu\headers\MK60DZ10.h	12889;"	d
SPI_RXFR2_RXDATA	.\bsp\cpu\headers\MK60DZ10.h	13097;"	d
SPI_RXFR2_RXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13095;"	d
SPI_RXFR2_RXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13096;"	d
SPI_RXFR3_REG	.\bsp\cpu\headers\MK60DZ10.h	12890;"	d
SPI_RXFR3_RXDATA	.\bsp\cpu\headers\MK60DZ10.h	13101;"	d
SPI_RXFR3_RXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13099;"	d
SPI_RXFR3_RXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13100;"	d
SPI_SR_EOQF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13011;"	d
SPI_SR_EOQF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13012;"	d
SPI_SR_POPNXTPTR	.\bsp\cpu\headers\MK60DZ10.h	12993;"	d
SPI_SR_POPNXTPTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12991;"	d
SPI_SR_POPNXTPTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12992;"	d
SPI_SR_REG	.\bsp\cpu\headers\MK60DZ10.h	12878;"	d
SPI_SR_RFDF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13003;"	d
SPI_SR_RFDF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13004;"	d
SPI_SR_RFOF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13005;"	d
SPI_SR_RFOF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13006;"	d
SPI_SR_RXCTR	.\bsp\cpu\headers\MK60DZ10.h	12996;"	d
SPI_SR_RXCTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12994;"	d
SPI_SR_RXCTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12995;"	d
SPI_SR_TCF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13015;"	d
SPI_SR_TCF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13016;"	d
SPI_SR_TFFF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13007;"	d
SPI_SR_TFFF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13008;"	d
SPI_SR_TFUF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13009;"	d
SPI_SR_TFUF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13010;"	d
SPI_SR_TXCTR	.\bsp\cpu\headers\MK60DZ10.h	13002;"	d
SPI_SR_TXCTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13000;"	d
SPI_SR_TXCTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13001;"	d
SPI_SR_TXNXTPTR	.\bsp\cpu\headers\MK60DZ10.h	12999;"	d
SPI_SR_TXNXTPTR_MASK	.\bsp\cpu\headers\MK60DZ10.h	12997;"	d
SPI_SR_TXNXTPTR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12998;"	d
SPI_SR_TXRXS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13013;"	d
SPI_SR_TXRXS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13014;"	d
SPI_TCR_REG	.\bsp\cpu\headers\MK60DZ10.h	12875;"	d
SPI_TCR_SPI_TCNT	.\bsp\cpu\headers\MK60DZ10.h	12945;"	d
SPI_TCR_SPI_TCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	12943;"	d
SPI_TCR_SPI_TCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	12944;"	d
SPI_TXFR0_REG	.\bsp\cpu\headers\MK60DZ10.h	12883;"	d
SPI_TXFR0_TXCMD_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13064;"	d
SPI_TXFR0_TXCMD_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13062;"	d
SPI_TXFR0_TXCMD_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13063;"	d
SPI_TXFR0_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13061;"	d
SPI_TXFR0_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13059;"	d
SPI_TXFR0_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13060;"	d
SPI_TXFR1_REG	.\bsp\cpu\headers\MK60DZ10.h	12884;"	d
SPI_TXFR1_TXCMD_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13071;"	d
SPI_TXFR1_TXCMD_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13069;"	d
SPI_TXFR1_TXCMD_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13070;"	d
SPI_TXFR1_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13068;"	d
SPI_TXFR1_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13066;"	d
SPI_TXFR1_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13067;"	d
SPI_TXFR2_REG	.\bsp\cpu\headers\MK60DZ10.h	12885;"	d
SPI_TXFR2_TXCMD_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13078;"	d
SPI_TXFR2_TXCMD_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13076;"	d
SPI_TXFR2_TXCMD_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13077;"	d
SPI_TXFR2_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13075;"	d
SPI_TXFR2_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13073;"	d
SPI_TXFR2_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13074;"	d
SPI_TXFR3_REG	.\bsp\cpu\headers\MK60DZ10.h	12886;"	d
SPI_TXFR3_TXCMD_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13085;"	d
SPI_TXFR3_TXCMD_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13083;"	d
SPI_TXFR3_TXCMD_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13084;"	d
SPI_TXFR3_TXDATA	.\bsp\cpu\headers\MK60DZ10.h	13082;"	d
SPI_TXFR3_TXDATA_MASK	.\bsp\cpu\headers\MK60DZ10.h	13080;"	d
SPI_TXFR3_TXDATA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13081;"	d
SPPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SPPR;                                   \/**< Selected Pin Protocol Register, offset: 0xF0 *\/$/;"	m	struct:TPIU_MemMap
SR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SR;                                     \/**< DSPI Status Register, offset: 0x2C *\/$/;"	m	struct:SPI_MemMap
SR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SR;                                     \/**< ETM Status Register, offset: 0x10 *\/$/;"	m	struct:ETM_MemMap
SR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SR;                                     \/**< RNGB Status Register, offset: 0xC *\/$/;"	m	struct:RNG_MemMap
SR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap
SR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap
SRAMAP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SRAMAP;                                 \/**< SRAM arbitration and protection, offset: 0xC *\/$/;"	m	struct:MCM_MemMap
SRSH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SRSH;                                    \/**< System Reset Status Register High, offset: 0x0 *\/$/;"	m	struct:MC_MemMap
SRSL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SRSL;                                    \/**< System Reset Status Register Low, offset: 0x1 *\/$/;"	m	struct:MC_MemMap
SSPSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SSPSR;                                  \/**< Supported Parallel Port Size Register, offset: 0x0 *\/$/;"	m	struct:TPIU_MemMap
SSRT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t SSRT;                                    \/**< Set START Bit Register, offset: 0x1D *\/$/;"	m	struct:DMA_MemMap
STAT	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t STAT;                                    \/**< Status Register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap
STATUS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:FTM_MemMap
STATUS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STATUS;                                 \/**< Status Register, offset: 0x8 *\/$/;"	m	struct:USBDCD_MemMap
STATUS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STATUS;                                 \/**< Status Register, offset: 0xC *\/$/;"	m	struct:TSI_MemMap
STATUS1A	.\bsp\drivers\adc16\adc16.h	/^  uint8_t  STATUS1A; $/;"	m	struct:adc_cfg
STATUS1B	.\bsp\drivers\adc16\adc16.h	/^  uint8_t  STATUS1B;$/;"	m	struct:adc_cfg
STATUS2	.\bsp\drivers\adc16\adc16.h	/^  uint8_t  STATUS2;$/;"	m	struct:adc_cfg
STATUS3	.\bsp\drivers\adc16\adc16.h	/^  uint8_t  STATUS3; $/;"	m	struct:adc_cfg
STCTRLH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t STCTRLH;                                \/**< Watchdog Status and Control Register High, offset: 0x0 *\/$/;"	m	struct:WDOG_MemMap
STCTRLL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t STCTRLL;                                \/**< Watchdog Status and Control Register Low, offset: 0x2 *\/$/;"	m	struct:WDOG_MemMap
STIM_READ	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t STIM_READ[32];                          \/**< Stimulus Port Register 0 (for reading)..Stimulus Port Register 31 (for reading), array offset: 0x0, array step: 0x4 *\/$/;"	m	union:ITM_MemMap::__anon28
STIM_WRITE	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t STIM_WRITE[32];                         \/**< Stimulus Port Register 0 (for writing)..Stimulus Port Register 31 (for writing), array offset: 0x0, array step: 0x4 *\/$/;"	m	union:ITM_MemMap::__anon28
STIR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STIR[1];                                \/**< Software Trigger Interrupt Register, array offset: 0xE00, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
STR_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STR_CA[9];                              \/**< General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
STR_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STR_CAA;                                \/**< Accumulator register - Store Register command, offset: 0x884 *\/$/;"	m	struct:CAU_MemMap
STR_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STR_CASR;                               \/**< Status register  - Store Register command, offset: 0x880 *\/$/;"	m	struct:CAU_MemMap
STR_CR_LF	.\uC-LIB\lib_str.h	220;"	d
STR_CR_LF_LEN	.\uC-LIB\lib_str.h	225;"	d
STR_LF_CR	.\uC-LIB\lib_str.h	221;"	d
STR_LF_CR_LEN	.\uC-LIB\lib_str.h	226;"	d
STR_NEW_LINE	.\uC-LIB\lib_str.h	222;"	d
STR_NEW_LINE_LEN	.\uC-LIB\lib_str.h	227;"	d
STR_PARENT_PATH	.\uC-LIB\lib_str.h	223;"	d
STR_PARENT_PATH_LEN	.\uC-LIB\lib_str.h	228;"	d
STS	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t STS;                                    \/**< Status Register, offset: 0xC *\/$/;"	m	struct:ETB_MemMap
SWOCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SWOCTRL;                                \/**< FTM Software Output Control, offset: 0x94 *\/$/;"	m	struct:FTM_MemMap
SYNC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SYNC;                                   \/**< Synchronization, offset: 0x58 *\/$/;"	m	struct:FTM_MemMap
SYNCFR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SYNCFR;                                 \/**< Synchronization Frequency Register, offset: 0x1E0 *\/$/;"	m	struct:ETM_MemMap
SYNCONF	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SYNCONF;                                \/**< Synchronization Configuration, offset: 0x8C *\/$/;"	m	struct:FTM_MemMap
SYNTAX	.\bsp\common\uif.c	/^static const char SYNTAX[] = $/;"	v	file:
SYSCTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t SYSCTL;                                 \/**< System Control Register, offset: 0x2C *\/$/;"	m	struct:SDHC_MemMap
SYST_CALIB	.\bsp\cpu\headers\MK60DZ10.h	13300;"	d
SYST_CSR	.\bsp\cpu\headers\MK60DZ10.h	13297;"	d
SYST_CVR	.\bsp\cpu\headers\MK60DZ10.h	13299;"	d
SYST_RVR	.\bsp\cpu\headers\MK60DZ10.h	13298;"	d
SchedLockTimeMax	.\uCOS-III\Source\os.h	/^    CPU_TS               SchedLockTimeMax;                  \/* Maximum scheduler lock time                            *\/$/;"	m	struct:os_tcb
SegAddr	.\uC-LIB\lib_mem.h	/^    void               *SegAddr;                                \/* Ptr      to mem seg's base\/start addr.               *\/$/;"	m	struct:mem_pool
SegAddrNextAvail	.\uC-LIB\lib_mem.h	/^    void               *SegAddrNextAvail;                       \/* Ptr      to mem seg's next avail addr.               *\/$/;"	m	struct:mem_pool
SegHeadPtr	.\uC-LIB\lib_mem.h	/^    MEM_POOL           *SegHeadPtr;                             \/* Ptr to head mem seg.                                 *\/$/;"	m	struct:mem_pool
SegNextPtr	.\uC-LIB\lib_mem.h	/^    MEM_POOL           *SegNextPtr;                             \/* Ptr to NEXT mem seg.                                 *\/$/;"	m	struct:mem_pool
SegPrevPtr	.\uC-LIB\lib_mem.h	/^    MEM_POOL           *SegPrevPtr;                             \/* Ptr to PREV mem seg.                                 *\/$/;"	m	struct:mem_pool
SegSizeRem	.\uC-LIB\lib_mem.h	/^    CPU_SIZE_T          SegSizeRem;                             \/* Rem size of mem seg (in octets).                     *\/$/;"	m	struct:mem_pool
SegSizeTot	.\uC-LIB\lib_mem.h	/^    CPU_SIZE_T          SegSizeTot;                             \/* Tot size of mem seg (in octets).                     *\/$/;"	m	struct:mem_pool
SemCtr	.\uCOS-III\Source\os.h	/^    OS_SEM_CTR           SemCtr;                            \/* Task specific semaphore counter                        *\/$/;"	m	struct:os_tcb
SemPendTime	.\uCOS-III\Source\os.h	/^    CPU_TS               SemPendTime;                       \/* Time it took for signal to be received                 *\/$/;"	m	struct:os_tcb
SemPendTimeMax	.\uCOS-III\Source\os.h	/^    CPU_TS               SemPendTimeMax;                    \/* Max amount of time it took for signal to be received   *\/$/;"	m	struct:os_tcb
Ser_Init	.\bsp\bsp_ser.h	115;"	d
Ser_Printf	.\bsp\bsp_ser.h	120;"	d
Ser_RdByte	.\bsp\bsp_ser.h	118;"	d
Ser_RdStr	.\bsp\bsp_ser.h	119;"	d
Ser_WrByte	.\bsp\bsp_ser.h	116;"	d
Ser_WrStr	.\bsp\bsp_ser.h	117;"	d
State	.\uCOS-III\Source\os.h	/^    OS_STATE             State;$/;"	m	struct:os_tmr
StkBasePtr	.\uCOS-III\Source\os.h	/^    CPU_STK             *StkBasePtr;                        \/* Pointer to base address of stack                       *\/$/;"	m	struct:os_tcb
StkFree	.\uCOS-III\Source\os.h	/^    CPU_STK_SIZE         StkFree;                           \/* Number of stack elements free on   the stack           *\/$/;"	m	struct:os_tcb
StkLimitPtr	.\uCOS-III\Source\os.h	/^    CPU_STK             *StkLimitPtr;                       \/* Pointer used to set stack 'watermark' limit            *\/$/;"	m	struct:os_tcb
StkPtr	.\uCOS-III\Source\os.h	/^    CPU_STK             *StkPtr;                            \/* Pointer to current top of stack                        *\/$/;"	m	struct:os_tcb
StkSize	.\uCOS-III\Source\os.h	/^    CPU_STK_SIZE         StkSize;                           \/* Size of task stack (in number of stack elements)       *\/$/;"	m	struct:os_tcb
StkUsed	.\uCOS-III\Source\os.h	/^    CPU_STK_SIZE         StkUsed;                           \/* Number of stack elements used from the stack           *\/$/;"	m	struct:os_tcb
Str_Cat	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Cat (       CPU_CHAR  *pstr_dest,$/;"	f
Str_Cat_N	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Cat_N (       CPU_CHAR    *pstr_dest,$/;"	f
Str_Char	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Char (const  CPU_CHAR  *pstr,$/;"	f
Str_Char_Last	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Char_Last (const  CPU_CHAR  *pstr,$/;"	f
Str_Char_Last_N	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Char_Last_N (const  CPU_CHAR    *pstr,$/;"	f
Str_Char_N	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Char_N (const  CPU_CHAR    *pstr,$/;"	f
Str_Char_Replace	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Char_Replace (CPU_CHAR  *pstr,$/;"	f
Str_Char_Replace_N	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Char_Replace_N (CPU_CHAR    *pstr,$/;"	f
Str_Cmp	.\uC-LIB\lib_str.c	/^CPU_INT16S  Str_Cmp (const  CPU_CHAR  *p1_str,$/;"	f
Str_CmpIgnoreCase	.\uC-LIB\lib_str.c	/^CPU_INT16S  Str_CmpIgnoreCase (const  CPU_CHAR  *p1_str,$/;"	f
Str_CmpIgnoreCase_N	.\uC-LIB\lib_str.c	/^CPU_INT16S  Str_CmpIgnoreCase_N (const  CPU_CHAR    *p1_str,$/;"	f
Str_Cmp_N	.\uC-LIB\lib_str.c	/^CPU_INT16S  Str_Cmp_N (const  CPU_CHAR    *p1_str,$/;"	f
Str_Copy	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Copy (       CPU_CHAR  *pstr_dest,$/;"	f
Str_Copy_N	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Copy_N (       CPU_CHAR    *pstr_dest,$/;"	f
Str_FmtNbr_32	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_FmtNbr_32 (CPU_FP32      nbr,$/;"	f
Str_FmtNbr_Int32	.\uC-LIB\lib_str.c	/^static  CPU_CHAR  *Str_FmtNbr_Int32 (CPU_INT32U    nbr,$/;"	f	file:
Str_FmtNbr_Int32S	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_FmtNbr_Int32S (CPU_INT32S    nbr,$/;"	f
Str_FmtNbr_Int32U	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_FmtNbr_Int32U (CPU_INT32U    nbr,$/;"	f
Str_FmtPrint	.\uC-LIB\lib_str.h	266;"	d
Str_FmtScan	.\uC-LIB\lib_str.h	267;"	d
Str_Len	.\uC-LIB\lib_str.c	/^CPU_SIZE_T  Str_Len (const  CPU_CHAR  *pstr)$/;"	f
Str_Len_N	.\uC-LIB\lib_str.c	/^CPU_SIZE_T  Str_Len_N (const  CPU_CHAR    *pstr,$/;"	f
Str_MultOvfThTbl_Int32U	.\uC-LIB\lib_str.c	/^static  const  CPU_INT32U  Str_MultOvfThTbl_Int32U[] = {$/;"	v	file:
Str_ParseNbr_Int32	.\uC-LIB\lib_str.c	/^static  CPU_INT32U  Str_ParseNbr_Int32 (const  CPU_CHAR      *pstr,$/;"	f	file:
Str_ParseNbr_Int32S	.\uC-LIB\lib_str.c	/^CPU_INT32S  Str_ParseNbr_Int32S (const  CPU_CHAR     *pstr,$/;"	f
Str_ParseNbr_Int32U	.\uC-LIB\lib_str.c	/^CPU_INT32U  Str_ParseNbr_Int32U (const  CPU_CHAR     *pstr,$/;"	f
Str_Str	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Str (const  CPU_CHAR  *pstr,$/;"	f
Str_Str_N	.\uC-LIB\lib_str.c	/^CPU_CHAR  *Str_Str_N (const  CPU_CHAR    *pstr,$/;"	f
SuspendCtr	.\uCOS-III\Source\os.h	/^    OS_NESTING_CTR       SuspendCtr;                        \/* Nesting counter for OSTaskSuspend()                    *\/$/;"	m	struct:os_tcb
SysTick_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	13283;"	d
SysTick_CALIB_NOREF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13273;"	d
SysTick_CALIB_NOREF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13274;"	d
SysTick_CALIB_REG	.\bsp\cpu\headers\MK60DZ10.h	13234;"	d
SysTick_CALIB_SKEW_MASK	.\bsp\cpu\headers\MK60DZ10.h	13271;"	d
SysTick_CALIB_SKEW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13272;"	d
SysTick_CALIB_TENMS	.\bsp\cpu\headers\MK60DZ10.h	13270;"	d
SysTick_CALIB_TENMS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13268;"	d
SysTick_CALIB_TENMS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13269;"	d
SysTick_CSR_CLKSOURCE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13255;"	d
SysTick_CSR_CLKSOURCE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13256;"	d
SysTick_CSR_COUNTFLAG_MASK	.\bsp\cpu\headers\MK60DZ10.h	13257;"	d
SysTick_CSR_COUNTFLAG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13258;"	d
SysTick_CSR_ENABLE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13251;"	d
SysTick_CSR_ENABLE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13252;"	d
SysTick_CSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13231;"	d
SysTick_CSR_TICKINT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13253;"	d
SysTick_CSR_TICKINT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13254;"	d
SysTick_CVR_CURRENT	.\bsp\cpu\headers\MK60DZ10.h	13266;"	d
SysTick_CVR_CURRENT_MASK	.\bsp\cpu\headers\MK60DZ10.h	13264;"	d
SysTick_CVR_CURRENT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13265;"	d
SysTick_CVR_REG	.\bsp\cpu\headers\MK60DZ10.h	13233;"	d
SysTick_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct SysTick_MemMap {$/;"	s
SysTick_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_RVR_REG	.\bsp\cpu\headers\MK60DZ10.h	13232;"	d
SysTick_RVR_RELOAD	.\bsp\cpu\headers\MK60DZ10.h	13262;"	d
SysTick_RVR_RELOAD_MASK	.\bsp\cpu\headers\MK60DZ10.h	13260;"	d
SysTick_RVR_RELOAD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13261;"	d
SystemControl_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	13596;"	d
TACC	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TACC;                                   \/**< Transmit Accelerator Function Configuration, offset: 0x1C0 *\/$/;"	m	struct:ENET_MemMap
TAEM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TAEM;                                   \/**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 *\/$/;"	m	struct:ENET_MemMap
TAFL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TAFL;                                   \/**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 *\/$/;"	m	struct:ENET_MemMap
TAGVD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TAGVD[4][8];                            \/**< Cache Directory Storage, array offset: 0x100, array step: index*0x20, index2*0x4 *\/$/;"	m	struct:FMC_MemMap
TAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap
TCBPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *TCBPtr;$/;"	m	struct:os_pend_data
TCCR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t TCCR;                                   \/**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 *\/$/;"	m	struct:ENET_MemMap::__anon24
TCCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TCCR;                                   \/**< I2S Transmit Clock Control Registers, offset: 0x24 *\/$/;"	m	struct:I2S_MemMap
TCD	.\bsp\cpu\headers\MK60DZ10.h	/^  } TCD[16];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon19
TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t TCFIFO;                                  \/**< UART FIFO Transmit Count, offset: 0x14 *\/$/;"	m	struct:UART_MemMap
TCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TCR;                                    \/**< DSPI Transfer Count Register, offset: 0x8 *\/$/;"	m	struct:SPI_MemMap
TCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TCR;                                    \/**< I2S Transmit Configuration Register, offset: 0x1C *\/$/;"	m	struct:I2S_MemMap
TCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap
TCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TCR;                                    \/**< Trace Control Register, offset: 0xE80 *\/$/;"	m	struct:ITM_MemMap
TCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TCR;                                    \/**< Transmit Control Register, offset: 0xC4 *\/$/;"	m	struct:ENET_MemMap
TCSR	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t TCSR;                                   \/**< Timer Control Status Register, array offset: 0x608, array step: 0x8 *\/$/;"	m	struct:ENET_MemMap::__anon24
TCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon32
TDAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TDAR;                                   \/**< Transmit Descriptor Active Register, offset: 0x14 *\/$/;"	m	struct:ENET_MemMap
TDSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TDSR;                                   \/**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 *\/$/;"	m	struct:ENET_MemMap
TECR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TECR1;                                  \/**< Trace Enable Control 1 Register, offset: 0x24 *\/$/;"	m	struct:ETM_MemMap
TER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TER;                                    \/**< Trace Enable Register, offset: 0xE00 *\/$/;"	m	struct:ITM_MemMap
TERMINAL_BAUD	.\bsp\platforms\k60_tower.h	46;"	d
TERMINAL_BAUD	.\bsp\platforms\k60_tower.h	50;"	d
TERM_PORT	.\bsp\platforms\k60_tower.h	45;"	d
TERM_PORT	.\bsp\platforms\k60_tower.h	49;"	d
TESSEICR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TESSEICR;                               \/**< TraceEnable Start\/Stop EmbeddedICE Control Register, offset: 0x1F0 *\/$/;"	m	struct:ETM_MemMap
TFLG	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon32
TFWR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TFWR;                                   \/**< Transmit FIFO Watermark Register, offset: 0x144 *\/$/;"	m	struct:ENET_MemMap
TGSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TGSR;                                   \/**< Timer Global Status Register, offset: 0x604 *\/$/;"	m	struct:ENET_MemMap
THRESHLD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t THRESHLD[16];                           \/**< Channel n threshold register, array offset: 0x120, array step: 0x4 *\/$/;"	m	struct:TSI_MemMap
TIMER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TIMER;                                  \/**< Free Running Timer, offset: 0x8 *\/$/;"	m	struct:CAN_MemMap
TIMER0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TIMER0;                                 \/**< TIMER0 Register, offset: 0x10 *\/$/;"	m	struct:USBDCD_MemMap
TIMER1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TIMER1;                                 \/**< , offset: 0x14 *\/$/;"	m	struct:USBDCD_MemMap
TIMER2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TIMER2;                                 \/**< , offset: 0x18 *\/$/;"	m	struct:USBDCD_MemMap
TIPG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TIPG;                                   \/**< Transmit Inter-Packet Gap, offset: 0x1AC *\/$/;"	m	struct:ENET_MemMap
TL7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t TL7816;                                  \/**< UART 7816 Transmit Length Register, offset: 0x1F *\/$/;"	m	struct:UART_MemMap
TLS_Tbl	.\uCOS-III\Source\os.h	/^    OS_TLS               TLS_Tbl[OS_CFG_TLS_TBL_SIZE];$/;"	m	struct:os_tcb
TMROUTH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t TMROUTH;                                \/**< Watchdog Timer Output Register High, offset: 0x10 *\/$/;"	m	struct:WDOG_MemMap
TMROUTL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t TMROUTL;                                \/**< Watchdog Timer Output Register Low, offset: 0x12 *\/$/;"	m	struct:WDOG_MemMap
TMSK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TMSK;                                   \/**< I2S Transmit Time Slot Mask Register, offset: 0x48 *\/$/;"	m	struct:I2S_MemMap
TOKEN	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t TOKEN;                                   \/**< Token Register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap
TOVALH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t TOVALH;                                 \/**< Watchdog Time-out Value Register High, offset: 0x4 *\/$/;"	m	struct:WDOG_MemMap
TOVALL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t TOVALL;                                 \/**< Watchdog Time-out Value Register Low, offset: 0x6 *\/$/;"	m	struct:WDOG_MemMap
TPIU_ACPR	.\bsp\cpu\headers\MK60DZ10.h	13765;"	d
TPIU_ACPR_REG	.\bsp\cpu\headers\MK60DZ10.h	13700;"	d
TPIU_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	13749;"	d
TPIU_CID0	.\bsp\cpu\headers\MK60DZ10.h	13787;"	d
TPIU_CID0_REG	.\bsp\cpu\headers\MK60DZ10.h	13722;"	d
TPIU_CID1	.\bsp\cpu\headers\MK60DZ10.h	13788;"	d
TPIU_CID1_REG	.\bsp\cpu\headers\MK60DZ10.h	13723;"	d
TPIU_CID2	.\bsp\cpu\headers\MK60DZ10.h	13789;"	d
TPIU_CID2_REG	.\bsp\cpu\headers\MK60DZ10.h	13724;"	d
TPIU_CID3	.\bsp\cpu\headers\MK60DZ10.h	13790;"	d
TPIU_CID4_REG	.\bsp\cpu\headers\MK60DZ10.h	13725;"	d
TPIU_CLAIMCLR	.\bsp\cpu\headers\MK60DZ10.h	13777;"	d
TPIU_CLAIMCLR_REG	.\bsp\cpu\headers\MK60DZ10.h	13712;"	d
TPIU_CLAIMSET	.\bsp\cpu\headers\MK60DZ10.h	13776;"	d
TPIU_CLAIMSET_REG	.\bsp\cpu\headers\MK60DZ10.h	13711;"	d
TPIU_CSPSR	.\bsp\cpu\headers\MK60DZ10.h	13764;"	d
TPIU_CSPSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13699;"	d
TPIU_DEVID	.\bsp\cpu\headers\MK60DZ10.h	13778;"	d
TPIU_DEVID_REG	.\bsp\cpu\headers\MK60DZ10.h	13713;"	d
TPIU_FFCR	.\bsp\cpu\headers\MK60DZ10.h	13768;"	d
TPIU_FFCR_REG	.\bsp\cpu\headers\MK60DZ10.h	13703;"	d
TPIU_FFSR	.\bsp\cpu\headers\MK60DZ10.h	13767;"	d
TPIU_FFSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13702;"	d
TPIU_FIFODATA0	.\bsp\cpu\headers\MK60DZ10.h	13771;"	d
TPIU_FIFODATA0_REG	.\bsp\cpu\headers\MK60DZ10.h	13706;"	d
TPIU_FIFODATA1	.\bsp\cpu\headers\MK60DZ10.h	13773;"	d
TPIU_FIFODATA1_REG	.\bsp\cpu\headers\MK60DZ10.h	13709;"	d
TPIU_FSCR	.\bsp\cpu\headers\MK60DZ10.h	13769;"	d
TPIU_FSCR_REG	.\bsp\cpu\headers\MK60DZ10.h	13704;"	d
TPIU_ITATBCTR0	.\bsp\cpu\headers\MK60DZ10.h	13774;"	d
TPIU_ITATBCTR0_REG	.\bsp\cpu\headers\MK60DZ10.h	13708;"	d
TPIU_ITATBCTR2	.\bsp\cpu\headers\MK60DZ10.h	13772;"	d
TPIU_ITATBCTR2_REG	.\bsp\cpu\headers\MK60DZ10.h	13707;"	d
TPIU_ITCTRL	.\bsp\cpu\headers\MK60DZ10.h	13775;"	d
TPIU_ITCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	13710;"	d
TPIU_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct TPIU_MemMap {$/;"	s
TPIU_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *TPIU_MemMapPtr;$/;"	t
TPIU_PID0	.\bsp\cpu\headers\MK60DZ10.h	13783;"	d
TPIU_PID0_REG	.\bsp\cpu\headers\MK60DZ10.h	13718;"	d
TPIU_PID1	.\bsp\cpu\headers\MK60DZ10.h	13784;"	d
TPIU_PID1_REG	.\bsp\cpu\headers\MK60DZ10.h	13719;"	d
TPIU_PID2	.\bsp\cpu\headers\MK60DZ10.h	13785;"	d
TPIU_PID2_REG	.\bsp\cpu\headers\MK60DZ10.h	13720;"	d
TPIU_PID3	.\bsp\cpu\headers\MK60DZ10.h	13786;"	d
TPIU_PID3_REG	.\bsp\cpu\headers\MK60DZ10.h	13721;"	d
TPIU_PID4	.\bsp\cpu\headers\MK60DZ10.h	13779;"	d
TPIU_PID4_REG	.\bsp\cpu\headers\MK60DZ10.h	13714;"	d
TPIU_PID5	.\bsp\cpu\headers\MK60DZ10.h	13780;"	d
TPIU_PID5_REG	.\bsp\cpu\headers\MK60DZ10.h	13715;"	d
TPIU_PID6	.\bsp\cpu\headers\MK60DZ10.h	13781;"	d
TPIU_PID6_REG	.\bsp\cpu\headers\MK60DZ10.h	13716;"	d
TPIU_PID7	.\bsp\cpu\headers\MK60DZ10.h	13782;"	d
TPIU_PID7_REG	.\bsp\cpu\headers\MK60DZ10.h	13717;"	d
TPIU_SPPR	.\bsp\cpu\headers\MK60DZ10.h	13766;"	d
TPIU_SPPR_REG	.\bsp\cpu\headers\MK60DZ10.h	13701;"	d
TPIU_SSPSR	.\bsp\cpu\headers\MK60DZ10.h	13763;"	d
TPIU_SSPSR_REG	.\bsp\cpu\headers\MK60DZ10.h	13698;"	d
TPIU_TRIGGER	.\bsp\cpu\headers\MK60DZ10.h	13770;"	d
TPIU_TRIGGER_REG	.\bsp\cpu\headers\MK60DZ10.h	13705;"	d
TPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap
TPR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TPR;                                    \/**< Trace Privilege Register, offset: 0xE40 *\/$/;"	m	struct:ITM_MemMap
TRACEIDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TRACEIDR;                               \/**< CoreSight Trace ID Register, offset: 0x200 *\/$/;"	m	struct:ETM_MemMap
TRACE_LEVEL_DBG	.\uC-LIB\lib_def.h	532;"	d
TRACE_LEVEL_INFO	.\uC-LIB\lib_def.h	528;"	d
TRACE_LEVEL_LOG	.\uC-LIB\lib_def.h	536;"	d
TRACE_LEVEL_OFF	.\uC-LIB\lib_def.h	524;"	d
TRG	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TRG;                                    \/**< Trigger Counter Register, offset: 0x1C *\/$/;"	m	struct:ETB_MemMap
TRIGGER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TRIGGER;                                \/**< Trigger Event Register, offset: 0x8 *\/$/;"	m	struct:ETM_MemMap
TRIGGER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TRIGGER;                                \/**< Trigger Register, offset: 0xEE8 *\/$/;"	m	struct:TPIU_MemMap
TRM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t TRM;                                     \/**< VREF Trim Register, offset: 0x0 *\/$/;"	m	struct:VREF_MemMap
TRUE	.\bsp\cpu\arm_cm4.h	43;"	d
TRUE	.\bsp\cpu\arm_cm4.h	45;"	d
TS	.\uCOS-III\Source\os.h	/^    CPU_TS               TS;                                \/* Timestamp                                              *\/$/;"	m	struct:os_int_q
TS	.\uCOS-III\Source\os.h	/^    CPU_TS               TS;                                \/* Timestamp                                              *\/$/;"	m	struct:os_tcb
TS	.\uCOS-III\Source\os.h	/^    CPU_TS               TS;                                \/* Timestamp of when last post occurred                   *\/$/;"	m	struct:os_flag_grp
TS	.\uCOS-III\Source\os.h	/^    CPU_TS               TS;$/;"	m	struct:os_mutex
TS	.\uCOS-III\Source\os.h	/^    CPU_TS               TS;$/;"	m	struct:os_sem
TSEM	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TSEM;                                   \/**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 *\/$/;"	m	struct:ENET_MemMap
TSEVR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TSEVR;                                  \/**< Timestamp Event Register, offset: 0x1F8 *\/$/;"	m	struct:ETM_MemMap
TSI0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14100;"	d
TSI0_CNTR1	.\bsp\cpu\headers\MK60DZ10.h	14118;"	d
TSI0_CNTR11	.\bsp\cpu\headers\MK60DZ10.h	14123;"	d
TSI0_CNTR13	.\bsp\cpu\headers\MK60DZ10.h	14124;"	d
TSI0_CNTR15	.\bsp\cpu\headers\MK60DZ10.h	14125;"	d
TSI0_CNTR3	.\bsp\cpu\headers\MK60DZ10.h	14119;"	d
TSI0_CNTR5	.\bsp\cpu\headers\MK60DZ10.h	14120;"	d
TSI0_CNTR7	.\bsp\cpu\headers\MK60DZ10.h	14121;"	d
TSI0_CNTR9	.\bsp\cpu\headers\MK60DZ10.h	14122;"	d
TSI0_GENCS	.\bsp\cpu\headers\MK60DZ10.h	14114;"	d
TSI0_PEN	.\bsp\cpu\headers\MK60DZ10.h	14116;"	d
TSI0_SCANC	.\bsp\cpu\headers\MK60DZ10.h	14115;"	d
TSI0_STATUS	.\bsp\cpu\headers\MK60DZ10.h	14117;"	d
TSI0_THRESHLD	.\bsp\cpu\headers\MK60DZ10.h	14144;"	d
TSI0_THRESHLD0	.\bsp\cpu\headers\MK60DZ10.h	14126;"	d
TSI0_THRESHLD1	.\bsp\cpu\headers\MK60DZ10.h	14127;"	d
TSI0_THRESHLD10	.\bsp\cpu\headers\MK60DZ10.h	14136;"	d
TSI0_THRESHLD11	.\bsp\cpu\headers\MK60DZ10.h	14137;"	d
TSI0_THRESHLD12	.\bsp\cpu\headers\MK60DZ10.h	14138;"	d
TSI0_THRESHLD13	.\bsp\cpu\headers\MK60DZ10.h	14139;"	d
TSI0_THRESHLD14	.\bsp\cpu\headers\MK60DZ10.h	14140;"	d
TSI0_THRESHLD15	.\bsp\cpu\headers\MK60DZ10.h	14141;"	d
TSI0_THRESHLD2	.\bsp\cpu\headers\MK60DZ10.h	14128;"	d
TSI0_THRESHLD3	.\bsp\cpu\headers\MK60DZ10.h	14129;"	d
TSI0_THRESHLD4	.\bsp\cpu\headers\MK60DZ10.h	14130;"	d
TSI0_THRESHLD5	.\bsp\cpu\headers\MK60DZ10.h	14131;"	d
TSI0_THRESHLD6	.\bsp\cpu\headers\MK60DZ10.h	14132;"	d
TSI0_THRESHLD7	.\bsp\cpu\headers\MK60DZ10.h	14133;"	d
TSI0_THRESHLD8	.\bsp\cpu\headers\MK60DZ10.h	14134;"	d
TSI0_THRESHLD9	.\bsp\cpu\headers\MK60DZ10.h	14135;"	d
TSI_CNTR11_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15632;"	d
TSI_CNTR11_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15635;"	d
TSI_CNTR11_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15633;"	d
TSI_CNTR11_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15634;"	d
TSI_CNTR11_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15630;"	d
TSI_CNTR11_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15631;"	d
TSI_CNTR11_CTN	.\bsp\cpu\headers\MK60DZ10.h	14070;"	d
TSI_CNTR11_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14067;"	d
TSI_CNTR11_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14065;"	d
TSI_CNTR11_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14066;"	d
TSI_CNTR11_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14068;"	d
TSI_CNTR11_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14069;"	d
TSI_CNTR11_REG	.\bsp\cpu\headers\MK60DZ10.h	13849;"	d
TSI_CNTR13_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15638;"	d
TSI_CNTR13_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15641;"	d
TSI_CNTR13_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15639;"	d
TSI_CNTR13_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15640;"	d
TSI_CNTR13_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15636;"	d
TSI_CNTR13_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15637;"	d
TSI_CNTR13_CTN	.\bsp\cpu\headers\MK60DZ10.h	14077;"	d
TSI_CNTR13_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14074;"	d
TSI_CNTR13_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14072;"	d
TSI_CNTR13_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14073;"	d
TSI_CNTR13_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14075;"	d
TSI_CNTR13_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14076;"	d
TSI_CNTR13_REG	.\bsp\cpu\headers\MK60DZ10.h	13850;"	d
TSI_CNTR15_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15644;"	d
TSI_CNTR15_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15647;"	d
TSI_CNTR15_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15645;"	d
TSI_CNTR15_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15646;"	d
TSI_CNTR15_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15642;"	d
TSI_CNTR15_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15643;"	d
TSI_CNTR15_CTN	.\bsp\cpu\headers\MK60DZ10.h	14084;"	d
TSI_CNTR15_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14081;"	d
TSI_CNTR15_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14079;"	d
TSI_CNTR15_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14080;"	d
TSI_CNTR15_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14082;"	d
TSI_CNTR15_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14083;"	d
TSI_CNTR15_REG	.\bsp\cpu\headers\MK60DZ10.h	13851;"	d
TSI_CNTR1_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15602;"	d
TSI_CNTR1_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15605;"	d
TSI_CNTR1_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15603;"	d
TSI_CNTR1_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15604;"	d
TSI_CNTR1_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15600;"	d
TSI_CNTR1_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15601;"	d
TSI_CNTR1_CTN	.\bsp\cpu\headers\MK60DZ10.h	14035;"	d
TSI_CNTR1_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14032;"	d
TSI_CNTR1_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14030;"	d
TSI_CNTR1_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14031;"	d
TSI_CNTR1_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14033;"	d
TSI_CNTR1_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14034;"	d
TSI_CNTR1_REG	.\bsp\cpu\headers\MK60DZ10.h	13844;"	d
TSI_CNTR3_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15608;"	d
TSI_CNTR3_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15611;"	d
TSI_CNTR3_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15609;"	d
TSI_CNTR3_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15610;"	d
TSI_CNTR3_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15606;"	d
TSI_CNTR3_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15607;"	d
TSI_CNTR3_CTN	.\bsp\cpu\headers\MK60DZ10.h	14042;"	d
TSI_CNTR3_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14039;"	d
TSI_CNTR3_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14037;"	d
TSI_CNTR3_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14038;"	d
TSI_CNTR3_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14040;"	d
TSI_CNTR3_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14041;"	d
TSI_CNTR3_REG	.\bsp\cpu\headers\MK60DZ10.h	13845;"	d
TSI_CNTR5_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15614;"	d
TSI_CNTR5_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15617;"	d
TSI_CNTR5_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15615;"	d
TSI_CNTR5_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15616;"	d
TSI_CNTR5_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15612;"	d
TSI_CNTR5_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15613;"	d
TSI_CNTR5_CTN	.\bsp\cpu\headers\MK60DZ10.h	14049;"	d
TSI_CNTR5_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14046;"	d
TSI_CNTR5_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14044;"	d
TSI_CNTR5_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14045;"	d
TSI_CNTR5_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14047;"	d
TSI_CNTR5_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14048;"	d
TSI_CNTR5_REG	.\bsp\cpu\headers\MK60DZ10.h	13846;"	d
TSI_CNTR7_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15620;"	d
TSI_CNTR7_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15623;"	d
TSI_CNTR7_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15621;"	d
TSI_CNTR7_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15622;"	d
TSI_CNTR7_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15618;"	d
TSI_CNTR7_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15619;"	d
TSI_CNTR7_CTN	.\bsp\cpu\headers\MK60DZ10.h	14056;"	d
TSI_CNTR7_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14053;"	d
TSI_CNTR7_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14051;"	d
TSI_CNTR7_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14052;"	d
TSI_CNTR7_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14054;"	d
TSI_CNTR7_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14055;"	d
TSI_CNTR7_REG	.\bsp\cpu\headers\MK60DZ10.h	13847;"	d
TSI_CNTR9_CNTN	.\bsp\cpu\headers\MK60DZ10.h	15626;"	d
TSI_CNTR9_CNTN1	.\bsp\cpu\headers\MK60DZ10.h	15629;"	d
TSI_CNTR9_CNTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	15627;"	d
TSI_CNTR9_CNTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15628;"	d
TSI_CNTR9_CNTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15624;"	d
TSI_CNTR9_CNTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15625;"	d
TSI_CNTR9_CTN	.\bsp\cpu\headers\MK60DZ10.h	14063;"	d
TSI_CNTR9_CTN1	.\bsp\cpu\headers\MK60DZ10.h	14060;"	d
TSI_CNTR9_CTN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14058;"	d
TSI_CNTR9_CTN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14059;"	d
TSI_CNTR9_CTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14061;"	d
TSI_CNTR9_CTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14062;"	d
TSI_CNTR9_REG	.\bsp\cpu\headers\MK60DZ10.h	13848;"	d
TSI_GENCS_EOSF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13891;"	d
TSI_GENCS_EOSF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13892;"	d
TSI_GENCS_ERIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13875;"	d
TSI_GENCS_ERIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13876;"	d
TSI_GENCS_ESOR_MASK	.\bsp\cpu\headers\MK60DZ10.h	13873;"	d
TSI_GENCS_ESOR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13874;"	d
TSI_GENCS_EXTERF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13887;"	d
TSI_GENCS_EXTERF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13888;"	d
TSI_GENCS_LPCLKS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13902;"	d
TSI_GENCS_LPCLKS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13903;"	d
TSI_GENCS_LPSCNITV	.\bsp\cpu\headers\MK60DZ10.h	13901;"	d
TSI_GENCS_LPSCNITV_MASK	.\bsp\cpu\headers\MK60DZ10.h	13899;"	d
TSI_GENCS_LPSCNITV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13900;"	d
TSI_GENCS_NSCN	.\bsp\cpu\headers\MK60DZ10.h	13898;"	d
TSI_GENCS_NSCN_MASK	.\bsp\cpu\headers\MK60DZ10.h	13896;"	d
TSI_GENCS_NSCN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13897;"	d
TSI_GENCS_OUTRGF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13889;"	d
TSI_GENCS_OUTRGF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13890;"	d
TSI_GENCS_OVRF_MASK	.\bsp\cpu\headers\MK60DZ10.h	13885;"	d
TSI_GENCS_OVRF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13886;"	d
TSI_GENCS_PS	.\bsp\cpu\headers\MK60DZ10.h	13895;"	d
TSI_GENCS_PS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13893;"	d
TSI_GENCS_PS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13894;"	d
TSI_GENCS_REG	.\bsp\cpu\headers\MK60DZ10.h	13840;"	d
TSI_GENCS_SCNIP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13883;"	d
TSI_GENCS_SCNIP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13884;"	d
TSI_GENCS_STM_MASK	.\bsp\cpu\headers\MK60DZ10.h	13871;"	d
TSI_GENCS_STM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13872;"	d
TSI_GENCS_STPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13869;"	d
TSI_GENCS_STPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13870;"	d
TSI_GENCS_SWTS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13881;"	d
TSI_GENCS_SWTS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13882;"	d
TSI_GENCS_TSIEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	13879;"	d
TSI_GENCS_TSIEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13880;"	d
TSI_GENCS_TSIIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	13877;"	d
TSI_GENCS_TSIIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13878;"	d
TSI_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct TSI_MemMap {$/;"	s
TSI_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *TSI_MemMapPtr;$/;"	t
TSI_PEN_LPSP	.\bsp\cpu\headers\MK60DZ10.h	13963;"	d
TSI_PEN_LPSP_MASK	.\bsp\cpu\headers\MK60DZ10.h	13961;"	d
TSI_PEN_LPSP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13962;"	d
TSI_PEN_PEN0_MASK	.\bsp\cpu\headers\MK60DZ10.h	13929;"	d
TSI_PEN_PEN0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13930;"	d
TSI_PEN_PEN10_MASK	.\bsp\cpu\headers\MK60DZ10.h	13949;"	d
TSI_PEN_PEN10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13950;"	d
TSI_PEN_PEN11_MASK	.\bsp\cpu\headers\MK60DZ10.h	13951;"	d
TSI_PEN_PEN11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13952;"	d
TSI_PEN_PEN12_MASK	.\bsp\cpu\headers\MK60DZ10.h	13953;"	d
TSI_PEN_PEN12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13954;"	d
TSI_PEN_PEN13_MASK	.\bsp\cpu\headers\MK60DZ10.h	13955;"	d
TSI_PEN_PEN13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13956;"	d
TSI_PEN_PEN14_MASK	.\bsp\cpu\headers\MK60DZ10.h	13957;"	d
TSI_PEN_PEN14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13958;"	d
TSI_PEN_PEN15_MASK	.\bsp\cpu\headers\MK60DZ10.h	13959;"	d
TSI_PEN_PEN15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13960;"	d
TSI_PEN_PEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	13931;"	d
TSI_PEN_PEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13932;"	d
TSI_PEN_PEN2_MASK	.\bsp\cpu\headers\MK60DZ10.h	13933;"	d
TSI_PEN_PEN2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13934;"	d
TSI_PEN_PEN3_MASK	.\bsp\cpu\headers\MK60DZ10.h	13935;"	d
TSI_PEN_PEN3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13936;"	d
TSI_PEN_PEN4_MASK	.\bsp\cpu\headers\MK60DZ10.h	13937;"	d
TSI_PEN_PEN4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13938;"	d
TSI_PEN_PEN5_MASK	.\bsp\cpu\headers\MK60DZ10.h	13939;"	d
TSI_PEN_PEN5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13940;"	d
TSI_PEN_PEN6_MASK	.\bsp\cpu\headers\MK60DZ10.h	13941;"	d
TSI_PEN_PEN6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13942;"	d
TSI_PEN_PEN7_MASK	.\bsp\cpu\headers\MK60DZ10.h	13943;"	d
TSI_PEN_PEN7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13944;"	d
TSI_PEN_PEN8_MASK	.\bsp\cpu\headers\MK60DZ10.h	13945;"	d
TSI_PEN_PEN8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13946;"	d
TSI_PEN_PEN9_MASK	.\bsp\cpu\headers\MK60DZ10.h	13947;"	d
TSI_PEN_PEN9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13948;"	d
TSI_PEN_REG	.\bsp\cpu\headers\MK60DZ10.h	13842;"	d
TSI_SCANC_AMCLKDIV_MASK	.\bsp\cpu\headers\MK60DZ10.h	13911;"	d
TSI_SCANC_AMCLKDIV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13912;"	d
TSI_SCANC_AMCLKS	.\bsp\cpu\headers\MK60DZ10.h	13910;"	d
TSI_SCANC_AMCLKS_MASK	.\bsp\cpu\headers\MK60DZ10.h	13908;"	d
TSI_SCANC_AMCLKS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13909;"	d
TSI_SCANC_AMPSC	.\bsp\cpu\headers\MK60DZ10.h	13907;"	d
TSI_SCANC_AMPSC_MASK	.\bsp\cpu\headers\MK60DZ10.h	13905;"	d
TSI_SCANC_AMPSC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13906;"	d
TSI_SCANC_CAPTRM	.\bsp\cpu\headers\MK60DZ10.h	13924;"	d
TSI_SCANC_CAPTRM_MASK	.\bsp\cpu\headers\MK60DZ10.h	13922;"	d
TSI_SCANC_CAPTRM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13923;"	d
TSI_SCANC_DELVOL	.\bsp\cpu\headers\MK60DZ10.h	13918;"	d
TSI_SCANC_DELVOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	13916;"	d
TSI_SCANC_DELVOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13917;"	d
TSI_SCANC_EXTCHRG	.\bsp\cpu\headers\MK60DZ10.h	13921;"	d
TSI_SCANC_EXTCHRG_MASK	.\bsp\cpu\headers\MK60DZ10.h	13919;"	d
TSI_SCANC_EXTCHRG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13920;"	d
TSI_SCANC_REFCHRG	.\bsp\cpu\headers\MK60DZ10.h	13927;"	d
TSI_SCANC_REFCHRG_MASK	.\bsp\cpu\headers\MK60DZ10.h	13925;"	d
TSI_SCANC_REFCHRG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13926;"	d
TSI_SCANC_REG	.\bsp\cpu\headers\MK60DZ10.h	13841;"	d
TSI_SCANC_SMOD	.\bsp\cpu\headers\MK60DZ10.h	13915;"	d
TSI_SCANC_SMOD_MASK	.\bsp\cpu\headers\MK60DZ10.h	13913;"	d
TSI_SCANC_SMOD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13914;"	d
TSI_STATUS_ERROF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	13997;"	d
TSI_STATUS_ERROF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13998;"	d
TSI_STATUS_ERROF10_MASK	.\bsp\cpu\headers\MK60DZ10.h	14017;"	d
TSI_STATUS_ERROF10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14018;"	d
TSI_STATUS_ERROF11_MASK	.\bsp\cpu\headers\MK60DZ10.h	14019;"	d
TSI_STATUS_ERROF11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14020;"	d
TSI_STATUS_ERROF12_MASK	.\bsp\cpu\headers\MK60DZ10.h	14021;"	d
TSI_STATUS_ERROF12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14022;"	d
TSI_STATUS_ERROF13_MASK	.\bsp\cpu\headers\MK60DZ10.h	14023;"	d
TSI_STATUS_ERROF13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14024;"	d
TSI_STATUS_ERROF14_MASK	.\bsp\cpu\headers\MK60DZ10.h	14025;"	d
TSI_STATUS_ERROF14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14026;"	d
TSI_STATUS_ERROF15_MASK	.\bsp\cpu\headers\MK60DZ10.h	14027;"	d
TSI_STATUS_ERROF15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14028;"	d
TSI_STATUS_ERROF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	13999;"	d
TSI_STATUS_ERROF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14000;"	d
TSI_STATUS_ERROF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	14001;"	d
TSI_STATUS_ERROF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14002;"	d
TSI_STATUS_ERROF3_MASK	.\bsp\cpu\headers\MK60DZ10.h	14003;"	d
TSI_STATUS_ERROF3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14004;"	d
TSI_STATUS_ERROF4_MASK	.\bsp\cpu\headers\MK60DZ10.h	14005;"	d
TSI_STATUS_ERROF4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14006;"	d
TSI_STATUS_ERROF5_MASK	.\bsp\cpu\headers\MK60DZ10.h	14007;"	d
TSI_STATUS_ERROF5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14008;"	d
TSI_STATUS_ERROF6_MASK	.\bsp\cpu\headers\MK60DZ10.h	14009;"	d
TSI_STATUS_ERROF6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14010;"	d
TSI_STATUS_ERROF7_MASK	.\bsp\cpu\headers\MK60DZ10.h	14011;"	d
TSI_STATUS_ERROF7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14012;"	d
TSI_STATUS_ERROF8_MASK	.\bsp\cpu\headers\MK60DZ10.h	14013;"	d
TSI_STATUS_ERROF8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14014;"	d
TSI_STATUS_ERROF9_MASK	.\bsp\cpu\headers\MK60DZ10.h	14015;"	d
TSI_STATUS_ERROF9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14016;"	d
TSI_STATUS_ORNGF0_MASK	.\bsp\cpu\headers\MK60DZ10.h	13965;"	d
TSI_STATUS_ORNGF0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13966;"	d
TSI_STATUS_ORNGF10_MASK	.\bsp\cpu\headers\MK60DZ10.h	13985;"	d
TSI_STATUS_ORNGF10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13986;"	d
TSI_STATUS_ORNGF11_MASK	.\bsp\cpu\headers\MK60DZ10.h	13987;"	d
TSI_STATUS_ORNGF11_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13988;"	d
TSI_STATUS_ORNGF12_MASK	.\bsp\cpu\headers\MK60DZ10.h	13989;"	d
TSI_STATUS_ORNGF12_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13990;"	d
TSI_STATUS_ORNGF13_MASK	.\bsp\cpu\headers\MK60DZ10.h	13991;"	d
TSI_STATUS_ORNGF13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13992;"	d
TSI_STATUS_ORNGF14_MASK	.\bsp\cpu\headers\MK60DZ10.h	13993;"	d
TSI_STATUS_ORNGF14_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13994;"	d
TSI_STATUS_ORNGF15_MASK	.\bsp\cpu\headers\MK60DZ10.h	13995;"	d
TSI_STATUS_ORNGF15_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13996;"	d
TSI_STATUS_ORNGF1_MASK	.\bsp\cpu\headers\MK60DZ10.h	13967;"	d
TSI_STATUS_ORNGF1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13968;"	d
TSI_STATUS_ORNGF2_MASK	.\bsp\cpu\headers\MK60DZ10.h	13969;"	d
TSI_STATUS_ORNGF2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13970;"	d
TSI_STATUS_ORNGF3_MASK	.\bsp\cpu\headers\MK60DZ10.h	13971;"	d
TSI_STATUS_ORNGF3_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13972;"	d
TSI_STATUS_ORNGF4_MASK	.\bsp\cpu\headers\MK60DZ10.h	13973;"	d
TSI_STATUS_ORNGF4_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13974;"	d
TSI_STATUS_ORNGF5_MASK	.\bsp\cpu\headers\MK60DZ10.h	13975;"	d
TSI_STATUS_ORNGF5_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13976;"	d
TSI_STATUS_ORNGF6_MASK	.\bsp\cpu\headers\MK60DZ10.h	13977;"	d
TSI_STATUS_ORNGF6_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13978;"	d
TSI_STATUS_ORNGF7_MASK	.\bsp\cpu\headers\MK60DZ10.h	13979;"	d
TSI_STATUS_ORNGF7_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13980;"	d
TSI_STATUS_ORNGF8_MASK	.\bsp\cpu\headers\MK60DZ10.h	13981;"	d
TSI_STATUS_ORNGF8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13982;"	d
TSI_STATUS_ORNGF9_MASK	.\bsp\cpu\headers\MK60DZ10.h	13983;"	d
TSI_STATUS_ORNGF9_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	13984;"	d
TSI_STATUS_REG	.\bsp\cpu\headers\MK60DZ10.h	13843;"	d
TSI_THRESHLD_HTHH	.\bsp\cpu\headers\MK60DZ10.h	14088;"	d
TSI_THRESHLD_HTHH_MASK	.\bsp\cpu\headers\MK60DZ10.h	14086;"	d
TSI_THRESHLD_HTHH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14087;"	d
TSI_THRESHLD_LTHH	.\bsp\cpu\headers\MK60DZ10.h	14091;"	d
TSI_THRESHLD_LTHH_MASK	.\bsp\cpu\headers\MK60DZ10.h	14089;"	d
TSI_THRESHLD_LTHH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14090;"	d
TSI_THRESHLD_REG	.\bsp\cpu\headers\MK60DZ10.h	13852;"	d
TSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap
TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t TWFIFO;                                  \/**< UART FIFO Transmit Watermark, offset: 0x13 *\/$/;"	m	struct:UART_MemMap
TX0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TX0;                                    \/**< I2S Transmit Data Registers 0, offset: 0x0 *\/$/;"	m	struct:I2S_MemMap
TX1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TX1;                                    \/**< I2S Transmit Data Registers 1, offset: 0x4 *\/$/;"	m	struct:I2S_MemMap
TXFR0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TXFR0;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x3C *\/$/;"	m	struct:SPI_MemMap
TXFR1	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TXFR1;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x40 *\/$/;"	m	struct:SPI_MemMap
TXFR2	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TXFR2;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x44 *\/$/;"	m	struct:SPI_MemMap
TXFR3	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t TXFR3;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x48 *\/$/;"	m	struct:SPI_MemMap
TX_BD_ABC	.\bsp\drivers\enet\nbuf.h	165;"	d
TX_BD_ABC	.\bsp\drivers\enet\nbuf.h	97;"	d
TX_BD_BDU	.\bsp\drivers\enet\nbuf.h	114;"	d
TX_BD_BDU	.\bsp\drivers\enet\nbuf.h	182;"	d
TX_BD_EE	.\bsp\drivers\enet\nbuf.h	108;"	d
TX_BD_EE	.\bsp\drivers\enet\nbuf.h	176;"	d
TX_BD_FE	.\bsp\drivers\enet\nbuf.h	109;"	d
TX_BD_FE	.\bsp\drivers\enet\nbuf.h	177;"	d
TX_BD_IINS	.\bsp\drivers\enet\nbuf.h	105;"	d
TX_BD_IINS	.\bsp\drivers\enet\nbuf.h	173;"	d
TX_BD_INT	.\bsp\drivers\enet\nbuf.h	102;"	d
TX_BD_INT	.\bsp\drivers\enet\nbuf.h	170;"	d
TX_BD_L	.\bsp\drivers\enet\nbuf.h	163;"	d
TX_BD_L	.\bsp\drivers\enet\nbuf.h	95;"	d
TX_BD_LCE	.\bsp\drivers\enet\nbuf.h	110;"	d
TX_BD_LCE	.\bsp\drivers\enet\nbuf.h	178;"	d
TX_BD_OE	.\bsp\drivers\enet\nbuf.h	111;"	d
TX_BD_OE	.\bsp\drivers\enet\nbuf.h	179;"	d
TX_BD_PINS	.\bsp\drivers\enet\nbuf.h	104;"	d
TX_BD_PINS	.\bsp\drivers\enet\nbuf.h	172;"	d
TX_BD_R	.\bsp\drivers\enet\nbuf.h	159;"	d
TX_BD_R	.\bsp\drivers\enet\nbuf.h	91;"	d
TX_BD_TC	.\bsp\drivers\enet\nbuf.h	164;"	d
TX_BD_TC	.\bsp\drivers\enet\nbuf.h	96;"	d
TX_BD_TO1	.\bsp\drivers\enet\nbuf.h	160;"	d
TX_BD_TO1	.\bsp\drivers\enet\nbuf.h	92;"	d
TX_BD_TO2	.\bsp\drivers\enet\nbuf.h	162;"	d
TX_BD_TO2	.\bsp\drivers\enet\nbuf.h	94;"	d
TX_BD_TS	.\bsp\drivers\enet\nbuf.h	103;"	d
TX_BD_TS	.\bsp\drivers\enet\nbuf.h	171;"	d
TX_BD_TSE	.\bsp\drivers\enet\nbuf.h	112;"	d
TX_BD_TSE	.\bsp\drivers\enet\nbuf.h	180;"	d
TX_BD_TXE	.\bsp\drivers\enet\nbuf.h	106;"	d
TX_BD_TXE	.\bsp\drivers\enet\nbuf.h	174;"	d
TX_BD_UE	.\bsp\drivers\enet\nbuf.h	107;"	d
TX_BD_UE	.\bsp\drivers\enet\nbuf.h	175;"	d
TX_BD_W	.\bsp\drivers\enet\nbuf.h	161;"	d
TX_BD_W	.\bsp\drivers\enet\nbuf.h	93;"	d
TX_BUFFER_SIZE	.\bsp\drivers\enet\nbuf.h	28;"	d
TailPtr	.\uCOS-III\Source\os.h	/^    OS_PEND_DATA        *TailPtr;$/;"	m	struct:os_pend_list
TailPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *TailPtr;                           \/* Pointer to last task          at selected priority     *\/$/;"	m	struct:os_rdy_list
TaskEntryAddr	.\uCOS-III\Source\os.h	/^    OS_TASK_PTR          TaskEntryAddr;                     \/* Pointer to task entry point address                    *\/$/;"	m	struct:os_tcb
TaskEntryArg	.\uCOS-III\Source\os.h	/^    void                *TaskEntryArg;                      \/* Argument passed to task when it was created            *\/$/;"	m	struct:os_tcb
TaskState	.\uCOS-III\Source\os.h	/^    OS_STATE             TaskState;                         \/* See OS_TASK_STATE_xxx                                  *\/$/;"	m	struct:os_tcb
TickCtrMatch	.\uCOS-III\Source\os.h	/^    OS_TICK              TickCtrMatch;                      \/* Absolute time when task is going to be ready           *\/$/;"	m	struct:os_tcb
TickCtrPrev	.\uCOS-III\Source\os.h	/^    OS_TICK              TickCtrPrev;                       \/* Previous time when task was            ready           *\/$/;"	m	struct:os_tcb
TickNextPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *TickNextPtr;$/;"	m	struct:os_tcb
TickPrevPtr	.\uCOS-III\Source\os.h	/^    OS_TCB              *TickPrevPtr;$/;"	m	struct:os_tcb
TickRemain	.\uCOS-III\Source\os.h	/^    OS_TICK              TickRemain;                        \/* Number of ticks remaining for a match (updated at ...  *\/$/;"	m	struct:os_tcb
TickSpokePtr	.\uCOS-III\Source\os.h	/^    OS_TICK_SPOKE       *TickSpokePtr;                      \/* Pointer to tick spoke if task is in the tick list      *\/$/;"	m	struct:os_tcb
TimeQuanta	.\uCOS-III\Source\os.h	/^    OS_TICK              TimeQuanta;$/;"	m	struct:os_tcb
TimeQuantaCtr	.\uCOS-III\Source\os.h	/^    OS_TICK              TimeQuantaCtr;                $/;"	m	struct:os_tcb
TxBuffer	.\bsp\drivers\enet\nbuf.c	/^static uint8_t *TxBuffer;$/;"	v	file:
TxNBUF	.\bsp\drivers\enet\nbuf.c	/^static NBUF *TxNBUF;$/;"	v	file:
Type	.\uC-LIB\lib_mem.h	/^    LIB_MEM_TYPE        Type;                                   \/* Pool type : LIB_TYPE_POOL or LIB_TYPE_HEAP.          *\/$/;"	m	struct:mem_pool
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;                              \/* Should be set to OS_OBJ_TYPE_FLAG                      *\/$/;"	m	struct:os_flag_grp
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;                              \/* Should be set to OS_OBJ_TYPE_MEM                       *\/$/;"	m	struct:os_mem
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;                              \/* Should be set to OS_OBJ_TYPE_MUTEX                     *\/$/;"	m	struct:os_mutex
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;                              \/* Should be set to OS_OBJ_TYPE_Q                         *\/$/;"	m	struct:os_q
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;                              \/* Should be set to OS_OBJ_TYPE_SEM                       *\/$/;"	m	struct:os_sem
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;                              \/* Type of object placed in the circular list             *\/$/;"	m	struct:os_int_q
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;$/;"	m	struct:os_pend_obj
Type	.\uCOS-III\Source\os.h	/^    OS_OBJ_TYPE          Type;$/;"	m	struct:os_tmr
UART0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14529;"	d
UART0_BDH	.\bsp\cpu\headers\MK60DZ10.h	14553;"	d
UART0_BDL	.\bsp\cpu\headers\MK60DZ10.h	14554;"	d
UART0_C1	.\bsp\cpu\headers\MK60DZ10.h	14555;"	d
UART0_C2	.\bsp\cpu\headers\MK60DZ10.h	14556;"	d
UART0_C3	.\bsp\cpu\headers\MK60DZ10.h	14559;"	d
UART0_C4	.\bsp\cpu\headers\MK60DZ10.h	14563;"	d
UART0_C5	.\bsp\cpu\headers\MK60DZ10.h	14564;"	d
UART0_C7816	.\bsp\cpu\headers\MK60DZ10.h	14575;"	d
UART0_CFIFO	.\bsp\cpu\headers\MK60DZ10.h	14569;"	d
UART0_D	.\bsp\cpu\headers\MK60DZ10.h	14560;"	d
UART0_ED	.\bsp\cpu\headers\MK60DZ10.h	14565;"	d
UART0_ET7816	.\bsp\cpu\headers\MK60DZ10.h	14582;"	d
UART0_IE7816	.\bsp\cpu\headers\MK60DZ10.h	14576;"	d
UART0_IR	.\bsp\cpu\headers\MK60DZ10.h	14567;"	d
UART0_IS7816	.\bsp\cpu\headers\MK60DZ10.h	14577;"	d
UART0_MA1	.\bsp\cpu\headers\MK60DZ10.h	14561;"	d
UART0_MA2	.\bsp\cpu\headers\MK60DZ10.h	14562;"	d
UART0_MODEM	.\bsp\cpu\headers\MK60DZ10.h	14566;"	d
UART0_PFIFO	.\bsp\cpu\headers\MK60DZ10.h	14568;"	d
UART0_RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14574;"	d
UART0_RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14573;"	d
UART0_S1	.\bsp\cpu\headers\MK60DZ10.h	14557;"	d
UART0_S2	.\bsp\cpu\headers\MK60DZ10.h	14558;"	d
UART0_SFIFO	.\bsp\cpu\headers\MK60DZ10.h	14570;"	d
UART0_TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14572;"	d
UART0_TL7816	.\bsp\cpu\headers\MK60DZ10.h	14583;"	d
UART0_TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14571;"	d
UART0_WF7816	.\bsp\cpu\headers\MK60DZ10.h	14581;"	d
UART0_WN7816	.\bsp\cpu\headers\MK60DZ10.h	14580;"	d
UART0_WP7816T0	.\bsp\cpu\headers\MK60DZ10.h	14578;"	d
UART0_WP7816T1	.\bsp\cpu\headers\MK60DZ10.h	14579;"	d
UART1_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14531;"	d
UART1_BDH	.\bsp\cpu\headers\MK60DZ10.h	14585;"	d
UART1_BDL	.\bsp\cpu\headers\MK60DZ10.h	14586;"	d
UART1_C1	.\bsp\cpu\headers\MK60DZ10.h	14587;"	d
UART1_C2	.\bsp\cpu\headers\MK60DZ10.h	14588;"	d
UART1_C3	.\bsp\cpu\headers\MK60DZ10.h	14591;"	d
UART1_C4	.\bsp\cpu\headers\MK60DZ10.h	14595;"	d
UART1_C5	.\bsp\cpu\headers\MK60DZ10.h	14596;"	d
UART1_CFIFO	.\bsp\cpu\headers\MK60DZ10.h	14601;"	d
UART1_D	.\bsp\cpu\headers\MK60DZ10.h	14592;"	d
UART1_ED	.\bsp\cpu\headers\MK60DZ10.h	14597;"	d
UART1_IR	.\bsp\cpu\headers\MK60DZ10.h	14599;"	d
UART1_MA1	.\bsp\cpu\headers\MK60DZ10.h	14593;"	d
UART1_MA2	.\bsp\cpu\headers\MK60DZ10.h	14594;"	d
UART1_MODEM	.\bsp\cpu\headers\MK60DZ10.h	14598;"	d
UART1_PFIFO	.\bsp\cpu\headers\MK60DZ10.h	14600;"	d
UART1_RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14606;"	d
UART1_RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14605;"	d
UART1_S1	.\bsp\cpu\headers\MK60DZ10.h	14589;"	d
UART1_S2	.\bsp\cpu\headers\MK60DZ10.h	14590;"	d
UART1_SFIFO	.\bsp\cpu\headers\MK60DZ10.h	14602;"	d
UART1_TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14604;"	d
UART1_TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14603;"	d
UART2_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14533;"	d
UART2_BDH	.\bsp\cpu\headers\MK60DZ10.h	14608;"	d
UART2_BDL	.\bsp\cpu\headers\MK60DZ10.h	14609;"	d
UART2_C1	.\bsp\cpu\headers\MK60DZ10.h	14610;"	d
UART2_C2	.\bsp\cpu\headers\MK60DZ10.h	14611;"	d
UART2_C3	.\bsp\cpu\headers\MK60DZ10.h	14614;"	d
UART2_C4	.\bsp\cpu\headers\MK60DZ10.h	14618;"	d
UART2_C5	.\bsp\cpu\headers\MK60DZ10.h	14619;"	d
UART2_CFIFO	.\bsp\cpu\headers\MK60DZ10.h	14624;"	d
UART2_D	.\bsp\cpu\headers\MK60DZ10.h	14615;"	d
UART2_ED	.\bsp\cpu\headers\MK60DZ10.h	14620;"	d
UART2_IR	.\bsp\cpu\headers\MK60DZ10.h	14622;"	d
UART2_MA1	.\bsp\cpu\headers\MK60DZ10.h	14616;"	d
UART2_MA2	.\bsp\cpu\headers\MK60DZ10.h	14617;"	d
UART2_MODEM	.\bsp\cpu\headers\MK60DZ10.h	14621;"	d
UART2_PFIFO	.\bsp\cpu\headers\MK60DZ10.h	14623;"	d
UART2_RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14629;"	d
UART2_RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14628;"	d
UART2_S1	.\bsp\cpu\headers\MK60DZ10.h	14612;"	d
UART2_S2	.\bsp\cpu\headers\MK60DZ10.h	14613;"	d
UART2_SFIFO	.\bsp\cpu\headers\MK60DZ10.h	14625;"	d
UART2_TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14627;"	d
UART2_TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14626;"	d
UART3_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14535;"	d
UART3_BDH	.\bsp\cpu\headers\MK60DZ10.h	14631;"	d
UART3_BDL	.\bsp\cpu\headers\MK60DZ10.h	14632;"	d
UART3_C1	.\bsp\cpu\headers\MK60DZ10.h	14633;"	d
UART3_C2	.\bsp\cpu\headers\MK60DZ10.h	14634;"	d
UART3_C3	.\bsp\cpu\headers\MK60DZ10.h	14637;"	d
UART3_C4	.\bsp\cpu\headers\MK60DZ10.h	14641;"	d
UART3_C5	.\bsp\cpu\headers\MK60DZ10.h	14642;"	d
UART3_CFIFO	.\bsp\cpu\headers\MK60DZ10.h	14647;"	d
UART3_D	.\bsp\cpu\headers\MK60DZ10.h	14638;"	d
UART3_ED	.\bsp\cpu\headers\MK60DZ10.h	14643;"	d
UART3_IR	.\bsp\cpu\headers\MK60DZ10.h	14645;"	d
UART3_MA1	.\bsp\cpu\headers\MK60DZ10.h	14639;"	d
UART3_MA2	.\bsp\cpu\headers\MK60DZ10.h	14640;"	d
UART3_MODEM	.\bsp\cpu\headers\MK60DZ10.h	14644;"	d
UART3_PFIFO	.\bsp\cpu\headers\MK60DZ10.h	14646;"	d
UART3_RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14652;"	d
UART3_RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14651;"	d
UART3_S1	.\bsp\cpu\headers\MK60DZ10.h	14635;"	d
UART3_S2	.\bsp\cpu\headers\MK60DZ10.h	14636;"	d
UART3_SFIFO	.\bsp\cpu\headers\MK60DZ10.h	14648;"	d
UART3_TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14650;"	d
UART3_TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14649;"	d
UART4_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14537;"	d
UART4_BDH	.\bsp\cpu\headers\MK60DZ10.h	14654;"	d
UART4_BDL	.\bsp\cpu\headers\MK60DZ10.h	14655;"	d
UART4_C1	.\bsp\cpu\headers\MK60DZ10.h	14656;"	d
UART4_C2	.\bsp\cpu\headers\MK60DZ10.h	14657;"	d
UART4_C3	.\bsp\cpu\headers\MK60DZ10.h	14660;"	d
UART4_C4	.\bsp\cpu\headers\MK60DZ10.h	14664;"	d
UART4_C5	.\bsp\cpu\headers\MK60DZ10.h	14665;"	d
UART4_CFIFO	.\bsp\cpu\headers\MK60DZ10.h	14670;"	d
UART4_D	.\bsp\cpu\headers\MK60DZ10.h	14661;"	d
UART4_ED	.\bsp\cpu\headers\MK60DZ10.h	14666;"	d
UART4_IR	.\bsp\cpu\headers\MK60DZ10.h	14668;"	d
UART4_MA1	.\bsp\cpu\headers\MK60DZ10.h	14662;"	d
UART4_MA2	.\bsp\cpu\headers\MK60DZ10.h	14663;"	d
UART4_MODEM	.\bsp\cpu\headers\MK60DZ10.h	14667;"	d
UART4_PFIFO	.\bsp\cpu\headers\MK60DZ10.h	14669;"	d
UART4_RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14675;"	d
UART4_RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14674;"	d
UART4_S1	.\bsp\cpu\headers\MK60DZ10.h	14658;"	d
UART4_S2	.\bsp\cpu\headers\MK60DZ10.h	14659;"	d
UART4_SFIFO	.\bsp\cpu\headers\MK60DZ10.h	14671;"	d
UART4_TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14673;"	d
UART4_TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14672;"	d
UART5_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	14539;"	d
UART5_BDH	.\bsp\cpu\headers\MK60DZ10.h	14677;"	d
UART5_BDL	.\bsp\cpu\headers\MK60DZ10.h	14678;"	d
UART5_C1	.\bsp\cpu\headers\MK60DZ10.h	14679;"	d
UART5_C2	.\bsp\cpu\headers\MK60DZ10.h	14680;"	d
UART5_C3	.\bsp\cpu\headers\MK60DZ10.h	14683;"	d
UART5_C4	.\bsp\cpu\headers\MK60DZ10.h	14687;"	d
UART5_C5	.\bsp\cpu\headers\MK60DZ10.h	14688;"	d
UART5_CFIFO	.\bsp\cpu\headers\MK60DZ10.h	14693;"	d
UART5_D	.\bsp\cpu\headers\MK60DZ10.h	14684;"	d
UART5_ED	.\bsp\cpu\headers\MK60DZ10.h	14689;"	d
UART5_IR	.\bsp\cpu\headers\MK60DZ10.h	14691;"	d
UART5_MA1	.\bsp\cpu\headers\MK60DZ10.h	14685;"	d
UART5_MA2	.\bsp\cpu\headers\MK60DZ10.h	14686;"	d
UART5_MODEM	.\bsp\cpu\headers\MK60DZ10.h	14690;"	d
UART5_PFIFO	.\bsp\cpu\headers\MK60DZ10.h	14692;"	d
UART5_RCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14698;"	d
UART5_RWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14697;"	d
UART5_S1	.\bsp\cpu\headers\MK60DZ10.h	14681;"	d
UART5_S2	.\bsp\cpu\headers\MK60DZ10.h	14682;"	d
UART5_SFIFO	.\bsp\cpu\headers\MK60DZ10.h	14694;"	d
UART5_TCFIFO	.\bsp\cpu\headers\MK60DZ10.h	14696;"	d
UART5_TWFIFO	.\bsp\cpu\headers\MK60DZ10.h	14695;"	d
UART_BDH_LBKDIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14267;"	d
UART_BDH_LBKDIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14268;"	d
UART_BDH_REG	.\bsp\cpu\headers\MK60DZ10.h	14215;"	d
UART_BDH_RXEDGIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14265;"	d
UART_BDH_RXEDGIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14266;"	d
UART_BDH_SBR	.\bsp\cpu\headers\MK60DZ10.h	14264;"	d
UART_BDH_SBR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14262;"	d
UART_BDH_SBR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14263;"	d
UART_BDL_REG	.\bsp\cpu\headers\MK60DZ10.h	14216;"	d
UART_BDL_SBR	.\bsp\cpu\headers\MK60DZ10.h	14272;"	d
UART_BDL_SBR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14270;"	d
UART_BDL_SBR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14271;"	d
UART_C1_ILT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14278;"	d
UART_C1_ILT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14279;"	d
UART_C1_LOOPS_MASK	.\bsp\cpu\headers\MK60DZ10.h	14288;"	d
UART_C1_LOOPS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14289;"	d
UART_C1_M_MASK	.\bsp\cpu\headers\MK60DZ10.h	14282;"	d
UART_C1_M_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14283;"	d
UART_C1_PE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14276;"	d
UART_C1_PE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14277;"	d
UART_C1_PT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14274;"	d
UART_C1_PT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14275;"	d
UART_C1_REG	.\bsp\cpu\headers\MK60DZ10.h	14217;"	d
UART_C1_RSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	14284;"	d
UART_C1_RSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14285;"	d
UART_C1_UARTSWAI_MASK	.\bsp\cpu\headers\MK60DZ10.h	14286;"	d
UART_C1_UARTSWAI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14287;"	d
UART_C1_WAKE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14280;"	d
UART_C1_WAKE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14281;"	d
UART_C2_ILIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14299;"	d
UART_C2_ILIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14300;"	d
UART_C2_REG	.\bsp\cpu\headers\MK60DZ10.h	14218;"	d
UART_C2_RE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14295;"	d
UART_C2_RE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14296;"	d
UART_C2_RIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14301;"	d
UART_C2_RIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14302;"	d
UART_C2_RWU_MASK	.\bsp\cpu\headers\MK60DZ10.h	14293;"	d
UART_C2_RWU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14294;"	d
UART_C2_SBK_MASK	.\bsp\cpu\headers\MK60DZ10.h	14291;"	d
UART_C2_SBK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14292;"	d
UART_C2_TCIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14303;"	d
UART_C2_TCIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14304;"	d
UART_C2_TE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14297;"	d
UART_C2_TE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14298;"	d
UART_C2_TIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14305;"	d
UART_C2_TIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14306;"	d
UART_C3_FEIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14344;"	d
UART_C3_FEIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14345;"	d
UART_C3_NEIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14346;"	d
UART_C3_NEIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14347;"	d
UART_C3_ORIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14348;"	d
UART_C3_ORIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14349;"	d
UART_C3_PEIE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14342;"	d
UART_C3_PEIE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14343;"	d
UART_C3_R8_MASK	.\bsp\cpu\headers\MK60DZ10.h	14356;"	d
UART_C3_R8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14357;"	d
UART_C3_REG	.\bsp\cpu\headers\MK60DZ10.h	14221;"	d
UART_C3_T8_MASK	.\bsp\cpu\headers\MK60DZ10.h	14354;"	d
UART_C3_T8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14355;"	d
UART_C3_TXDIR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14352;"	d
UART_C3_TXDIR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14353;"	d
UART_C3_TXINV_MASK	.\bsp\cpu\headers\MK60DZ10.h	14350;"	d
UART_C3_TXINV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14351;"	d
UART_C4_BRFA	.\bsp\cpu\headers\MK60DZ10.h	14373;"	d
UART_C4_BRFA_MASK	.\bsp\cpu\headers\MK60DZ10.h	14371;"	d
UART_C4_BRFA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14372;"	d
UART_C4_M10_MASK	.\bsp\cpu\headers\MK60DZ10.h	14374;"	d
UART_C4_M10_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14375;"	d
UART_C4_MAEN1_MASK	.\bsp\cpu\headers\MK60DZ10.h	14378;"	d
UART_C4_MAEN1_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14379;"	d
UART_C4_MAEN2_MASK	.\bsp\cpu\headers\MK60DZ10.h	14376;"	d
UART_C4_MAEN2_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14377;"	d
UART_C4_REG	.\bsp\cpu\headers\MK60DZ10.h	14225;"	d
UART_C5_RDMAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	14381;"	d
UART_C5_RDMAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14382;"	d
UART_C5_REG	.\bsp\cpu\headers\MK60DZ10.h	14226;"	d
UART_C5_TDMAS_MASK	.\bsp\cpu\headers\MK60DZ10.h	14383;"	d
UART_C5_TDMAS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14384;"	d
UART_C7816_ANACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	14457;"	d
UART_C7816_ANACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14458;"	d
UART_C7816_INIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14455;"	d
UART_C7816_INIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14456;"	d
UART_C7816_ISO_7816E_MASK	.\bsp\cpu\headers\MK60DZ10.h	14451;"	d
UART_C7816_ISO_7816E_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14452;"	d
UART_C7816_ONACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	14459;"	d
UART_C7816_ONACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14460;"	d
UART_C7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14237;"	d
UART_C7816_TTYPE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14453;"	d
UART_C7816_TTYPE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14454;"	d
UART_CFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14231;"	d
UART_CFIFO_RXFLUSH_MASK	.\bsp\cpu\headers\MK60DZ10.h	14421;"	d
UART_CFIFO_RXFLUSH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14422;"	d
UART_CFIFO_RXUFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14417;"	d
UART_CFIFO_RXUFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14418;"	d
UART_CFIFO_TXFLUSH_MASK	.\bsp\cpu\headers\MK60DZ10.h	14423;"	d
UART_CFIFO_TXFLUSH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14424;"	d
UART_CFIFO_TXOFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14419;"	d
UART_CFIFO_TXOFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14420;"	d
UART_D_REG	.\bsp\cpu\headers\MK60DZ10.h	14222;"	d
UART_D_RT	.\bsp\cpu\headers\MK60DZ10.h	14361;"	d
UART_D_RT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14359;"	d
UART_D_RT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14360;"	d
UART_ED_NOISY_MASK	.\bsp\cpu\headers\MK60DZ10.h	14388;"	d
UART_ED_NOISY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14389;"	d
UART_ED_PARITYE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14386;"	d
UART_ED_PARITYE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14387;"	d
UART_ED_REG	.\bsp\cpu\headers\MK60DZ10.h	14227;"	d
UART_ET7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14244;"	d
UART_ET7816_RXTHRESHOLD	.\bsp\cpu\headers\MK60DZ10.h	14513;"	d
UART_ET7816_RXTHRESHOLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14511;"	d
UART_ET7816_RXTHRESHOLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14512;"	d
UART_ET7816_TXTHRESHOLD	.\bsp\cpu\headers\MK60DZ10.h	14516;"	d
UART_ET7816_TXTHRESHOLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14514;"	d
UART_ET7816_TXTHRESHOLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14515;"	d
UART_IE7816_BWTE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14470;"	d
UART_IE7816_BWTE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14471;"	d
UART_IE7816_CWTE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14472;"	d
UART_IE7816_CWTE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14473;"	d
UART_IE7816_GTVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14466;"	d
UART_IE7816_GTVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14467;"	d
UART_IE7816_INITDE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14468;"	d
UART_IE7816_INITDE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14469;"	d
UART_IE7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14238;"	d
UART_IE7816_RXTE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14462;"	d
UART_IE7816_RXTE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14463;"	d
UART_IE7816_TXTE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14464;"	d
UART_IE7816_TXTE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14465;"	d
UART_IE7816_WTE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14474;"	d
UART_IE7816_WTE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14475;"	d
UART_IR_IREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14403;"	d
UART_IR_IREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14404;"	d
UART_IR_REG	.\bsp\cpu\headers\MK60DZ10.h	14229;"	d
UART_IR_TNP	.\bsp\cpu\headers\MK60DZ10.h	14402;"	d
UART_IR_TNP_MASK	.\bsp\cpu\headers\MK60DZ10.h	14400;"	d
UART_IR_TNP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14401;"	d
UART_IS7816_BWT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14485;"	d
UART_IS7816_BWT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14486;"	d
UART_IS7816_CWT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14487;"	d
UART_IS7816_CWT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14488;"	d
UART_IS7816_GTV_MASK	.\bsp\cpu\headers\MK60DZ10.h	14481;"	d
UART_IS7816_GTV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14482;"	d
UART_IS7816_INITD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14483;"	d
UART_IS7816_INITD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14484;"	d
UART_IS7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14239;"	d
UART_IS7816_RXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14477;"	d
UART_IS7816_RXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14478;"	d
UART_IS7816_TXT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14479;"	d
UART_IS7816_TXT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14480;"	d
UART_IS7816_WT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14489;"	d
UART_IS7816_WT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14490;"	d
UART_MA1_MA	.\bsp\cpu\headers\MK60DZ10.h	14365;"	d
UART_MA1_MA_MASK	.\bsp\cpu\headers\MK60DZ10.h	14363;"	d
UART_MA1_MA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14364;"	d
UART_MA1_REG	.\bsp\cpu\headers\MK60DZ10.h	14223;"	d
UART_MA2_MA	.\bsp\cpu\headers\MK60DZ10.h	14369;"	d
UART_MA2_MA_MASK	.\bsp\cpu\headers\MK60DZ10.h	14367;"	d
UART_MA2_MA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14368;"	d
UART_MA2_REG	.\bsp\cpu\headers\MK60DZ10.h	14224;"	d
UART_MODEM_REG	.\bsp\cpu\headers\MK60DZ10.h	14228;"	d
UART_MODEM_RXRTSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14397;"	d
UART_MODEM_RXRTSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14398;"	d
UART_MODEM_TXCTSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14391;"	d
UART_MODEM_TXCTSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14392;"	d
UART_MODEM_TXRTSE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14393;"	d
UART_MODEM_TXRTSE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14394;"	d
UART_MODEM_TXRTSPOL_MASK	.\bsp\cpu\headers\MK60DZ10.h	14395;"	d
UART_MODEM_TXRTSPOL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14396;"	d
UART_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct UART_MemMap {$/;"	s
UART_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_PFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14230;"	d
UART_PFIFO_RXFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14409;"	d
UART_PFIFO_RXFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14410;"	d
UART_PFIFO_RXFIFOSIZE	.\bsp\cpu\headers\MK60DZ10.h	14408;"	d
UART_PFIFO_RXFIFOSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14406;"	d
UART_PFIFO_RXFIFOSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14407;"	d
UART_PFIFO_TXFE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14414;"	d
UART_PFIFO_TXFE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14415;"	d
UART_PFIFO_TXFIFOSIZE	.\bsp\cpu\headers\MK60DZ10.h	14413;"	d
UART_PFIFO_TXFIFOSIZE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14411;"	d
UART_PFIFO_TXFIFOSIZE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14412;"	d
UART_RCFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14236;"	d
UART_RCFIFO_RXCOUNT	.\bsp\cpu\headers\MK60DZ10.h	14449;"	d
UART_RCFIFO_RXCOUNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14447;"	d
UART_RCFIFO_RXCOUNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14448;"	d
UART_RWFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14235;"	d
UART_RWFIFO_RXWATER	.\bsp\cpu\headers\MK60DZ10.h	14445;"	d
UART_RWFIFO_RXWATER_MASK	.\bsp\cpu\headers\MK60DZ10.h	14443;"	d
UART_RWFIFO_RXWATER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14444;"	d
UART_S1_FE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14310;"	d
UART_S1_FE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14311;"	d
UART_S1_IDLE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14316;"	d
UART_S1_IDLE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14317;"	d
UART_S1_NF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14312;"	d
UART_S1_NF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14313;"	d
UART_S1_OR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14314;"	d
UART_S1_OR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14315;"	d
UART_S1_PF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14308;"	d
UART_S1_PF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14309;"	d
UART_S1_RDRF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14318;"	d
UART_S1_RDRF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14319;"	d
UART_S1_REG	.\bsp\cpu\headers\MK60DZ10.h	14219;"	d
UART_S1_TC_MASK	.\bsp\cpu\headers\MK60DZ10.h	14320;"	d
UART_S1_TC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14321;"	d
UART_S1_TDRE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14322;"	d
UART_S1_TDRE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14323;"	d
UART_S2_BRK13_MASK	.\bsp\cpu\headers\MK60DZ10.h	14329;"	d
UART_S2_BRK13_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14330;"	d
UART_S2_LBKDE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14327;"	d
UART_S2_LBKDE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14328;"	d
UART_S2_LBKDIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14339;"	d
UART_S2_LBKDIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14340;"	d
UART_S2_MSBF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14335;"	d
UART_S2_MSBF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14336;"	d
UART_S2_RAF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14325;"	d
UART_S2_RAF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14326;"	d
UART_S2_REG	.\bsp\cpu\headers\MK60DZ10.h	14220;"	d
UART_S2_RWUID_MASK	.\bsp\cpu\headers\MK60DZ10.h	14331;"	d
UART_S2_RWUID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14332;"	d
UART_S2_RXEDGIF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14337;"	d
UART_S2_RXEDGIF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14338;"	d
UART_S2_RXINV_MASK	.\bsp\cpu\headers\MK60DZ10.h	14333;"	d
UART_S2_RXINV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14334;"	d
UART_SFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14232;"	d
UART_SFIFO_RXEMPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14430;"	d
UART_SFIFO_RXEMPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14431;"	d
UART_SFIFO_RXUF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14426;"	d
UART_SFIFO_RXUF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14427;"	d
UART_SFIFO_TXEMPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14432;"	d
UART_SFIFO_TXEMPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14433;"	d
UART_SFIFO_TXOF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14428;"	d
UART_SFIFO_TXOF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14429;"	d
UART_TCFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14234;"	d
UART_TCFIFO_TXCOUNT	.\bsp\cpu\headers\MK60DZ10.h	14441;"	d
UART_TCFIFO_TXCOUNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	14439;"	d
UART_TCFIFO_TXCOUNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14440;"	d
UART_TL7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14245;"	d
UART_TL7816_TLEN	.\bsp\cpu\headers\MK60DZ10.h	14520;"	d
UART_TL7816_TLEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14518;"	d
UART_TL7816_TLEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14519;"	d
UART_TWFIFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14233;"	d
UART_TWFIFO_TXWATER	.\bsp\cpu\headers\MK60DZ10.h	14437;"	d
UART_TWFIFO_TXWATER_MASK	.\bsp\cpu\headers\MK60DZ10.h	14435;"	d
UART_TWFIFO_TXWATER_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14436;"	d
UART_WF7816_GTFD	.\bsp\cpu\headers\MK60DZ10.h	14509;"	d
UART_WF7816_GTFD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14507;"	d
UART_WF7816_GTFD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14508;"	d
UART_WF7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14243;"	d
UART_WN7816_GTN	.\bsp\cpu\headers\MK60DZ10.h	14505;"	d
UART_WN7816_GTN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14503;"	d
UART_WN7816_GTN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14504;"	d
UART_WN7816_REG	.\bsp\cpu\headers\MK60DZ10.h	14242;"	d
UART_WP7816_T_TYPE0_REG	.\bsp\cpu\headers\MK60DZ10.h	14240;"	d
UART_WP7816_T_TYPE0_WI	.\bsp\cpu\headers\MK60DZ10.h	14494;"	d
UART_WP7816_T_TYPE0_WI_MASK	.\bsp\cpu\headers\MK60DZ10.h	14492;"	d
UART_WP7816_T_TYPE0_WI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14493;"	d
UART_WP7816_T_TYPE1_BWI	.\bsp\cpu\headers\MK60DZ10.h	14498;"	d
UART_WP7816_T_TYPE1_BWI_MASK	.\bsp\cpu\headers\MK60DZ10.h	14496;"	d
UART_WP7816_T_TYPE1_BWI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14497;"	d
UART_WP7816_T_TYPE1_CWI	.\bsp\cpu\headers\MK60DZ10.h	14501;"	d
UART_WP7816_T_TYPE1_CWI_MASK	.\bsp\cpu\headers\MK60DZ10.h	14499;"	d
UART_WP7816_T_TYPE1_CWI_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14500;"	d
UART_WP7816_T_TYPE1_REG	.\bsp\cpu\headers\MK60DZ10.h	14241;"	d
UIDH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t UIDH;                                   \/**< Unique Identification Register High, offset: 0x1054 *\/$/;"	m	struct:SIM_MemMap
UIDL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap
UIDMH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap
UIDML	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap
UIF_CMD	.\bsp\common\uif.h	/^} UIF_CMD;$/;"	t	typeref:struct:__anon4
UIF_CMDS_ALL	.\bsp\common\uif.h	92;"	d
UIF_CMDTAB_SIZE	.\bsp\common\uif.h	67;"	d
UIF_CMD_FLAG_REPEAT	.\bsp\common\uif.h	69;"	d
UIF_CMD_HELP	.\bsp\common\uif.h	75;"	d
UIF_CMD_SET	.\bsp\common\uif.h	80;"	d
UIF_CMD_SHOW	.\bsp\common\uif.h	85;"	d
UIF_MAX_ARGS	.\bsp\common\uif.h	41;"	d
UIF_MAX_LINE	.\bsp\common\uif.h	46;"	d
UIF_SETCMD	.\bsp\common\uif.h	/^} UIF_SETCMD;$/;"	t	typeref:struct:__anon5
UIF_SETCMDTAB_SIZE	.\bsp\common\uif.h	114;"	d
UNLOCK	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t UNLOCK;                                 \/**< Watchdog Unlock Register, offset: 0xE *\/$/;"	m	struct:WDOG_MemMap
USB0_ADDINFO	.\bsp\cpu\headers\MK60DZ10.h	15087;"	d
USB0_ADDR	.\bsp\cpu\headers\MK60DZ10.h	15098;"	d
USB0_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	15070;"	d
USB0_BDTPAGE1	.\bsp\cpu\headers\MK60DZ10.h	15099;"	d
USB0_BDTPAGE2	.\bsp\cpu\headers\MK60DZ10.h	15104;"	d
USB0_BDTPAGE3	.\bsp\cpu\headers\MK60DZ10.h	15105;"	d
USB0_CONTROL	.\bsp\cpu\headers\MK60DZ10.h	15124;"	d
USB0_CTL	.\bsp\cpu\headers\MK60DZ10.h	15097;"	d
USB0_ENDPT	.\bsp\cpu\headers\MK60DZ10.h	15128;"	d
USB0_ENDPT0	.\bsp\cpu\headers\MK60DZ10.h	15106;"	d
USB0_ENDPT1	.\bsp\cpu\headers\MK60DZ10.h	15107;"	d
USB0_ENDPT10	.\bsp\cpu\headers\MK60DZ10.h	15116;"	d
USB0_ENDPT11	.\bsp\cpu\headers\MK60DZ10.h	15117;"	d
USB0_ENDPT12	.\bsp\cpu\headers\MK60DZ10.h	15118;"	d
USB0_ENDPT13	.\bsp\cpu\headers\MK60DZ10.h	15119;"	d
USB0_ENDPT14	.\bsp\cpu\headers\MK60DZ10.h	15120;"	d
USB0_ENDPT15	.\bsp\cpu\headers\MK60DZ10.h	15121;"	d
USB0_ENDPT2	.\bsp\cpu\headers\MK60DZ10.h	15108;"	d
USB0_ENDPT3	.\bsp\cpu\headers\MK60DZ10.h	15109;"	d
USB0_ENDPT4	.\bsp\cpu\headers\MK60DZ10.h	15110;"	d
USB0_ENDPT5	.\bsp\cpu\headers\MK60DZ10.h	15111;"	d
USB0_ENDPT6	.\bsp\cpu\headers\MK60DZ10.h	15112;"	d
USB0_ENDPT7	.\bsp\cpu\headers\MK60DZ10.h	15113;"	d
USB0_ENDPT8	.\bsp\cpu\headers\MK60DZ10.h	15114;"	d
USB0_ENDPT9	.\bsp\cpu\headers\MK60DZ10.h	15115;"	d
USB0_ERREN	.\bsp\cpu\headers\MK60DZ10.h	15095;"	d
USB0_ERRSTAT	.\bsp\cpu\headers\MK60DZ10.h	15094;"	d
USB0_FRMNUMH	.\bsp\cpu\headers\MK60DZ10.h	15101;"	d
USB0_FRMNUML	.\bsp\cpu\headers\MK60DZ10.h	15100;"	d
USB0_IDCOMP	.\bsp\cpu\headers\MK60DZ10.h	15085;"	d
USB0_INTEN	.\bsp\cpu\headers\MK60DZ10.h	15093;"	d
USB0_ISTAT	.\bsp\cpu\headers\MK60DZ10.h	15092;"	d
USB0_OBSERVE	.\bsp\cpu\headers\MK60DZ10.h	15123;"	d
USB0_OTGCTL	.\bsp\cpu\headers\MK60DZ10.h	15091;"	d
USB0_OTGICR	.\bsp\cpu\headers\MK60DZ10.h	15089;"	d
USB0_OTGISTAT	.\bsp\cpu\headers\MK60DZ10.h	15088;"	d
USB0_OTGSTAT	.\bsp\cpu\headers\MK60DZ10.h	15090;"	d
USB0_PERID	.\bsp\cpu\headers\MK60DZ10.h	15084;"	d
USB0_REV	.\bsp\cpu\headers\MK60DZ10.h	15086;"	d
USB0_SOFTHLD	.\bsp\cpu\headers\MK60DZ10.h	15103;"	d
USB0_STAT	.\bsp\cpu\headers\MK60DZ10.h	15096;"	d
USB0_TOKEN	.\bsp\cpu\headers\MK60DZ10.h	15102;"	d
USB0_USBCTRL	.\bsp\cpu\headers\MK60DZ10.h	15122;"	d
USB0_USBTRC0	.\bsp\cpu\headers\MK60DZ10.h	15125;"	d
USBCTRL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t USBCTRL;                                 \/**< USB Control Register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap
USBDCD_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	15251;"	d
USBDCD_CLOCK	.\bsp\cpu\headers\MK60DZ10.h	15266;"	d
USBDCD_CLOCK_CLOCK_SPEED	.\bsp\cpu\headers\MK60DZ10.h	15208;"	d
USBDCD_CLOCK_CLOCK_SPEED_MASK	.\bsp\cpu\headers\MK60DZ10.h	15206;"	d
USBDCD_CLOCK_CLOCK_SPEED_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15207;"	d
USBDCD_CLOCK_CLOCK_UNIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15204;"	d
USBDCD_CLOCK_CLOCK_UNIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15205;"	d
USBDCD_CLOCK_REG	.\bsp\cpu\headers\MK60DZ10.h	15172;"	d
USBDCD_CONTROL	.\bsp\cpu\headers\MK60DZ10.h	15265;"	d
USBDCD_CONTROL_IACK_MASK	.\bsp\cpu\headers\MK60DZ10.h	15193;"	d
USBDCD_CONTROL_IACK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15194;"	d
USBDCD_CONTROL_IE_MASK	.\bsp\cpu\headers\MK60DZ10.h	15197;"	d
USBDCD_CONTROL_IE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15198;"	d
USBDCD_CONTROL_IF_MASK	.\bsp\cpu\headers\MK60DZ10.h	15195;"	d
USBDCD_CONTROL_IF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15196;"	d
USBDCD_CONTROL_REG	.\bsp\cpu\headers\MK60DZ10.h	15171;"	d
USBDCD_CONTROL_SR_MASK	.\bsp\cpu\headers\MK60DZ10.h	15201;"	d
USBDCD_CONTROL_SR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15202;"	d
USBDCD_CONTROL_START_MASK	.\bsp\cpu\headers\MK60DZ10.h	15199;"	d
USBDCD_CONTROL_START_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15200;"	d
USBDCD_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct USBDCD_MemMap {$/;"	s
USBDCD_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *USBDCD_MemMapPtr;$/;"	t
USBDCD_STATUS	.\bsp\cpu\headers\MK60DZ10.h	15267;"	d
USBDCD_STATUS_ACTIVE_MASK	.\bsp\cpu\headers\MK60DZ10.h	15220;"	d
USBDCD_STATUS_ACTIVE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15221;"	d
USBDCD_STATUS_ERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	15216;"	d
USBDCD_STATUS_ERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15217;"	d
USBDCD_STATUS_REG	.\bsp\cpu\headers\MK60DZ10.h	15173;"	d
USBDCD_STATUS_SEQ_RES	.\bsp\cpu\headers\MK60DZ10.h	15212;"	d
USBDCD_STATUS_SEQ_RES_MASK	.\bsp\cpu\headers\MK60DZ10.h	15210;"	d
USBDCD_STATUS_SEQ_RES_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15211;"	d
USBDCD_STATUS_SEQ_STAT	.\bsp\cpu\headers\MK60DZ10.h	15215;"	d
USBDCD_STATUS_SEQ_STAT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15213;"	d
USBDCD_STATUS_SEQ_STAT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15214;"	d
USBDCD_STATUS_TO_MASK	.\bsp\cpu\headers\MK60DZ10.h	15218;"	d
USBDCD_STATUS_TO_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15219;"	d
USBDCD_TIMER0	.\bsp\cpu\headers\MK60DZ10.h	15268;"	d
USBDCD_TIMER0_REG	.\bsp\cpu\headers\MK60DZ10.h	15174;"	d
USBDCD_TIMER0_TSEQ_INIT	.\bsp\cpu\headers\MK60DZ10.h	15228;"	d
USBDCD_TIMER0_TSEQ_INIT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15226;"	d
USBDCD_TIMER0_TSEQ_INIT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15227;"	d
USBDCD_TIMER0_TUNITCON	.\bsp\cpu\headers\MK60DZ10.h	15225;"	d
USBDCD_TIMER0_TUNITCON_MASK	.\bsp\cpu\headers\MK60DZ10.h	15223;"	d
USBDCD_TIMER0_TUNITCON_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15224;"	d
USBDCD_TIMER1	.\bsp\cpu\headers\MK60DZ10.h	15269;"	d
USBDCD_TIMER1_REG	.\bsp\cpu\headers\MK60DZ10.h	15175;"	d
USBDCD_TIMER1_TDCD_DBNC	.\bsp\cpu\headers\MK60DZ10.h	15235;"	d
USBDCD_TIMER1_TDCD_DBNC_MASK	.\bsp\cpu\headers\MK60DZ10.h	15233;"	d
USBDCD_TIMER1_TDCD_DBNC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15234;"	d
USBDCD_TIMER1_TVDPSRC_ON	.\bsp\cpu\headers\MK60DZ10.h	15232;"	d
USBDCD_TIMER1_TVDPSRC_ON_MASK	.\bsp\cpu\headers\MK60DZ10.h	15230;"	d
USBDCD_TIMER1_TVDPSRC_ON_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15231;"	d
USBDCD_TIMER2	.\bsp\cpu\headers\MK60DZ10.h	15270;"	d
USBDCD_TIMER2_CHECK_DM	.\bsp\cpu\headers\MK60DZ10.h	15239;"	d
USBDCD_TIMER2_CHECK_DM_MASK	.\bsp\cpu\headers\MK60DZ10.h	15237;"	d
USBDCD_TIMER2_CHECK_DM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15238;"	d
USBDCD_TIMER2_REG	.\bsp\cpu\headers\MK60DZ10.h	15176;"	d
USBDCD_TIMER2_TVDPSRC_CON	.\bsp\cpu\headers\MK60DZ10.h	15242;"	d
USBDCD_TIMER2_TVDPSRC_CON_MASK	.\bsp\cpu\headers\MK60DZ10.h	15240;"	d
USBDCD_TIMER2_TVDPSRC_CON_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15241;"	d
USBTRC0	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap
USB_ADDINFO_IEHOST_MASK	.\bsp\cpu\headers\MK60DZ10.h	14844;"	d
USB_ADDINFO_IEHOST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14845;"	d
USB_ADDINFO_IRQNUM	.\bsp\cpu\headers\MK60DZ10.h	14848;"	d
USB_ADDINFO_IRQNUM_MASK	.\bsp\cpu\headers\MK60DZ10.h	14846;"	d
USB_ADDINFO_IRQNUM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14847;"	d
USB_ADDINFO_REG	.\bsp\cpu\headers\MK60DZ10.h	14792;"	d
USB_ADDR_ADDR	.\bsp\cpu\headers\MK60DZ10.h	14989;"	d
USB_ADDR_ADDR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14987;"	d
USB_ADDR_ADDR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14988;"	d
USB_ADDR_LSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14990;"	d
USB_ADDR_LSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14991;"	d
USB_ADDR_REG	.\bsp\cpu\headers\MK60DZ10.h	14803;"	d
USB_BDTPAGE1_BDTBA	.\bsp\cpu\headers\MK60DZ10.h	14995;"	d
USB_BDTPAGE1_BDTBA_MASK	.\bsp\cpu\headers\MK60DZ10.h	14993;"	d
USB_BDTPAGE1_BDTBA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14994;"	d
USB_BDTPAGE1_REG	.\bsp\cpu\headers\MK60DZ10.h	14804;"	d
USB_BDTPAGE2_BDTBA	.\bsp\cpu\headers\MK60DZ10.h	15018;"	d
USB_BDTPAGE2_BDTBA_MASK	.\bsp\cpu\headers\MK60DZ10.h	15016;"	d
USB_BDTPAGE2_BDTBA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15017;"	d
USB_BDTPAGE2_REG	.\bsp\cpu\headers\MK60DZ10.h	14809;"	d
USB_BDTPAGE3_BDTBA	.\bsp\cpu\headers\MK60DZ10.h	15022;"	d
USB_BDTPAGE3_BDTBA_MASK	.\bsp\cpu\headers\MK60DZ10.h	15020;"	d
USB_BDTPAGE3_BDTBA_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15021;"	d
USB_BDTPAGE3_REG	.\bsp\cpu\headers\MK60DZ10.h	14810;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	.\bsp\cpu\headers\MK60DZ10.h	15051;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15052;"	d
USB_CONTROL_REG	.\bsp\cpu\headers\MK60DZ10.h	14814;"	d
USB_CTL_HOSTMODEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14976;"	d
USB_CTL_HOSTMODEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14977;"	d
USB_CTL_JSTATE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14984;"	d
USB_CTL_JSTATE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14985;"	d
USB_CTL_ODDRST_MASK	.\bsp\cpu\headers\MK60DZ10.h	14972;"	d
USB_CTL_ODDRST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14973;"	d
USB_CTL_REG	.\bsp\cpu\headers\MK60DZ10.h	14802;"	d
USB_CTL_RESET_MASK	.\bsp\cpu\headers\MK60DZ10.h	14978;"	d
USB_CTL_RESET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14979;"	d
USB_CTL_RESUME_MASK	.\bsp\cpu\headers\MK60DZ10.h	14974;"	d
USB_CTL_RESUME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14975;"	d
USB_CTL_SE0_MASK	.\bsp\cpu\headers\MK60DZ10.h	14982;"	d
USB_CTL_SE0_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14983;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	.\bsp\cpu\headers\MK60DZ10.h	14980;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14981;"	d
USB_CTL_USBENSOFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14970;"	d
USB_CTL_USBENSOFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14971;"	d
USB_ENDPT_EPCTLDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	15032;"	d
USB_ENDPT_EPCTLDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15033;"	d
USB_ENDPT_EPHSHK_MASK	.\bsp\cpu\headers\MK60DZ10.h	15024;"	d
USB_ENDPT_EPHSHK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15025;"	d
USB_ENDPT_EPRXEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15030;"	d
USB_ENDPT_EPRXEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15031;"	d
USB_ENDPT_EPSTALL_MASK	.\bsp\cpu\headers\MK60DZ10.h	15026;"	d
USB_ENDPT_EPSTALL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15027;"	d
USB_ENDPT_EPTXEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15028;"	d
USB_ENDPT_EPTXEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15029;"	d
USB_ENDPT_HOSTWOHUB_MASK	.\bsp\cpu\headers\MK60DZ10.h	15036;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15037;"	d
USB_ENDPT_REG	.\bsp\cpu\headers\MK60DZ10.h	14811;"	d
USB_ENDPT_RETRYDIS_MASK	.\bsp\cpu\headers\MK60DZ10.h	15034;"	d
USB_ENDPT_RETRYDIS_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15035;"	d
USB_ERREN_BTOERREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14955;"	d
USB_ERREN_BTOERREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14956;"	d
USB_ERREN_BTSERREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14959;"	d
USB_ERREN_BTSERREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14960;"	d
USB_ERREN_CRC16EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14951;"	d
USB_ERREN_CRC16EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14952;"	d
USB_ERREN_CRC5EOFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14949;"	d
USB_ERREN_CRC5EOFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14950;"	d
USB_ERREN_DFN8EN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14953;"	d
USB_ERREN_DFN8EN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14954;"	d
USB_ERREN_DMAERREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14957;"	d
USB_ERREN_DMAERREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14958;"	d
USB_ERREN_PIDERREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14947;"	d
USB_ERREN_PIDERREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14948;"	d
USB_ERREN_REG	.\bsp\cpu\headers\MK60DZ10.h	14800;"	d
USB_ERRSTAT_BTOERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14940;"	d
USB_ERRSTAT_BTOERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14941;"	d
USB_ERRSTAT_BTSERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14944;"	d
USB_ERRSTAT_BTSERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14945;"	d
USB_ERRSTAT_CRC16_MASK	.\bsp\cpu\headers\MK60DZ10.h	14936;"	d
USB_ERRSTAT_CRC16_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14937;"	d
USB_ERRSTAT_CRC5EOF_MASK	.\bsp\cpu\headers\MK60DZ10.h	14934;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14935;"	d
USB_ERRSTAT_DFN8_MASK	.\bsp\cpu\headers\MK60DZ10.h	14938;"	d
USB_ERRSTAT_DFN8_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14939;"	d
USB_ERRSTAT_DMAERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14942;"	d
USB_ERRSTAT_DMAERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14943;"	d
USB_ERRSTAT_PIDERR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14932;"	d
USB_ERRSTAT_PIDERR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14933;"	d
USB_ERRSTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	14799;"	d
USB_FRMNUMH_FRM	.\bsp\cpu\headers\MK60DZ10.h	15003;"	d
USB_FRMNUMH_FRM_MASK	.\bsp\cpu\headers\MK60DZ10.h	15001;"	d
USB_FRMNUMH_FRM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15002;"	d
USB_FRMNUMH_REG	.\bsp\cpu\headers\MK60DZ10.h	14806;"	d
USB_FRMNUML_FRM	.\bsp\cpu\headers\MK60DZ10.h	14999;"	d
USB_FRMNUML_FRM_MASK	.\bsp\cpu\headers\MK60DZ10.h	14997;"	d
USB_FRMNUML_FRM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14998;"	d
USB_FRMNUML_REG	.\bsp\cpu\headers\MK60DZ10.h	14805;"	d
USB_IDCOMP_NID	.\bsp\cpu\headers\MK60DZ10.h	14838;"	d
USB_IDCOMP_NID_MASK	.\bsp\cpu\headers\MK60DZ10.h	14836;"	d
USB_IDCOMP_NID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14837;"	d
USB_IDCOMP_REG	.\bsp\cpu\headers\MK60DZ10.h	14790;"	d
USB_INTEN_ATTACHEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14927;"	d
USB_INTEN_ATTACHEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14928;"	d
USB_INTEN_ERROREN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14917;"	d
USB_INTEN_ERROREN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14918;"	d
USB_INTEN_REG	.\bsp\cpu\headers\MK60DZ10.h	14798;"	d
USB_INTEN_RESUMEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14925;"	d
USB_INTEN_RESUMEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14926;"	d
USB_INTEN_SLEEPEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14923;"	d
USB_INTEN_SLEEPEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14924;"	d
USB_INTEN_SOFTOKEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14919;"	d
USB_INTEN_SOFTOKEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14920;"	d
USB_INTEN_STALLEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14929;"	d
USB_INTEN_STALLEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14930;"	d
USB_INTEN_TOKDNEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14921;"	d
USB_INTEN_TOKDNEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14922;"	d
USB_INTEN_USBRSTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14915;"	d
USB_INTEN_USBRSTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14916;"	d
USB_ISTAT_ATTACH_MASK	.\bsp\cpu\headers\MK60DZ10.h	14910;"	d
USB_ISTAT_ATTACH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14911;"	d
USB_ISTAT_ERROR_MASK	.\bsp\cpu\headers\MK60DZ10.h	14900;"	d
USB_ISTAT_ERROR_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14901;"	d
USB_ISTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	14797;"	d
USB_ISTAT_RESUME_MASK	.\bsp\cpu\headers\MK60DZ10.h	14908;"	d
USB_ISTAT_RESUME_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14909;"	d
USB_ISTAT_SLEEP_MASK	.\bsp\cpu\headers\MK60DZ10.h	14906;"	d
USB_ISTAT_SLEEP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14907;"	d
USB_ISTAT_SOFTOK_MASK	.\bsp\cpu\headers\MK60DZ10.h	14902;"	d
USB_ISTAT_SOFTOK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14903;"	d
USB_ISTAT_STALL_MASK	.\bsp\cpu\headers\MK60DZ10.h	14912;"	d
USB_ISTAT_STALL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14913;"	d
USB_ISTAT_TOKDNE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14904;"	d
USB_ISTAT_TOKDNE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14905;"	d
USB_ISTAT_USBRST_MASK	.\bsp\cpu\headers\MK60DZ10.h	14898;"	d
USB_ISTAT_USBRST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14899;"	d
USB_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct USB_MemMap {$/;"	s
USB_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_OBSERVE_DMPD_MASK	.\bsp\cpu\headers\MK60DZ10.h	15044;"	d
USB_OBSERVE_DMPD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15045;"	d
USB_OBSERVE_DPPD_MASK	.\bsp\cpu\headers\MK60DZ10.h	15046;"	d
USB_OBSERVE_DPPD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15047;"	d
USB_OBSERVE_DPPU_MASK	.\bsp\cpu\headers\MK60DZ10.h	15048;"	d
USB_OBSERVE_DPPU_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15049;"	d
USB_OBSERVE_REG	.\bsp\cpu\headers\MK60DZ10.h	14813;"	d
USB_OTGCTL_DMLOW_MASK	.\bsp\cpu\headers\MK60DZ10.h	14891;"	d
USB_OTGCTL_DMLOW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14892;"	d
USB_OTGCTL_DPHIGH_MASK	.\bsp\cpu\headers\MK60DZ10.h	14895;"	d
USB_OTGCTL_DPHIGH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14896;"	d
USB_OTGCTL_DPLOW_MASK	.\bsp\cpu\headers\MK60DZ10.h	14893;"	d
USB_OTGCTL_DPLOW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14894;"	d
USB_OTGCTL_OTGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14889;"	d
USB_OTGCTL_OTGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14890;"	d
USB_OTGCTL_REG	.\bsp\cpu\headers\MK60DZ10.h	14796;"	d
USB_OTGICR_AVBUSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14863;"	d
USB_OTGICR_AVBUSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14864;"	d
USB_OTGICR_BSESSEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14865;"	d
USB_OTGICR_BSESSEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14866;"	d
USB_OTGICR_IDEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14873;"	d
USB_OTGICR_IDEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14874;"	d
USB_OTGICR_LINESTATEEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14869;"	d
USB_OTGICR_LINESTATEEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14870;"	d
USB_OTGICR_ONEMSECEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14871;"	d
USB_OTGICR_ONEMSECEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14872;"	d
USB_OTGICR_REG	.\bsp\cpu\headers\MK60DZ10.h	14794;"	d
USB_OTGICR_SESSVLDEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14867;"	d
USB_OTGICR_SESSVLDEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14868;"	d
USB_OTGISTAT_AVBUSCHG_MASK	.\bsp\cpu\headers\MK60DZ10.h	14850;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14851;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	.\bsp\cpu\headers\MK60DZ10.h	14852;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14853;"	d
USB_OTGISTAT_IDCHG_MASK	.\bsp\cpu\headers\MK60DZ10.h	14860;"	d
USB_OTGISTAT_IDCHG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14861;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	.\bsp\cpu\headers\MK60DZ10.h	14856;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14857;"	d
USB_OTGISTAT_ONEMSEC_MASK	.\bsp\cpu\headers\MK60DZ10.h	14858;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14859;"	d
USB_OTGISTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	14793;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	.\bsp\cpu\headers\MK60DZ10.h	14854;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14855;"	d
USB_OTGSTAT_AVBUSVLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14876;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14877;"	d
USB_OTGSTAT_BSESSEND_MASK	.\bsp\cpu\headers\MK60DZ10.h	14878;"	d
USB_OTGSTAT_BSESSEND_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14879;"	d
USB_OTGSTAT_ID_MASK	.\bsp\cpu\headers\MK60DZ10.h	14886;"	d
USB_OTGSTAT_ID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14887;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	.\bsp\cpu\headers\MK60DZ10.h	14882;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14883;"	d
USB_OTGSTAT_ONEMSECEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	14884;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14885;"	d
USB_OTGSTAT_REG	.\bsp\cpu\headers\MK60DZ10.h	14795;"	d
USB_OTGSTAT_SESS_VLD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14880;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14881;"	d
USB_PERID_ID	.\bsp\cpu\headers\MK60DZ10.h	14834;"	d
USB_PERID_ID_MASK	.\bsp\cpu\headers\MK60DZ10.h	14832;"	d
USB_PERID_ID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14833;"	d
USB_PERID_REG	.\bsp\cpu\headers\MK60DZ10.h	14789;"	d
USB_REV_REG	.\bsp\cpu\headers\MK60DZ10.h	14791;"	d
USB_REV_REV	.\bsp\cpu\headers\MK60DZ10.h	14842;"	d
USB_REV_REV_MASK	.\bsp\cpu\headers\MK60DZ10.h	14840;"	d
USB_REV_REV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14841;"	d
USB_SOFTHLD_CNT	.\bsp\cpu\headers\MK60DZ10.h	15014;"	d
USB_SOFTHLD_CNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15012;"	d
USB_SOFTHLD_CNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15013;"	d
USB_SOFTHLD_REG	.\bsp\cpu\headers\MK60DZ10.h	14808;"	d
USB_STAT_ENDP	.\bsp\cpu\headers\MK60DZ10.h	14968;"	d
USB_STAT_ENDP_MASK	.\bsp\cpu\headers\MK60DZ10.h	14966;"	d
USB_STAT_ENDP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14967;"	d
USB_STAT_ODD_MASK	.\bsp\cpu\headers\MK60DZ10.h	14962;"	d
USB_STAT_ODD_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14963;"	d
USB_STAT_REG	.\bsp\cpu\headers\MK60DZ10.h	14801;"	d
USB_STAT_TX_MASK	.\bsp\cpu\headers\MK60DZ10.h	14964;"	d
USB_STAT_TX_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	14965;"	d
USB_TOKEN_REG	.\bsp\cpu\headers\MK60DZ10.h	14807;"	d
USB_TOKEN_TOKENENDPT	.\bsp\cpu\headers\MK60DZ10.h	15007;"	d
USB_TOKEN_TOKENENDPT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15005;"	d
USB_TOKEN_TOKENENDPT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15006;"	d
USB_TOKEN_TOKENPID	.\bsp\cpu\headers\MK60DZ10.h	15010;"	d
USB_TOKEN_TOKENPID_MASK	.\bsp\cpu\headers\MK60DZ10.h	15008;"	d
USB_TOKEN_TOKENPID_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15009;"	d
USB_USBCTRL_PDE_MASK	.\bsp\cpu\headers\MK60DZ10.h	15039;"	d
USB_USBCTRL_PDE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15040;"	d
USB_USBCTRL_REG	.\bsp\cpu\headers\MK60DZ10.h	14812;"	d
USB_USBCTRL_SUSP_MASK	.\bsp\cpu\headers\MK60DZ10.h	15041;"	d
USB_USBCTRL_SUSP_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15042;"	d
USB_USBTRC0_REG	.\bsp\cpu\headers\MK60DZ10.h	14815;"	d
USB_USBTRC0_SYNC_DET_MASK	.\bsp\cpu\headers\MK60DZ10.h	15056;"	d
USB_USBTRC0_SYNC_DET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15057;"	d
USB_USBTRC0_USBRESET_MASK	.\bsp\cpu\headers\MK60DZ10.h	15060;"	d
USB_USBTRC0_USBRESET_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15061;"	d
USB_USBTRC0_USBRESMEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15058;"	d
USB_USBTRC0_USBRESMEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15059;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15054;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15055;"	d
VECTORNUM	.\bsp\cpu\vectors.c	298;"	d	file:
VECTOR_000	.\bsp\cpu\vectors.h	31;"	d
VECTOR_001	.\bsp\cpu\vectors.h	32;"	d
VECTOR_002	.\bsp\cpu\vectors.h	33;"	d
VECTOR_003	.\bsp\cpu\vectors.h	34;"	d
VECTOR_004	.\bsp\cpu\vectors.h	35;"	d
VECTOR_005	.\bsp\cpu\vectors.h	36;"	d
VECTOR_006	.\bsp\cpu\vectors.h	37;"	d
VECTOR_007	.\bsp\cpu\vectors.h	38;"	d
VECTOR_008	.\bsp\cpu\vectors.h	39;"	d
VECTOR_009	.\bsp\cpu\vectors.h	40;"	d
VECTOR_010	.\bsp\cpu\vectors.h	41;"	d
VECTOR_011	.\bsp\cpu\vectors.h	42;"	d
VECTOR_012	.\bsp\cpu\vectors.h	43;"	d
VECTOR_013	.\bsp\cpu\vectors.h	44;"	d
VECTOR_014	.\bsp\cpu\vectors.h	45;"	d
VECTOR_015	.\bsp\cpu\vectors.h	46;"	d
VECTOR_016	.\bsp\cpu\vectors.h	47;"	d
VECTOR_017	.\bsp\cpu\vectors.h	48;"	d
VECTOR_018	.\bsp\cpu\vectors.h	49;"	d
VECTOR_019	.\bsp\cpu\vectors.h	50;"	d
VECTOR_020	.\bsp\cpu\vectors.h	51;"	d
VECTOR_021	.\bsp\cpu\vectors.h	52;"	d
VECTOR_022	.\bsp\cpu\vectors.h	53;"	d
VECTOR_023	.\bsp\cpu\vectors.h	54;"	d
VECTOR_024	.\bsp\cpu\vectors.h	55;"	d
VECTOR_025	.\bsp\cpu\vectors.h	56;"	d
VECTOR_026	.\bsp\cpu\vectors.h	57;"	d
VECTOR_027	.\bsp\cpu\vectors.h	58;"	d
VECTOR_028	.\bsp\cpu\vectors.h	59;"	d
VECTOR_029	.\bsp\cpu\vectors.h	60;"	d
VECTOR_030	.\bsp\cpu\vectors.h	61;"	d
VECTOR_031	.\bsp\cpu\vectors.h	62;"	d
VECTOR_032	.\bsp\cpu\vectors.h	63;"	d
VECTOR_033	.\bsp\cpu\vectors.h	64;"	d
VECTOR_034	.\bsp\cpu\vectors.h	65;"	d
VECTOR_035	.\bsp\cpu\vectors.h	66;"	d
VECTOR_036	.\bsp\cpu\vectors.h	67;"	d
VECTOR_037	.\bsp\cpu\vectors.h	68;"	d
VECTOR_038	.\bsp\cpu\vectors.h	69;"	d
VECTOR_039	.\bsp\cpu\vectors.h	70;"	d
VECTOR_040	.\bsp\cpu\vectors.h	71;"	d
VECTOR_041	.\bsp\cpu\vectors.h	72;"	d
VECTOR_042	.\bsp\cpu\vectors.h	73;"	d
VECTOR_043	.\bsp\cpu\vectors.h	74;"	d
VECTOR_044	.\bsp\cpu\vectors.h	75;"	d
VECTOR_045	.\bsp\cpu\vectors.h	76;"	d
VECTOR_046	.\bsp\cpu\vectors.h	77;"	d
VECTOR_047	.\bsp\cpu\vectors.h	78;"	d
VECTOR_048	.\bsp\cpu\vectors.h	79;"	d
VECTOR_049	.\bsp\cpu\vectors.h	80;"	d
VECTOR_050	.\bsp\cpu\vectors.h	81;"	d
VECTOR_051	.\bsp\cpu\vectors.h	82;"	d
VECTOR_052	.\bsp\cpu\vectors.h	83;"	d
VECTOR_053	.\bsp\cpu\vectors.h	84;"	d
VECTOR_054	.\bsp\cpu\vectors.h	85;"	d
VECTOR_055	.\bsp\cpu\vectors.h	86;"	d
VECTOR_056	.\bsp\cpu\vectors.h	87;"	d
VECTOR_057	.\bsp\cpu\vectors.h	88;"	d
VECTOR_058	.\bsp\cpu\vectors.h	89;"	d
VECTOR_059	.\bsp\cpu\vectors.h	90;"	d
VECTOR_060	.\bsp\cpu\vectors.h	91;"	d
VECTOR_061	.\bsp\cpu\vectors.h	92;"	d
VECTOR_062	.\bsp\cpu\vectors.h	93;"	d
VECTOR_063	.\bsp\cpu\vectors.h	94;"	d
VECTOR_064	.\bsp\cpu\vectors.h	95;"	d
VECTOR_065	.\bsp\cpu\vectors.h	96;"	d
VECTOR_066	.\bsp\cpu\vectors.h	97;"	d
VECTOR_067	.\bsp\cpu\vectors.h	98;"	d
VECTOR_068	.\bsp\cpu\vectors.h	99;"	d
VECTOR_069	.\bsp\cpu\vectors.h	100;"	d
VECTOR_070	.\bsp\cpu\vectors.h	101;"	d
VECTOR_071	.\bsp\cpu\vectors.h	102;"	d
VECTOR_072	.\bsp\cpu\vectors.h	103;"	d
VECTOR_073	.\bsp\cpu\vectors.h	104;"	d
VECTOR_074	.\bsp\cpu\vectors.h	105;"	d
VECTOR_075	.\bsp\cpu\vectors.h	106;"	d
VECTOR_076	.\bsp\cpu\vectors.h	107;"	d
VECTOR_077	.\bsp\cpu\vectors.h	108;"	d
VECTOR_078	.\bsp\cpu\vectors.h	109;"	d
VECTOR_079	.\bsp\cpu\vectors.h	110;"	d
VECTOR_080	.\bsp\cpu\vectors.h	111;"	d
VECTOR_081	.\bsp\cpu\vectors.h	112;"	d
VECTOR_082	.\bsp\cpu\vectors.h	113;"	d
VECTOR_083	.\bsp\cpu\vectors.h	114;"	d
VECTOR_084	.\bsp\cpu\vectors.h	115;"	d
VECTOR_085	.\bsp\cpu\vectors.h	116;"	d
VECTOR_086	.\bsp\cpu\vectors.h	117;"	d
VECTOR_087	.\bsp\cpu\vectors.h	118;"	d
VECTOR_088	.\bsp\cpu\vectors.h	119;"	d
VECTOR_089	.\bsp\cpu\vectors.h	120;"	d
VECTOR_090	.\bsp\cpu\vectors.h	121;"	d
VECTOR_091	.\bsp\cpu\vectors.h	122;"	d
VECTOR_092	.\bsp\cpu\vectors.h	123;"	d
VECTOR_093	.\bsp\cpu\vectors.h	124;"	d
VECTOR_094	.\bsp\cpu\vectors.h	125;"	d
VECTOR_095	.\bsp\cpu\vectors.h	126;"	d
VECTOR_096	.\bsp\cpu\vectors.h	127;"	d
VECTOR_097	.\bsp\cpu\vectors.h	128;"	d
VECTOR_098	.\bsp\cpu\vectors.h	129;"	d
VECTOR_099	.\bsp\cpu\vectors.h	130;"	d
VECTOR_100	.\bsp\cpu\vectors.h	131;"	d
VECTOR_101	.\bsp\cpu\vectors.h	132;"	d
VECTOR_102	.\bsp\cpu\vectors.h	133;"	d
VECTOR_103	.\bsp\cpu\vectors.h	134;"	d
VECTOR_104	.\bsp\cpu\vectors.h	135;"	d
VECTOR_105	.\bsp\cpu\vectors.h	136;"	d
VECTOR_106	.\bsp\cpu\vectors.h	137;"	d
VECTOR_107	.\bsp\cpu\vectors.h	138;"	d
VECTOR_108	.\bsp\cpu\vectors.h	139;"	d
VECTOR_109	.\bsp\cpu\vectors.h	140;"	d
VECTOR_110	.\bsp\cpu\vectors.h	141;"	d
VECTOR_111	.\bsp\cpu\vectors.h	142;"	d
VECTOR_112	.\bsp\cpu\vectors.h	143;"	d
VECTOR_113	.\bsp\cpu\vectors.h	144;"	d
VECTOR_114	.\bsp\cpu\vectors.h	145;"	d
VECTOR_115	.\bsp\cpu\vectors.h	146;"	d
VECTOR_116	.\bsp\cpu\vectors.h	147;"	d
VECTOR_117	.\bsp\cpu\vectors.h	148;"	d
VECTOR_118	.\bsp\cpu\vectors.h	149;"	d
VECTOR_119	.\bsp\cpu\vectors.h	150;"	d
VECTOR_120	.\bsp\cpu\vectors.h	151;"	d
VECTOR_121	.\bsp\cpu\vectors.h	152;"	d
VECTOR_122	.\bsp\cpu\vectors.h	153;"	d
VECTOR_123	.\bsp\cpu\vectors.h	154;"	d
VECTOR_124	.\bsp\cpu\vectors.h	155;"	d
VECTOR_125	.\bsp\cpu\vectors.h	156;"	d
VECTOR_126	.\bsp\cpu\vectors.h	157;"	d
VECTOR_127	.\bsp\cpu\vectors.h	158;"	d
VECTOR_128	.\bsp\cpu\vectors.h	159;"	d
VECTOR_129	.\bsp\cpu\vectors.h	160;"	d
VECTOR_130	.\bsp\cpu\vectors.h	161;"	d
VECTOR_131	.\bsp\cpu\vectors.h	162;"	d
VECTOR_132	.\bsp\cpu\vectors.h	163;"	d
VECTOR_133	.\bsp\cpu\vectors.h	164;"	d
VECTOR_134	.\bsp\cpu\vectors.h	165;"	d
VECTOR_135	.\bsp\cpu\vectors.h	166;"	d
VECTOR_136	.\bsp\cpu\vectors.h	167;"	d
VECTOR_137	.\bsp\cpu\vectors.h	168;"	d
VECTOR_138	.\bsp\cpu\vectors.h	169;"	d
VECTOR_139	.\bsp\cpu\vectors.h	170;"	d
VECTOR_140	.\bsp\cpu\vectors.h	171;"	d
VECTOR_141	.\bsp\cpu\vectors.h	172;"	d
VECTOR_142	.\bsp\cpu\vectors.h	173;"	d
VECTOR_143	.\bsp\cpu\vectors.h	174;"	d
VECTOR_144	.\bsp\cpu\vectors.h	175;"	d
VECTOR_145	.\bsp\cpu\vectors.h	176;"	d
VECTOR_146	.\bsp\cpu\vectors.h	177;"	d
VECTOR_147	.\bsp\cpu\vectors.h	178;"	d
VECTOR_148	.\bsp\cpu\vectors.h	179;"	d
VECTOR_149	.\bsp\cpu\vectors.h	180;"	d
VECTOR_150	.\bsp\cpu\vectors.h	181;"	d
VECTOR_151	.\bsp\cpu\vectors.h	182;"	d
VECTOR_152	.\bsp\cpu\vectors.h	183;"	d
VECTOR_153	.\bsp\cpu\vectors.h	184;"	d
VECTOR_154	.\bsp\cpu\vectors.h	185;"	d
VECTOR_155	.\bsp\cpu\vectors.h	186;"	d
VECTOR_156	.\bsp\cpu\vectors.h	187;"	d
VECTOR_157	.\bsp\cpu\vectors.h	188;"	d
VECTOR_158	.\bsp\cpu\vectors.h	189;"	d
VECTOR_159	.\bsp\cpu\vectors.h	190;"	d
VECTOR_160	.\bsp\cpu\vectors.h	191;"	d
VECTOR_161	.\bsp\cpu\vectors.h	192;"	d
VECTOR_162	.\bsp\cpu\vectors.h	193;"	d
VECTOR_163	.\bsp\cpu\vectors.h	194;"	d
VECTOR_164	.\bsp\cpu\vectors.h	195;"	d
VECTOR_165	.\bsp\cpu\vectors.h	196;"	d
VECTOR_166	.\bsp\cpu\vectors.h	197;"	d
VECTOR_167	.\bsp\cpu\vectors.h	198;"	d
VECTOR_168	.\bsp\cpu\vectors.h	199;"	d
VECTOR_169	.\bsp\cpu\vectors.h	200;"	d
VECTOR_170	.\bsp\cpu\vectors.h	201;"	d
VECTOR_171	.\bsp\cpu\vectors.h	202;"	d
VECTOR_172	.\bsp\cpu\vectors.h	203;"	d
VECTOR_173	.\bsp\cpu\vectors.h	204;"	d
VECTOR_174	.\bsp\cpu\vectors.h	205;"	d
VECTOR_175	.\bsp\cpu\vectors.h	206;"	d
VECTOR_176	.\bsp\cpu\vectors.h	207;"	d
VECTOR_177	.\bsp\cpu\vectors.h	208;"	d
VECTOR_178	.\bsp\cpu\vectors.h	209;"	d
VECTOR_179	.\bsp\cpu\vectors.h	210;"	d
VECTOR_180	.\bsp\cpu\vectors.h	211;"	d
VECTOR_181	.\bsp\cpu\vectors.h	212;"	d
VECTOR_182	.\bsp\cpu\vectors.h	213;"	d
VECTOR_183	.\bsp\cpu\vectors.h	214;"	d
VECTOR_184	.\bsp\cpu\vectors.h	215;"	d
VECTOR_185	.\bsp\cpu\vectors.h	216;"	d
VECTOR_186	.\bsp\cpu\vectors.h	217;"	d
VECTOR_187	.\bsp\cpu\vectors.h	218;"	d
VECTOR_188	.\bsp\cpu\vectors.h	219;"	d
VECTOR_189	.\bsp\cpu\vectors.h	220;"	d
VECTOR_190	.\bsp\cpu\vectors.h	221;"	d
VECTOR_191	.\bsp\cpu\vectors.h	222;"	d
VECTOR_192	.\bsp\cpu\vectors.h	223;"	d
VECTOR_193	.\bsp\cpu\vectors.h	224;"	d
VECTOR_194	.\bsp\cpu\vectors.h	225;"	d
VECTOR_195	.\bsp\cpu\vectors.h	226;"	d
VECTOR_196	.\bsp\cpu\vectors.h	227;"	d
VECTOR_197	.\bsp\cpu\vectors.h	228;"	d
VECTOR_198	.\bsp\cpu\vectors.h	229;"	d
VECTOR_199	.\bsp\cpu\vectors.h	230;"	d
VECTOR_200	.\bsp\cpu\vectors.h	231;"	d
VECTOR_201	.\bsp\cpu\vectors.h	232;"	d
VECTOR_202	.\bsp\cpu\vectors.h	233;"	d
VECTOR_203	.\bsp\cpu\vectors.h	234;"	d
VECTOR_204	.\bsp\cpu\vectors.h	235;"	d
VECTOR_205	.\bsp\cpu\vectors.h	236;"	d
VECTOR_206	.\bsp\cpu\vectors.h	237;"	d
VECTOR_207	.\bsp\cpu\vectors.h	238;"	d
VECTOR_208	.\bsp\cpu\vectors.h	239;"	d
VECTOR_209	.\bsp\cpu\vectors.h	240;"	d
VECTOR_210	.\bsp\cpu\vectors.h	241;"	d
VECTOR_211	.\bsp\cpu\vectors.h	242;"	d
VECTOR_212	.\bsp\cpu\vectors.h	243;"	d
VECTOR_213	.\bsp\cpu\vectors.h	244;"	d
VECTOR_214	.\bsp\cpu\vectors.h	245;"	d
VECTOR_215	.\bsp\cpu\vectors.h	246;"	d
VECTOR_216	.\bsp\cpu\vectors.h	247;"	d
VECTOR_217	.\bsp\cpu\vectors.h	248;"	d
VECTOR_218	.\bsp\cpu\vectors.h	249;"	d
VECTOR_219	.\bsp\cpu\vectors.h	250;"	d
VECTOR_220	.\bsp\cpu\vectors.h	251;"	d
VECTOR_221	.\bsp\cpu\vectors.h	252;"	d
VECTOR_222	.\bsp\cpu\vectors.h	253;"	d
VECTOR_223	.\bsp\cpu\vectors.h	254;"	d
VECTOR_224	.\bsp\cpu\vectors.h	255;"	d
VECTOR_225	.\bsp\cpu\vectors.h	256;"	d
VECTOR_226	.\bsp\cpu\vectors.h	257;"	d
VECTOR_227	.\bsp\cpu\vectors.h	258;"	d
VECTOR_228	.\bsp\cpu\vectors.h	259;"	d
VECTOR_229	.\bsp\cpu\vectors.h	260;"	d
VECTOR_230	.\bsp\cpu\vectors.h	261;"	d
VECTOR_231	.\bsp\cpu\vectors.h	262;"	d
VECTOR_232	.\bsp\cpu\vectors.h	263;"	d
VECTOR_233	.\bsp\cpu\vectors.h	264;"	d
VECTOR_234	.\bsp\cpu\vectors.h	265;"	d
VECTOR_235	.\bsp\cpu\vectors.h	266;"	d
VECTOR_236	.\bsp\cpu\vectors.h	267;"	d
VECTOR_237	.\bsp\cpu\vectors.h	268;"	d
VECTOR_238	.\bsp\cpu\vectors.h	269;"	d
VECTOR_239	.\bsp\cpu\vectors.h	270;"	d
VECTOR_240	.\bsp\cpu\vectors.h	271;"	d
VECTOR_241	.\bsp\cpu\vectors.h	272;"	d
VECTOR_242	.\bsp\cpu\vectors.h	273;"	d
VECTOR_243	.\bsp\cpu\vectors.h	274;"	d
VECTOR_244	.\bsp\cpu\vectors.h	275;"	d
VECTOR_245	.\bsp\cpu\vectors.h	276;"	d
VECTOR_246	.\bsp\cpu\vectors.h	277;"	d
VECTOR_247	.\bsp\cpu\vectors.h	278;"	d
VECTOR_248	.\bsp\cpu\vectors.h	279;"	d
VECTOR_249	.\bsp\cpu\vectors.h	280;"	d
VECTOR_250	.\bsp\cpu\vectors.h	281;"	d
VECTOR_251	.\bsp\cpu\vectors.h	282;"	d
VECTOR_252	.\bsp\cpu\vectors.h	283;"	d
VECTOR_253	.\bsp\cpu\vectors.h	284;"	d
VECTOR_254	.\bsp\cpu\vectors.h	285;"	d
VECTOR_255	.\bsp\cpu\vectors.h	286;"	d
VENDOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t VENDOR;                                 \/**< Vendor Specific Register, offset: 0xC0 *\/$/;"	m	struct:SDHC_MemMap
VER	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t VER;                                    \/**< RNGB Version ID Register, offset: 0x0 *\/$/;"	m	struct:RNG_MemMap
VREF_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	15347;"	d
VREF_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct VREF_MemMap {$/;"	s
VREF_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *VREF_MemMapPtr;$/;"	t
VREF_SC	.\bsp\cpu\headers\MK60DZ10.h	15362;"	d
VREF_SC_MODE_LV	.\bsp\cpu\headers\MK60DZ10.h	15332;"	d
VREF_SC_MODE_LV_MASK	.\bsp\cpu\headers\MK60DZ10.h	15330;"	d
VREF_SC_MODE_LV_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15331;"	d
VREF_SC_REG	.\bsp\cpu\headers\MK60DZ10.h	15309;"	d
VREF_SC_REGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15335;"	d
VREF_SC_REGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15336;"	d
VREF_SC_VREFEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15337;"	d
VREF_SC_VREFEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15338;"	d
VREF_SC_VREFST_MASK	.\bsp\cpu\headers\MK60DZ10.h	15333;"	d
VREF_SC_VREFST_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15334;"	d
VREF_TRM	.\bsp\cpu\headers\MK60DZ10.h	15361;"	d
VREF_TRM_REG	.\bsp\cpu\headers\MK60DZ10.h	15308;"	d
VREF_TRM_TRIM	.\bsp\cpu\headers\MK60DZ10.h	15328;"	d
VREF_TRM_TRIM_MASK	.\bsp\cpu\headers\MK60DZ10.h	15326;"	d
VREF_TRM_TRIM_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15327;"	d
VTOR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap
WAR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t WAR;                                    \/**< RTC Write Access Register, offset: 0x800 *\/$/;"	m	struct:RTC_MemMap
WDOG_BASE_PTR	.\bsp\cpu\headers\MK60DZ10.h	15516;"	d
WDOG_MemMap	.\bsp\cpu\headers\MK60DZ10.h	/^typedef struct WDOG_MemMap {$/;"	s
WDOG_MemMapPtr	.\bsp\cpu\headers\MK60DZ10.h	/^} volatile *WDOG_MemMapPtr;$/;"	t
WDOG_PRESC	.\bsp\cpu\headers\MK60DZ10.h	15541;"	d
WDOG_PRESC_PRESCVAL	.\bsp\cpu\headers\MK60DZ10.h	15507;"	d
WDOG_PRESC_PRESCVAL_MASK	.\bsp\cpu\headers\MK60DZ10.h	15505;"	d
WDOG_PRESC_PRESCVAL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15506;"	d
WDOG_PRESC_REG	.\bsp\cpu\headers\MK60DZ10.h	15421;"	d
WDOG_REFRESH	.\bsp\cpu\headers\MK60DZ10.h	15536;"	d
WDOG_REFRESH_REG	.\bsp\cpu\headers\MK60DZ10.h	15416;"	d
WDOG_REFRESH_WDOGREFRESH	.\bsp\cpu\headers\MK60DZ10.h	15487;"	d
WDOG_REFRESH_WDOGREFRESH_MASK	.\bsp\cpu\headers\MK60DZ10.h	15485;"	d
WDOG_REFRESH_WDOGREFRESH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15486;"	d
WDOG_RSTCNT	.\bsp\cpu\headers\MK60DZ10.h	15540;"	d
WDOG_RSTCNT_REG	.\bsp\cpu\headers\MK60DZ10.h	15420;"	d
WDOG_RSTCNT_RSTCNT	.\bsp\cpu\headers\MK60DZ10.h	15503;"	d
WDOG_RSTCNT_RSTCNT_MASK	.\bsp\cpu\headers\MK60DZ10.h	15501;"	d
WDOG_RSTCNT_RSTCNT_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15502;"	d
WDOG_STCTRLH	.\bsp\cpu\headers\MK60DZ10.h	15530;"	d
WDOG_STCTRLH_ALLOWUPDATE_MASK	.\bsp\cpu\headers\MK60DZ10.h	15446;"	d
WDOG_STCTRLH_ALLOWUPDATE_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15447;"	d
WDOG_STCTRLH_BYTESEL	.\bsp\cpu\headers\MK60DZ10.h	15462;"	d
WDOG_STCTRLH_BYTESEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	15460;"	d
WDOG_STCTRLH_BYTESEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15461;"	d
WDOG_STCTRLH_CLKSRC_MASK	.\bsp\cpu\headers\MK60DZ10.h	15440;"	d
WDOG_STCTRLH_CLKSRC_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15441;"	d
WDOG_STCTRLH_DBGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15448;"	d
WDOG_STCTRLH_DBGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15449;"	d
WDOG_STCTRLH_DISTESTWDOG_MASK	.\bsp\cpu\headers\MK60DZ10.h	15463;"	d
WDOG_STCTRLH_DISTESTWDOG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15464;"	d
WDOG_STCTRLH_IRQRSTEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15442;"	d
WDOG_STCTRLH_IRQRSTEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15443;"	d
WDOG_STCTRLH_REG	.\bsp\cpu\headers\MK60DZ10.h	15410;"	d
WDOG_STCTRLH_STNDBYEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15454;"	d
WDOG_STCTRLH_STNDBYEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15455;"	d
WDOG_STCTRLH_STOPEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15450;"	d
WDOG_STCTRLH_STOPEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15451;"	d
WDOG_STCTRLH_TESTSEL_MASK	.\bsp\cpu\headers\MK60DZ10.h	15458;"	d
WDOG_STCTRLH_TESTSEL_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15459;"	d
WDOG_STCTRLH_TESTWDOG_MASK	.\bsp\cpu\headers\MK60DZ10.h	15456;"	d
WDOG_STCTRLH_TESTWDOG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15457;"	d
WDOG_STCTRLH_WAITEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15452;"	d
WDOG_STCTRLH_WAITEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15453;"	d
WDOG_STCTRLH_WDOGEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15438;"	d
WDOG_STCTRLH_WDOGEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15439;"	d
WDOG_STCTRLH_WINEN_MASK	.\bsp\cpu\headers\MK60DZ10.h	15444;"	d
WDOG_STCTRLH_WINEN_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15445;"	d
WDOG_STCTRLL	.\bsp\cpu\headers\MK60DZ10.h	15531;"	d
WDOG_STCTRLL_INTFLG_MASK	.\bsp\cpu\headers\MK60DZ10.h	15466;"	d
WDOG_STCTRLL_INTFLG_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15467;"	d
WDOG_STCTRLL_REG	.\bsp\cpu\headers\MK60DZ10.h	15411;"	d
WDOG_TMROUTH	.\bsp\cpu\headers\MK60DZ10.h	15538;"	d
WDOG_TMROUTH_REG	.\bsp\cpu\headers\MK60DZ10.h	15418;"	d
WDOG_TMROUTH_TIMEROUTHIGH	.\bsp\cpu\headers\MK60DZ10.h	15495;"	d
WDOG_TMROUTH_TIMEROUTHIGH_MASK	.\bsp\cpu\headers\MK60DZ10.h	15493;"	d
WDOG_TMROUTH_TIMEROUTHIGH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15494;"	d
WDOG_TMROUTL	.\bsp\cpu\headers\MK60DZ10.h	15539;"	d
WDOG_TMROUTL_REG	.\bsp\cpu\headers\MK60DZ10.h	15419;"	d
WDOG_TMROUTL_TIMEROUTLOW	.\bsp\cpu\headers\MK60DZ10.h	15499;"	d
WDOG_TMROUTL_TIMEROUTLOW_MASK	.\bsp\cpu\headers\MK60DZ10.h	15497;"	d
WDOG_TMROUTL_TIMEROUTLOW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15498;"	d
WDOG_TOVALH	.\bsp\cpu\headers\MK60DZ10.h	15532;"	d
WDOG_TOVALH_REG	.\bsp\cpu\headers\MK60DZ10.h	15412;"	d
WDOG_TOVALH_TOVALHIGH	.\bsp\cpu\headers\MK60DZ10.h	15471;"	d
WDOG_TOVALH_TOVALHIGH_MASK	.\bsp\cpu\headers\MK60DZ10.h	15469;"	d
WDOG_TOVALH_TOVALHIGH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15470;"	d
WDOG_TOVALL	.\bsp\cpu\headers\MK60DZ10.h	15533;"	d
WDOG_TOVALL_REG	.\bsp\cpu\headers\MK60DZ10.h	15413;"	d
WDOG_TOVALL_TOVALLOW	.\bsp\cpu\headers\MK60DZ10.h	15475;"	d
WDOG_TOVALL_TOVALLOW_MASK	.\bsp\cpu\headers\MK60DZ10.h	15473;"	d
WDOG_TOVALL_TOVALLOW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15474;"	d
WDOG_UNLOCK	.\bsp\cpu\headers\MK60DZ10.h	15537;"	d
WDOG_UNLOCK_REG	.\bsp\cpu\headers\MK60DZ10.h	15417;"	d
WDOG_UNLOCK_WDOGUNLOCK	.\bsp\cpu\headers\MK60DZ10.h	15491;"	d
WDOG_UNLOCK_WDOGUNLOCK_MASK	.\bsp\cpu\headers\MK60DZ10.h	15489;"	d
WDOG_UNLOCK_WDOGUNLOCK_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15490;"	d
WDOG_WINH	.\bsp\cpu\headers\MK60DZ10.h	15534;"	d
WDOG_WINH_REG	.\bsp\cpu\headers\MK60DZ10.h	15414;"	d
WDOG_WINH_WINHIGH	.\bsp\cpu\headers\MK60DZ10.h	15479;"	d
WDOG_WINH_WINHIGH_MASK	.\bsp\cpu\headers\MK60DZ10.h	15477;"	d
WDOG_WINH_WINHIGH_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15478;"	d
WDOG_WINL	.\bsp\cpu\headers\MK60DZ10.h	15535;"	d
WDOG_WINL_REG	.\bsp\cpu\headers\MK60DZ10.h	15415;"	d
WDOG_WINL_WINLOW	.\bsp\cpu\headers\MK60DZ10.h	15483;"	d
WDOG_WINL_WINLOW_MASK	.\bsp\cpu\headers\MK60DZ10.h	15481;"	d
WDOG_WINL_WINLOW_SHIFT	.\bsp\cpu\headers\MK60DZ10.h	15482;"	d
WF7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t WF7816;                                  \/**< UART 7816 Wait FD Register, offset: 0x1D *\/$/;"	m	struct:UART_MemMap
WINH	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t WINH;                                   \/**< Watchdog Window Register High, offset: 0x8 *\/$/;"	m	struct:WDOG_MemMap
WINL	.\bsp\cpu\headers\MK60DZ10.h	/^  uint16_t WINL;                                   \/**< Watchdog Window Register Low, offset: 0xA *\/$/;"	m	struct:WDOG_MemMap
WML	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t WML;                                    \/**< Watermark Level Register, offset: 0x44 *\/$/;"	m	struct:SDHC_MemMap
WN7816	.\bsp\cpu\headers\MK60DZ10.h	/^  uint8_t WN7816;                                  \/**< UART 7816 Wait N Register, offset: 0x1C *\/$/;"	m	struct:UART_MemMap
WORD	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t WORD[12][4];                            \/**< Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 *\/$/;"	m	struct:MPU_MemMap
WORD0	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t WORD0;                                  \/**< Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::__anon8
WORD1	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t WORD1;                                  \/**< Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::__anon8
WP7816_T_TYPE0	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t WP7816_T_TYPE0;                          \/**< UART 7816 Wait Parameter Register, offset: 0x1B *\/$/;"	m	union:UART_MemMap::__anon35
WP7816_T_TYPE1	.\bsp\cpu\headers\MK60DZ10.h	/^    uint8_t WP7816_T_TYPE1;                          \/**< UART 7816 Wait Parameter Register, offset: 0x1B *\/$/;"	m	union:UART_MemMap::__anon35
XFERTYP	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t XFERTYP;                                \/**< Transfer Type Register, offset: 0xC *\/$/;"	m	struct:SDHC_MemMap
XOR_CA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t XOR_CA[9];                              \/**< General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
XOR_CAA	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t XOR_CAA;                                \/**< Accumulator register - Exclusive Or command, offset: 0x984 *\/$/;"	m	struct:CAU_MemMap
XOR_CASR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t XOR_CASR;                               \/**< Status register  - Exclusive Or command, offset: 0x980 *\/$/;"	m	struct:CAU_MemMap
XTAL10	.\bsp\drivers\mcg\mcg.h	/^  XTAL10,$/;"	e	enum:crystal_val
XTAL12	.\bsp\drivers\mcg\mcg.h	/^  XTAL12,$/;"	e	enum:crystal_val
XTAL14	.\bsp\drivers\mcg\mcg.h	/^  XTAL14,$/;"	e	enum:crystal_val
XTAL16	.\bsp\drivers\mcg\mcg.h	/^  XTAL16,$/;"	e	enum:crystal_val
XTAL18	.\bsp\drivers\mcg\mcg.h	/^  XTAL18,$/;"	e	enum:crystal_val
XTAL2	.\bsp\drivers\mcg\mcg.h	/^  XTAL2,$/;"	e	enum:crystal_val
XTAL20	.\bsp\drivers\mcg\mcg.h	/^  XTAL20,$/;"	e	enum:crystal_val
XTAL22	.\bsp\drivers\mcg\mcg.h	/^  XTAL22,$/;"	e	enum:crystal_val
XTAL24	.\bsp\drivers\mcg\mcg.h	/^  XTAL24,$/;"	e	enum:crystal_val
XTAL26	.\bsp\drivers\mcg\mcg.h	/^  XTAL26,$/;"	e	enum:crystal_val
XTAL28	.\bsp\drivers\mcg\mcg.h	/^  XTAL28,$/;"	e	enum:crystal_val
XTAL30	.\bsp\drivers\mcg\mcg.h	/^  XTAL30,$/;"	e	enum:crystal_val
XTAL32	.\bsp\drivers\mcg\mcg.h	/^  XTAL32,$/;"	e	enum:crystal_val
XTAL4	.\bsp\drivers\mcg\mcg.h	/^  XTAL4,$/;"	e	enum:crystal_val
XTAL6	.\bsp\drivers\mcg\mcg.h	/^  XTAL6,$/;"	e	enum:crystal_val
XTAL8	.\bsp\drivers\mcg\mcg.h	/^  XTAL8,$/;"	e	enum:crystal_val
_ASSERT_H_	.\bsp\common\assert.h	9;"	d
_COMMON_H_	.\bsp\common\common.h	9;"	d
_CPU_ARM_CM4_H	.\bsp\cpu\arm_cm4.h	9;"	d
_DMA_CHANNELS_H	.\bsp\cpu\dma_channels.h	15;"	d
_ENET_H_	.\bsp\drivers\enet\enet.h	9;"	d
_ETH_H	.\bsp\drivers\enet\eth.h	9;"	d
_ETH_PHY_H	.\bsp\drivers\enet\eth_phy.h	10;"	d
_IAR_H_	.\iar.h	10;"	d
_IO_H	.\bsp\common\io.h	8;"	d
_MII_H_	.\bsp\drivers\enet\mii.h	12;"	d
_NBUF_H_	.\bsp\drivers\enet\nbuf.h	10;"	d
_QUEUE_H_	.\bsp\common\queue.h	9;"	d
_STARTUP_H_	.\bsp\common\startup.h	9;"	d
_UIF_H_	.\bsp\common\uif.h	10;"	d
__ADC16_H__	.\bsp\drivers\adc16\adc16.h	5;"	d
__ISR_H	.\app\isr.h	8;"	d
__K60_TOWER_H__	.\bsp\platforms\k60_tower.h	9;"	d
__LPTMR_H__	.\bsp\drivers\lptmr\lptmr.h	9;"	d
__MCG_H__	.\bsp\drivers\mcg\mcg.h	8;"	d
__PMC_H__	.\bsp\drivers\pmc\pmc.h	9;"	d
__RTC_H__	.\bsp\drivers\rtc\rtc.h	9;"	d
__UART_H__	.\bsp\drivers\uart\uart.h	9;"	d
__VECTORS_H	.\bsp\cpu\vectors.h	12;"	d
__WDOG_H__	.\bsp\drivers\wdog\wdog.h	9;"	d
__done	.\bsp\cpu\crt0.s	/^__done$/;"	l
__startup	.\bsp\cpu\crt0.s	/^__startup$/;"	l
__startup	.\bsp\cpu\cw_crt0.s	/^__startup:$/;"	l
__vector_table	.\bsp\cpu\vectors.c	/^  const vector_entry  __vector_table[] = \/\/@ ".intvec" =$/;"	v
_memtest_h	.\bsp\common\memtest.h	18;"	d
adc_cal	.\bsp\drivers\adc16\adc16.h	/^typedef struct adc_cal {$/;"	s
adc_cfg	.\bsp\drivers\adc16\adc16.h	/^typedef struct adc_cfg {$/;"	s
align	.\bsp\common\alloc.c	/^    unsigned int align;$/;"	m	struct:ALLOC_HDR	file:
assert_failed	.\bsp\common\assert.c	/^assert_failed(char *file, int line)$/;"	f
atc	.\bsp\drivers\mcg\mcg.c	/^int atc (unsigned char irc, int irc_freq)$/;"	f
autoneg_off	.\bsp\drivers\enet\enet.h	/^  autoneg_off$/;"	e	enum:__anon38
autoneg_on	.\bsp\drivers\enet\enet.h	/^  autoneg_on,$/;"	e	enum:__anon38
base	.\bsp\common\alloc.c	/^static ALLOC_HDR base;$/;"	v	file:
base_DCRDR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRSR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap
base_DEMCR	.\bsp\cpu\headers\MK60DZ10.h	/^  uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap
base_DHCSR_Read	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon17
base_DHCSR_Write	.\bsp\cpu\headers\MK60DZ10.h	/^    uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon17
bdu	.\bsp\drivers\enet\nbuf.h	/^  	uint32_t bdu;$/;"	m	struct:__anon46
ch	.\bsp\drivers\enet\enet.h	/^    uint8_t             ch;            \/* FEC channel       *\/$/;"	m	struct:__anon43
char_present	.\bsp\common\io.c	/^char_present (void)$/;"	f
clk_option	.\bsp\drivers\mcg\mcg.h	/^enum clk_option$/;"	g
cmd	.\bsp\common\uif.h	/^    char *  cmd;                    \/* command name user types, ie. GO  *\/$/;"	m	struct:__anon4
cmdline1	.\bsp\common\uif.c	/^static char cmdline1 [UIF_MAX_LINE];$/;"	v	file:
cmdline2	.\bsp\common\uif.c	/^static char cmdline2 [UIF_MAX_LINE];$/;"	v	file:
common_startup	.\bsp\common\startup.c	/^common_startup(void)$/;"	f
core_clk_khz	.\bsp\cpu\sysinit.c	/^int core_clk_khz;$/;"	v
core_clk_mhz	.\bsp\cpu\sysinit.c	/^int core_clk_mhz;$/;"	v
cpu_err	.\uC-CPU\cpu_core.h	/^typedef enum cpu_err {$/;"	g
crystal_val	.\bsp\drivers\mcg\mcg.h	/^enum crystal_val$/;"	g
data	.\bsp\drivers\enet\eth.h	/^    uint8_t*  data;$/;"	m	struct:__anon45
data	.\bsp\drivers\enet\nbuf.h	/^  	uint8_t  *data;	                \/* buffer address *\/$/;"	m	struct:__anon46
data	.\bsp\drivers\enet\nbuf.h	/^  	uint8_t  *data;	    \/* buffer address *\/$/;"	m	struct:__anon47
datum	.\bsp\common\memtest.h	/^typedef unsigned long datum;$/;"	t
default_isr	.\bsp\cpu\vectors.c	/^void default_isr(void)$/;"	f
delay	.\app\main.c	/^void delay()$/;"	f
description	.\bsp\common\uif.h	/^    char *  description;            \/* brief description of command     *\/$/;"	m	struct:__anon4
dest	.\bsp\common\printf.c	/^    int dest;$/;"	m	struct:__anon2	file:
dest	.\bsp\drivers\enet\eth.h	/^    ETH_ADDR     dest;$/;"	m	struct:__anon44
disable_irq	.\bsp\cpu\arm_cm4.c	/^void disable_irq (int irq)$/;"	f
disable_lpwui	.\bsp\drivers\pmc\pmc.c	/^void disable_lpwui(void)$/;"	f
disable_ports	.\bsp\drivers\pmc\pmc.c	/^void     disable_ports(void){$/;"	f
disable_ports_partial	.\bsp\drivers\pmc\pmc.c	/^void     disable_ports_partial(void){$/;"	f
done	.\bsp\cpu\cw_crt0.s	/^done:$/;"	l
dummy	.\bsp\drivers\adc16\adc16.h	/^uint8_t   dummy;$/;"	m	struct:adc_cal
duplex	.\bsp\drivers\enet\enet.h	/^    ENET_DUPLEX         duplex;        \/* Ethernet Duplex          *\/$/;"	m	struct:__anon43
ebd_status	.\bsp\drivers\enet\nbuf.h	/^  	uint32_t ebd_status;$/;"	m	struct:__anon46
enable_irq	.\bsp\cpu\arm_cm4.c	/^void enable_irq (int irq)$/;"	f
enable_lpwui	.\bsp\drivers\pmc\pmc.c	/^void enable_lpwui(void)$/;"	f
enet_duplex	.\bsp\drivers\enet\enet.c	/^enet_duplex (int ch, ENET_DUPLEX duplex)$/;"	f
enet_fill_txbds	.\bsp\drivers\enet\nbuf.c	/^void enet_fill_txbds(int ch, NBUF * tx_packet)$/;"	f
enet_get_received_packet	.\bsp\drivers\enet\nbuf.c	/^enet_get_received_packet(int ch, NBUF * rx_packet)$/;"	f
enet_hash_address	.\bsp\drivers\enet\enet.c	/^enet_hash_address(const uint8_t* addr)$/;"	f
enet_init	.\bsp\drivers\enet\enet.c	/^enet_init (ENET_CONFIG *config)$/;"	f
enet_mib_dump	.\bsp\drivers\enet\enet.c	/^enet_mib_dump(int ch)$/;"	f
enet_mib_init	.\bsp\drivers\enet\enet.c	/^enet_mib_init(int ch)$/;"	f
enet_reset	.\bsp\drivers\enet\enet.c	/^enet_reset (int ch)$/;"	f
enet_set_address	.\bsp\drivers\enet\enet.c	/^enet_set_address (int ch, const uint8_t *pa)$/;"	f
enet_start	.\bsp\drivers\enet\enet.c	/^enet_start (int ch)$/;"	f
enet_transmit_packet	.\bsp\drivers\enet\nbuf.c	/^enet_transmit_packet(int ch, NBUF * tx_packet)$/;"	f
enet_wait_for_frame_receive	.\bsp\drivers\enet\enet.c	/^enet_wait_for_frame_receive(int ch, int timeout)$/;"	f
enter_lls	.\bsp\drivers\pmc\pmc.c	/^void enter_lls(void)$/;"	f
enter_stop	.\bsp\drivers\pmc\pmc.c	/^void enter_stop(void)$/;"	f
enter_stop_mode	.\bsp\drivers\pmc\pmc.c	/^void enter_stop_mode(char mode)$/;"	f
enter_vlls1	.\bsp\drivers\pmc\pmc.c	/^void enter_vlls1(void)$/;"	f
enter_vlls2	.\bsp\drivers\pmc\pmc.c	/^void enter_vlls2(void)$/;"	f
enter_vlls3	.\bsp\drivers\pmc\pmc.c	/^void enter_vlls3(void)$/;"	f
enter_vlpr	.\bsp\drivers\pmc\pmc.c	/^void enter_vlpr(char lpwui_value)$/;"	f
enter_vlps	.\bsp\drivers\pmc\pmc.c	/^void enter_vlps(char lpwui_value)$/;"	f
enter_wait	.\bsp\drivers\pmc\pmc.c	/^void enter_wait(void)$/;"	f
eth_phy_anar	.\bsp\drivers\enet\eth_phy.c	/^int eth_phy_anar = 0$/;"	v
eth_phy_autoneg	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_autoneg(int ch, int phy_addr, ENET_SPEED speed, ENET_DUPLEX duplex)$/;"	f
eth_phy_get_duplex	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_get_duplex(int ch, int phy_addr, int *speed)$/;"	f
eth_phy_get_manual_duplex	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_get_manual_duplex(int ch, int phy_addr, int *duplex)$/;"	f
eth_phy_get_manual_speed	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_get_manual_speed(int ch, int phy_addr, int *speed)$/;"	f
eth_phy_get_speed	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_get_speed(int ch, int phy_addr, int *speed)$/;"	f
eth_phy_manual	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_manual(int ch, int phy_addr, ENET_SPEED speed, ENET_DUPLEX duplex, int loop)$/;"	f
eth_phy_reg_dump	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_reg_dump(int ch, int phy_addr)$/;"	f
eth_phy_reset	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_reset(int ch, int phy_addr)$/;"	f
eth_phy_set_remote_loopback	.\bsp\drivers\enet\eth_phy.c	/^eth_phy_set_remote_loopback(int ch, int phy_addr, int loop)$/;"	f
exit_vlpr	.\bsp\drivers\pmc\pmc.c	/^void exit_vlpr(void)$/;"	f
external	.\bsp\drivers\enet\enet.h	/^    ENET_EXTERNAL_CONN  external;      \/* outside test? *\/$/;"	m	struct:__anon43
fast_irc_freq	.\bsp\drivers\mcg\mcg.c	/^extern int fast_irc_freq = 4000000; \/\/ default fast irc frequency is 4MHz$/;"	v
fb_clk_init	.\bsp\cpu\sysinit.c	/^void fb_clk_init(void)$/;"	f
fbe_fbi_fast	.\bsp\drivers\mcg\mcg.c	/^void fbe_fbi_fast(void)$/;"	f
fbe_fbi_slow	.\bsp\drivers\mcg\mcg.c	/^void fbe_fbi_slow(void)$/;"	f
fbe_pbe	.\bsp\drivers\mcg\mcg.c	/^void fbe_pbe(unsigned char prdiv_val, unsigned char vdiv_val)$/;"	f
fbi_blpi	.\bsp\drivers\mcg\mcg.c	/^void fbi_blpi(void)$/;"	f
fee_fei	.\bsp\drivers\mcg\mcg.c	/^void fee_fei(void)$/;"	f
fei_fbe	.\bsp\drivers\mcg\mcg.c	/^int fei_fbe(unsigned char crystal_val, unsigned char hgo_val)$/;"	f
flags	.\bsp\common\uif.h	/^    int     flags;                  \/* command flags (e.g. repeat)      *\/$/;"	m	struct:__anon4
fll_freq	.\bsp\drivers\mcg\mcg.c	/^int fll_freq(int fll_ref)$/;"	f
fll_rtc_init	.\bsp\drivers\mcg\mcg.c	/^unsigned char fll_rtc_init(unsigned char clk_option, unsigned char crystal_val)$/;"	f
free	.\bsp\common\alloc.c	/^free (void *ap)$/;"	f
freep	.\bsp\common\alloc.c	/^static ALLOC_HDR *freep = NULL;$/;"	v	file:
func	.\bsp\common\printf.c	/^    void (*func)(char);$/;"	m	struct:__anon2	file:
func	.\bsp\common\uif.h	/^    void    (*func)(int, char **);  \/* actual function to call          *\/$/;"	m	struct:__anon4
func	.\bsp\common\uif.h	/^    void    (*func)(int, char **);$/;"	m	struct:__anon5
get_line	.\bsp\common\uif.c	/^get_line (char *line)$/;"	f
get_value	.\bsp\common\uif.c	/^get_value (char *s, int *success, int base)$/;"	f
head	.\bsp\common\queue.h	/^    QNODE *head;$/;"	m	struct:__anon3
head	.\bsp\drivers\enet\eth.h	/^    ETH_HDR head;$/;"	m	struct:__anon45
i	.\bsp\drivers\pmc\pmc.c	/^int i;$/;"	v
in_char	.\bsp\common\io.c	/^in_char (void)$/;"	f
init_gpio	.\app\main.c	/^void init_gpio()$/;"	f
int16	.\bsp\cpu\arm_cm4.h	/^typedef short int	        int16;  \/* 16 bits *\/$/;"	t
int32	.\bsp\cpu\arm_cm4.h	/^typedef int		            int32;  \/* 32 bits *\/$/;"	t
int8	.\bsp\cpu\arm_cm4.h	/^typedef char			    int8;   \/*  8 bits *\/$/;"	t
interface	.\bsp\drivers\enet\enet.h	/^    ENET_INTERFACE      interface;     \/* Transceiver mode  *\/$/;"	m	struct:__anon43
length	.\bsp\drivers\enet\nbuf.h	/^  	uint16_t length;	            \/* transfer length *\/$/;"	m	struct:__anon46
length	.\bsp\drivers\enet\nbuf.h	/^  	uint16_t length;	\/* transfer length *\/$/;"	m	struct:__anon47
length_proto_type	.\bsp\drivers\enet\nbuf.h	/^  	uint16_t length_proto_type;$/;"	m	struct:__anon46
lib_err	.\uC-LIB\lib_def.h	/^typedef enum lib_err {$/;"	g
loc	.\bsp\common\printf.c	/^    char *loc;$/;"	m	struct:__anon2	file:
loopback	.\bsp\drivers\enet\enet.h	/^    ENET_LOOPBACK       loopback;      \/* Loopback Mode *\/$/;"	m	struct:__anon43
mac	.\bsp\drivers\enet\enet.h	/^    uint8_t             mac[6];   \/* Ethernet Address         *\/$/;"	m	struct:__anon43
mac_mii	.\bsp\drivers\enet\enet.h	/^  mac_mii,$/;"	e	enum:__anon37
mac_rmii	.\bsp\drivers\enet\enet.h	/^  mac_rmii,$/;"	e	enum:__anon37
main	.\app\app.c	/^int  main (void)$/;"	f
make_argv	.\bsp\common\uif.c	/^make_argv (char *cmdline, char *argv[])$/;"	f
malloc	.\bsp\common\alloc.c	/^malloc (unsigned nbytes)$/;"	f
max_args	.\bsp\common\uif.h	/^    int     max_args;               \/* max num of args command accepts  *\/$/;"	m	struct:__anon4
max_args	.\bsp\common\uif.h	/^    int     max_args;$/;"	m	struct:__anon5
mcg_blpi_2_pee	.\bsp\drivers\mcg\mcg.c	/^void mcg_blpi_2_pee(void)$/;"	f
mcg_pbe_2_pee	.\bsp\drivers\mcg\mcg.c	/^void mcg_pbe_2_pee(void)$/;"	f
mcg_pee_2_blpi	.\bsp\drivers\mcg\mcg.c	/^void mcg_pee_2_blpi(void)$/;"	f
memTestAddressBus	.\bsp\common\memtest.c	/^memTestAddressBus(volatile datum * baseAddress, unsigned long nBytes)$/;"	f
memTestDataBus	.\bsp\common\memtest.c	/^memTestDataBus(volatile datum * address)$/;"	f
memTestDevice	.\bsp\common\memtest.c	/^memTestDevice(volatile datum * baseAddress, unsigned long nBytes)	$/;"	f
mem_pool	.\uC-LIB\lib_mem.h	/^struct  mem_pool {$/;"	s
mii_init	.\bsp\drivers\enet\mii.c	/^mii_init(int ch, int sys_clk_mhz)$/;"	f
mii_read	.\bsp\drivers\enet\mii.c	/^mii_read(int ch, int phy_addr, int reg_addr, int *data)$/;"	f
mii_write	.\bsp\drivers\enet\mii.c	/^mii_write(int ch, int phy_addr, int reg_addr, int data)$/;"	f
min_args	.\bsp\common\uif.h	/^    int     min_args;               \/* min num of args command accepts  *\/$/;"	m	struct:__anon4
min_args	.\bsp\common\uif.h	/^    int     min_args;$/;"	m	struct:__anon5
nbuf_alloc	.\bsp\drivers\enet\nbuf.c	/^nbuf_alloc(int ch)$/;"	f
nbuf_flush	.\bsp\drivers\enet\nbuf.c	/^nbuf_flush(int ch)$/;"	f
nbuf_init	.\bsp\drivers\enet\nbuf.c	/^nbuf_init(int ch)$/;"	f
nbuf_start_rx	.\bsp\drivers\enet\nbuf.c	/^nbuf_start_rx(int ch)$/;"	f
neg	.\bsp\drivers\enet\enet.h	/^    ENET_AUTONEG        neg;           \/* FEC autoneg *\/$/;"	m	struct:__anon43
next	.\bsp\common\queue.h	/^    struct NODE *next;$/;"	m	struct:NODE	typeref:struct:NODE::NODE
next_rxbd	.\bsp\drivers\enet\nbuf.c	/^static int next_rxbd;$/;"	v	file:
next_txbd	.\bsp\drivers\enet\nbuf.c	/^static int next_txbd;$/;"	v	file:
option	.\bsp\common\uif.h	/^    char *  option;$/;"	m	struct:__anon5
os_cfg_app__c	.\uCOS-III\Source\os_cfg_app.c	/^const  CPU_CHAR  *os_cfg_app__c = "$Id: $";$/;"	v
os_core__c	.\uCOS-III\Source\os_core.c	/^const  CPU_CHAR  *os_core__c = "$Id: $";$/;"	v
os_cpu_c__c	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\GNU\os_cpu_c.c	/^const  CPU_CHAR  *os_cpu_c__c = "$Id: $";$/;"	v
os_cpu_c__c	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\IAR\os_cpu_c.c	/^const  CPU_CHAR  *os_cpu_c__c = "$Id: $";$/;"	v
os_cpu_c__c	.\uCOS-III\Ports\ARM-Cortex-M4\Generic\RealView\os_cpu_c.c	/^const  CPU_CHAR  *os_cpu_c__c = "$Id: $";$/;"	v
os_dbg__c	.\uCOS-III\Source\os_dbg.c	/^const  CPU_CHAR  *os_dbg__c = "$Id: $";$/;"	v
os_err	.\uCOS-III\Source\os.h	/^typedef  enum  os_err {$/;"	g
os_flag__c	.\uCOS-III\Source\os_flag.c	/^const  CPU_CHAR  *os_flag__c = "$Id: $";$/;"	v
os_flag_grp	.\uCOS-III\Source\os.h	/^struct  os_flag_grp {                                       \/* Event Flag Group                                       *\/$/;"	s
os_int__c	.\uCOS-III\Source\os_int.c	/^const  CPU_CHAR  *os_int__c = "$Id: $";$/;"	v
os_int_q	.\uCOS-III\Source\os.h	/^struct  os_int_q {$/;"	s
os_mem	.\uCOS-III\Source\os.h	/^struct os_mem {                                             \/* MEMORY CONTROL BLOCK                                   *\/$/;"	s
os_mem__c	.\uCOS-III\Source\os_mem.c	/^const  CPU_CHAR  *os_mem__c = "$Id: $";$/;"	v
os_msg	.\uCOS-III\Source\os.h	/^struct  os_msg {                                            \/* MESSAGE CONTROL BLOCK                                  *\/$/;"	s
os_msg__c	.\uCOS-III\Source\os_msg.c	/^const  CPU_CHAR  *os_msg__c = "$Id: $";$/;"	v
os_msg_pool	.\uCOS-III\Source\os.h	/^struct  os_msg_pool {                                       \/* OS_MSG POOL                                            *\/$/;"	s
os_msg_q	.\uCOS-III\Source\os.h	/^struct  os_msg_q {                                          \/* OS_MSG_Q                                               *\/$/;"	s
os_mutex	.\uCOS-III\Source\os.h	/^struct  os_mutex {                                          \/* Mutual Exclusion Semaphore                             *\/$/;"	s
os_mutex__c	.\uCOS-III\Source\os_mutex.c	/^const  CPU_CHAR  *os_mutex__c = "$Id: $";$/;"	v
os_pend_data	.\uCOS-III\Source\os.h	/^struct  os_pend_data {$/;"	s
os_pend_list	.\uCOS-III\Source\os.h	/^struct  os_pend_list {$/;"	s
os_pend_multi__c	.\uCOS-III\Source\os_pend_multi.c	/^const  CPU_CHAR  *os_pend_multi__c = "$Id: $";$/;"	v
os_pend_obj	.\uCOS-III\Source\os.h	/^struct  os_pend_obj {$/;"	s
os_prio__c	.\uCOS-III\Source\os_prio.c	/^const  CPU_CHAR  *os_prio__c = "$Id: $";$/;"	v
os_q	.\uCOS-III\Source\os.h	/^struct  os_q {                                              \/* Message Queue                                          *\/$/;"	s
os_q__c	.\uCOS-III\Source\os_q.c	/^const  CPU_CHAR  *os_q__c = "$Id: $";$/;"	v
os_rdy_list	.\uCOS-III\Source\os.h	/^struct  os_rdy_list {$/;"	s
os_sem	.\uCOS-III\Source\os.h	/^struct  os_sem {                                            \/* Semaphore                                              *\/$/;"	s
os_sem__c	.\uCOS-III\Source\os_sem.c	/^const  CPU_CHAR  *os_sem__c = "$Id: $";$/;"	v
os_stat__c	.\uCOS-III\Source\os_stat.c	/^const  CPU_CHAR  *os_stat__c = "$Id: $";$/;"	v
os_task__c	.\uCOS-III\Source\os_task.c	/^const  CPU_CHAR  *os_task__c = "$Id: $";$/;"	v
os_tcb	.\uCOS-III\Source\os.h	/^struct os_tcb {$/;"	s
os_tick__c	.\uCOS-III\Source\os_tick.c	/^const  CPU_CHAR  *os_tick__c = "$Id: $";$/;"	v
os_tick_spoke	.\uCOS-III\Source\os.h	/^struct  os_tick_spoke {$/;"	s
os_time__c	.\uCOS-III\Source\os_time.c	/^const  CPU_CHAR  *os_time__c = "$Id: $";$/;"	v
os_tmr	.\uCOS-III\Source\os.h	/^struct  os_tmr {$/;"	s
os_tmr__c	.\uCOS-III\Source\os_tmr.c	/^const  CPU_CHAR  *os_tmr__c = "$Id: $";$/;"	v
os_tmr_spoke	.\uCOS-III\Source\os.h	/^struct  os_tmr_spoke {$/;"	s
os_type__h	.\uCOS-III\Source\os_type.h	/^const     CPU_CHAR  *os_type__h = "$Id: $";$/;"	v
os_var__c	.\uCOS-III\Source\os_var.c	/^const  CPU_CHAR  *os_var__c = "$Id: $";$/;"	v
outSRS	.\bsp\drivers\pmc\pmc.c	/^void outSRS(void){                         \/\/[outSRS]$/;"	f
out_char	.\bsp\common\io.c	/^out_char (char ch)$/;"	f
pad	.\bsp\common\alloc.c	/^    unsigned int pad;$/;"	m	struct:ALLOC_HDR	file:
payload_checksum	.\bsp\drivers\enet\nbuf.h	/^  	uint16_t payload_checksum;$/;"	m	struct:__anon46
pbe_fbe	.\bsp\drivers\mcg\mcg.c	/^void pbe_fbe(void)$/;"	f
pbe_pee	.\bsp\drivers\mcg\mcg.c	/^int pbe_pee(unsigned char crystal_val)$/;"	f
pee_pbe	.\bsp\drivers\mcg\mcg.c	/^int pee_pbe(unsigned char crystal_val)$/;"	f
periph_clk_khz	.\bsp\cpu\sysinit.c	/^int periph_clk_khz;$/;"	v
pll_init	.\bsp\drivers\mcg\mcg.c	/^unsigned char pll_init(unsigned char clk_option, unsigned char crystal_val)$/;"	f
pointer	.\bsp\cpu\vectors.h	/^typedef void pointer(void);$/;"	t
porta_isr	.\app\main.c	/^void porta_isr(void)$/;"	f
portc_isr	.\app\main.c	/^void portc_isr(void)$/;"	f
porte_isr	.\app\main.c	/^void porte_isr(void)$/;"	f
printf	.\bsp\common\printf.c	/^printf (const char *fmt, ...)$/;"	f
printk	.\bsp\common\printf.c	/^printk (PRINTK_INFO *info, const char *fmt, va_list ap)$/;"	f
printk_mknumstr	.\bsp\common\printf.c	/^printk_mknumstr (char *numstr, void *nump, int neg, int radix)$/;"	f	file:
printk_pad_space	.\bsp\common\printf.c	/^printk_pad_space (int curlen, int field_width, int *count, PRINTK_INFO *info)$/;"	f	file:
printk_pad_zero	.\bsp\common\printf.c	/^printk_pad_zero (int curlen, int field_width, int *count, PRINTK_INFO *info)$/;"	f	file:
printk_putc	.\bsp\common\printf.c	/^printk_putc (int c, int *count, PRINTK_INFO *info)$/;"	f	file:
prom	.\bsp\drivers\enet\enet.h	/^    uint8_t             prom;     \/* Promiscuous Mode?        *\/$/;"	m	struct:__anon43
ptr	.\bsp\common\alloc.c	/^        struct ALLOC_HDR     *ptr;$/;"	m	struct:ALLOC_HDR::__anon1	typeref:struct:ALLOC_HDR::__anon1::ALLOC_HDR	file:
queue_add	.\bsp\common\queue.c	/^queue_add(QUEUE *q, QNODE *node)$/;"	f
queue_init	.\bsp\common\queue.c	/^queue_init(QUEUE *q)$/;"	f
queue_isempty	.\bsp\common\queue.c	/^queue_isempty(QUEUE *q)$/;"	f
queue_move	.\bsp\common\queue.c	/^queue_move(QUEUE *dst, QUEUE *src)$/;"	f
queue_peek	.\bsp\common\queue.c	/^queue_peek(QUEUE *q)$/;"	f
queue_remove	.\bsp\common\queue.c	/^queue_remove(QUEUE *q)$/;"	f
reserverd_word1	.\bsp\drivers\enet\nbuf.h	/^  	uint32_t reserverd_word1;$/;"	m	struct:__anon46
reserverd_word2	.\bsp\drivers\enet\nbuf.h	/^  	uint32_t reserverd_word2;$/;"	m	struct:__anon46
rtc_as_refclk	.\bsp\drivers\mcg\mcg.c	/^void rtc_as_refclk(void)$/;"	f
rtc_init	.\bsp\drivers\rtc\rtc.c	/^void rtc_init(uint32 seconds, uint32 alarm, uint8 c_interval, uint8 c_value, uint8 interrupt) $/;"	f
rtc_isr	.\bsp\drivers\rtc\rtc.c	/^void rtc_isr(void) $/;"	f
run_cmd	.\bsp\common\uif.c	/^run_cmd (void)$/;"	f
s	.\bsp\common\alloc.c	/^    } s;$/;"	m	struct:ALLOC_HDR	typeref:struct:ALLOC_HDR::__anon1	file:
set_irq_priority	.\bsp\cpu\arm_cm4.c	/^void set_irq_priority (int irq, int prio)$/;"	f
set_sys_dividers	.\bsp\drivers\mcg\mcg.c	/^	__ramfunc void set_sys_dividers(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)$/;"	f
size	.\bsp\common\alloc.c	/^        unsigned int size;$/;"	m	struct:ALLOC_HDR::__anon1	file:
slow_irc_freq	.\bsp\drivers\mcg\mcg.c	/^extern int slow_irc_freq = 32768; \/\/ default slow irc frequency is 32768Hz$/;"	v
speed	.\bsp\drivers\enet\enet.h	/^    ENET_SPEED          speed;         \/* Ethernet Speed           *\/$/;"	m	struct:__anon43
sprintf	.\bsp\common\printf.c	/^sprintf (char *s, const char *fmt, ...)$/;"	f
src	.\bsp\drivers\enet\eth.h	/^    ETH_ADDR     src;$/;"	m	struct:__anon44
start	.\bsp\cpu\start.c	/^void start(void)$/;"	f
startup	.\bsp\cpu\cw_crt0.s	/^startup:$/;"	l
status	.\bsp\drivers\enet\nbuf.h	/^  	uint16_t status;	            \/* control and status *\/$/;"	m	struct:__anon46
status	.\bsp\drivers\enet\nbuf.h	/^  	uint16_t status;	\/* control and status *\/$/;"	m	struct:__anon47
stop	.\bsp\cpu\arm_cm4.c	/^void stop (void)$/;"	f
syntax	.\bsp\common\uif.h	/^    char *  syntax;                 \/* syntax of command                *\/$/;"	m	struct:__anon4
syntax	.\bsp\common\uif.h	/^    char *  syntax;$/;"	m	struct:__anon5
sysinit	.\bsp\cpu\sysinit.c	/^void sysinit (void)$/;"	f
tADC_Cal_Blk	.\bsp\drivers\adc16\adc16.h	/^} tADC_Cal_Blk ;  $/;"	t	typeref:struct:adc_cal
tADC_Config	.\bsp\drivers\adc16\adc16.h	/^  } *tADC_ConfigPtr, tADC_Config ;  $/;"	t	typeref:struct:adc_cfg
tADC_ConfigPtr	.\bsp\drivers\adc16\adc16.h	/^  } *tADC_ConfigPtr, tADC_Config ;  $/;"	t	typeref:struct:adc_cfg
tail	.\bsp\common\queue.h	/^    QNODE *tail;$/;"	m	struct:__anon3
time_delay_ms	.\bsp\drivers\lptmr\lptmr.c	/^void time_delay_ms(uint32 count_val)$/;"	f
timestamp	.\bsp\drivers\enet\nbuf.h	/^  	uint32_t timestamp;$/;"	m	struct:__anon46
trace_clk_init	.\bsp\cpu\sysinit.c	/^void trace_clk_init(void)$/;"	f
type	.\bsp\drivers\enet\eth.h	/^    ETH_FRM_TYPE type;$/;"	m	struct:__anon44
uart_getchar	.\bsp\drivers\uart\uart.c	/^char uart_getchar (UART_MemMapPtr channel)$/;"	f
uart_getchar_present	.\bsp\drivers\uart\uart.c	/^int uart_getchar_present (UART_MemMapPtr channel)$/;"	f
uart_init	.\bsp\drivers\uart\uart.c	/^void uart_init (UART_MemMapPtr uartch, int sysclk, int baud)$/;"	f
uart_putchar	.\bsp\drivers\uart\uart.c	/^void uart_putchar (UART_MemMapPtr channel, char ch)$/;"	f
uif_cmd_help	.\bsp\common\uif.c	/^uif_cmd_help (int argc, char **argv)$/;"	f
uif_cmd_set	.\bsp\common\uif.c	/^uif_cmd_set (int argc, char **argv)$/;"	f
uif_cmd_show	.\bsp\common\uif.c	/^uif_cmd_show (int argc, char **argv)$/;"	f
uint16	.\bsp\cpu\arm_cm4.h	/^typedef unsigned short int	uint16; \/* 16 bits *\/$/;"	t
uint32	.\bsp\cpu\arm_cm4.h	/^typedef unsigned long int	uint32; \/* 32 bits *\/$/;"	t
uint8	.\bsp\cpu\arm_cm4.h	/^typedef unsigned char		uint8;  \/*  8 bits *\/$/;"	t
unaligned_rxbd	.\bsp\drivers\enet\nbuf.c	/^static uint8_t unaligned_rxbd[(sizeof(NBUF) * NUM_RXBDS) + 16];$/;"	v	file:
unaligned_rxbuffer	.\bsp\drivers\enet\nbuf.c	/^static uint8_t unaligned_rxbuffer[(RX_BUFFER_SIZE * NUM_RXBDS) + 16];$/;"	v	file:
unaligned_txbd	.\bsp\drivers\enet\nbuf.c	/^static uint8_t unaligned_txbd[(sizeof(NBUF) * NUM_TXBDS) + 16];$/;"	v	file:
unaligned_txbuffer	.\bsp\drivers\enet\nbuf.c	/^static uint8_t unaligned_txbuffer[(TX_BUFFER_SIZE * NUM_TXBDS) + 16];$/;"	v	file:
vector_entry	.\bsp\cpu\vectors.c	/^typedef void (*vector_entry)(void);$/;"	t	file:
vint16	.\bsp\cpu\arm_cm4.h	/^typedef volatile int16		vint16; \/* 16 bits *\/$/;"	t
vint32	.\bsp\cpu\arm_cm4.h	/^typedef volatile int32		vint32; \/* 32 bits *\/$/;"	t
vint8	.\bsp\cpu\arm_cm4.h	/^typedef volatile int8		vint8;  \/*  8 bits *\/$/;"	t
vuint16	.\bsp\cpu\arm_cm4.h	/^typedef volatile uint16		vuint16; \/* 16 bits *\/$/;"	t
vuint32	.\bsp\cpu\arm_cm4.h	/^typedef volatile uint32		vuint32; \/* 32 bits *\/$/;"	t
vuint8	.\bsp\cpu\arm_cm4.h	/^typedef volatile uint8		vuint8;  \/*  8 bits *\/$/;"	t
wait	.\bsp\cpu\arm_cm4.c	/^void wait (void)$/;"	f
wdog_disable	.\bsp\drivers\wdog\wdog.c	/^void wdog_disable(void)$/;"	f
wdog_unlock	.\bsp\drivers\wdog\wdog.c	/^void wdog_unlock(void)$/;"	f
write_vtor	.\bsp\cpu\arm_cm4.c	/^void write_vtor (int vtor)$/;"	f
