{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414260170770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414260170771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 13:02:50 2014 " "Processing started: Sat Oct 25 13:02:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414260170771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414260170771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414260170771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1414260171168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171289 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "InstAddGen.v " "Can't analyze file -- file InstAddGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1414260171293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171311 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OutputToHex.v " "Can't analyze file -- file OutputToHex.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1414260171315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayMux.v(75) " "Verilog HDL information at DisplayMux.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414260171334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260171335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260171335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414260171418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit\"" {  } { { "MasterVerilog.v" "debounceit" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260171930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "PushButton_Debouncer.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414260171938 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM1\"" {  } { { "MasterVerilog.v" "ROM1" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260171940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitializationFile.mif " "Parameter \"init_file\" = \"MemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172106 ""}  } { { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414260172106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp91 " "Found entity 1: altsyncram_cp91" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414260172182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414260172182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp91 ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated " "Elaborating entity \"altsyncram_cp91\" for hierarchy \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "Processor.v" "displayAll" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172204 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Display_Select DisplayMux.v(85) " "Verilog HDL Always Construct warning at DisplayMux.v(85): variable \"Display_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172204 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC DisplayMux.v(86) " "Verilog HDL Always Construct warning at DisplayMux.v(86): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172204 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR DisplayMux.v(87) " "Verilog HDL Always Construct warning at DisplayMux.v(87): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA DisplayMux.v(88) " "Verilog HDL Always Construct warning at DisplayMux.v(88): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RB DisplayMux.v(89) " "Verilog HDL Always Construct warning at DisplayMux.v(89): variable \"RB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RZ DisplayMux.v(90) " "Verilog HDL Always Construct warning at DisplayMux.v(90): variable \"RZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RM DisplayMux.v(91) " "Verilog HDL Always Construct warning at DisplayMux.v(91): variable \"RM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RY DisplayMux.v(92) " "Verilog HDL Always Construct warning at DisplayMux.v(92): variable \"RY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddressRF DisplayMux.v(93) " "Verilog HDL Always Construct warning at DisplayMux.v(93): variable \"AddressRF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414260172205 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(75) " "Verilog HDL Always Construct warning at DisplayMux.v(75): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayMux.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414260172207 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414260172222 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172358 "|MasterVerilog|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1414260172358 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1414260172358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414260172610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|red[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[1\] GND " "Pin \"Hex6\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[2\] GND " "Pin \"Hex6\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex6\[6\] VCC " "Pin \"Hex6\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[0\] GND " "Pin \"Hex7\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[1\] GND " "Pin \"Hex7\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[2\] GND " "Pin \"Hex7\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[3\] GND " "Pin \"Hex7\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[4\] GND " "Pin \"Hex7\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[5\] GND " "Pin \"Hex7\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex7\[6\] VCC " "Pin \"Hex7\[6\]\" is stuck at VCC" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414260172648 "|MasterVerilog|Hex7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414260172648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414260172807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414260172966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260172966 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_27 " "No output dependent on input pin \"clk_27\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|clk_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[16\] " "No output dependent on input pin \"switch\[16\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[17\] " "No output dependent on input pin \"switch\[17\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|switch[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[1\] " "No output dependent on input pin \"pushBut\[1\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|pushBut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[3\] " "No output dependent on input pin \"pushBut\[3\]\"" {  } { { "MasterVerilog.v" "" { Text "F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414260173209 "|MasterVerilog|pushBut[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414260173209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414260173211 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414260173211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414260173211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414260173211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414260173256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 13:02:53 2014 " "Processing ended: Sat Oct 25 13:02:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414260173256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414260173256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414260173256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414260173256 ""}
