{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 22:15:37 2020 " "Info: Processing started: Wed Aug 12 22:15:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_2 -c lab7_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_2 -c lab7_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_2.v 11 11 " "Info: Found 11 design units, including 11 entities, in source file lab7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_2 " "Info: Found entity 1: lab7_2" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 traffic " "Info: Found entity 2: traffic" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 light_cnt_dn_29 " "Info: Found entity 3: light_cnt_dn_29" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ryg_ctl " "Info: Found entity 4: ryg_ctl" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 170 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 bcd_to_seg7_1 " "Info: Found entity 6: bcd_to_seg7_1" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 190 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 seg7_select " "Info: Found entity 7: seg7_select" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 212 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 greenredman " "Info: Found entity 8: greenredman" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 231 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 rom_char1 " "Info: Found entity 9: rom_char1" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 255 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 idx_gen " "Info: Found entity 10: idx_gen" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 380 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 row_gen " "Info: Found entity 11: row_gen" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 431 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(23): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(24): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(39) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(39): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(40) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(40): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(25): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(26): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(27): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_2.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_2.v(28): instance has no name" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_2 " "Info: Elaborating entity \"lab7_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_49 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_49\"" {  } { { "lab7_2.v" "comb_49" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2.v(180) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2.v(180): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_50 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_50\"" {  } { { "lab7_2.v" "comb_50" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2.v(180) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2.v(180): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:comb_51 " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:comb_51\"" {  } { { "lab7_2.v" "comb_51" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ryg_ctl traffic:comb_51\|ryg_ctl:comb_4 " "Info: Elaborating entity \"ryg_ctl\" for hierarchy \"traffic:comb_51\|ryg_ctl:comb_4\"" {  } { { "lab7_2.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_cnt_dn_29 traffic:comb_51\|light_cnt_dn_29:comb_5 " "Info: Elaborating entity \"light_cnt_dn_29\" for hierarchy \"traffic:comb_51\|light_cnt_dn_29:comb_5\"" {  } { { "lab7_2.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greenredman greenredman:comb_52 " "Info: Elaborating entity \"greenredman\" for hierarchy \"greenredman:comb_52\"" {  } { { "lab7_2.v" "comb_52" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div greenredman:comb_52\|freq_div:M1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"greenredman:comb_52\|freq_div:M1\"" {  } { { "lab7_2.v" "M1" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2.v(180) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2.v(180): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div greenredman:comb_52\|freq_div:M2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"greenredman:comb_52\|freq_div:M2\"" {  } { { "lab7_2.v" "M2" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_2.v(180) " "Warning (10240): Verilog HDL Always Construct warning at lab7_2.v(180): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 180 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_gen greenredman:comb_52\|idx_gen:M3 " "Info: Elaborating entity \"idx_gen\" for hierarchy \"greenredman:comb_52\|idx_gen:M3\"" {  } { { "lab7_2.v" "M3" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_gen greenredman:comb_52\|row_gen:M4 " "Info: Elaborating entity \"row_gen\" for hierarchy \"greenredman:comb_52\|row_gen:M4\"" {  } { { "lab7_2.v" "M4" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_char1 greenredman:comb_52\|rom_char1:M5 " "Info: Elaborating entity \"rom_char1\" for hierarchy \"greenredman:comb_52\|rom_char1:M5\"" {  } { { "lab7_2.v" "M5" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:comb_53 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:comb_53\"" {  } { { "lab7_2.v" "comb_53" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:comb_54 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:comb_54\"" {  } { { "lab7_2.v" "comb_54" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "greenredman:comb_52\|idx\[7\] " "Warning (12110): Net \"greenredman:comb_52\|idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab7_2.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 237 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "greenredman:comb_52\|idx_cnt\[7\] " "Warning (12110): Net \"greenredman:comb_52\|idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab7_2.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 237 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_49\|divider\[0\]~0 23 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=23) from the following logic: \"freq_div:comb_49\|divider\[0\]~0\"" {  } { { "lab7_2.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 186 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_50\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:comb_50\|divider\[0\]~0\"" {  } { { "lab7_2.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 186 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "greenredman:comb_52\|freq_div:M2\|divider\[0\]~0 11 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=11) from the following logic: \"greenredman:comb_52\|freq_div:M2\|divider\[0\]~0\"" {  } { { "lab7_2.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 186 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "greenredman:comb_52\|freq_div:M1\|divider\[0\]~0 18 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=18) from the following logic: \"greenredman:comb_52\|freq_div:M1\|divider\[0\]~0\"" {  } { { "lab7_2.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 186 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "greenredman:comb_52\|idx_gen:M3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"greenredman:comb_52\|idx_gen:M3\|Add0\"" {  } { { "lab7_2.v" "Add0" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_49\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_49\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_49\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_49\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_49\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_49\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_50\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_50\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_50\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:comb_50\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:comb_50\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_50\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2 " "Info: Instantiated megafunction \"greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3 " "Info: Instantiated megafunction \"greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|addcore:adder greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"greenredman:comb_52\|idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 409 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[0\] GND " "Warning (13410): Pin \"column_green\[0\]\" is stuck at GND" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[0\] GND " "Warning (13410): Pin \"column_red\[0\]\" is stuck at GND" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 224 -1 0 } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 451 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Info: Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Info: Implemented 237 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 22:15:44 2020 " "Info: Processing ended: Wed Aug 12 22:15:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 22:15:46 2020 " "Info: Processing started: Wed Aug 12 22:15:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7_2 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab7_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Aug 12 2020 22:15:47 " "Info: Started fitting attempt 1 on Wed Aug 12 2020 at 22:15:47" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 22:15:53 2020 " "Info: Processing ended: Wed Aug 12 22:15:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 22:15:54 2020 " "Info: Processing started: Wed Aug 12 22:15:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 22:15:56 2020 " "Info: Processing ended: Wed Aug 12 22:15:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 22:15:58 2020 " "Info: Processing started: Wed Aug 12 22:15:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_2 -c lab7_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] " "Info: Detected ripple clock \"greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\] " "Info: Detected ripple clock \"greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "greenredman:comb_52\|freq_div:M2\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\] register traffic:comb_51\|ryg_ctl:comb_4\|mode\[0\] 66.23 MHz 15.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 66.23 MHz between source register \"traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\]\" and destination register \"traffic:comb_51\|ryg_ctl:comb_4\|mode\[0\]\" (period= 15.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register register " "Info: + Longest register to register delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\] 1 REG LC6_B21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B21; Fanout = 6; REG Node = 'traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 2.500 ns traffic:comb_51\|light_cnt_dn_29:comb_5\|Equal0~0 2 COMB LC2_B21 4 " "Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC2_B21; Fanout = 4; COMB Node = 'traffic:comb_51\|light_cnt_dn_29:comb_5\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] traffic:comb_51|light_cnt_dn_29:comb_5|Equal0~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.300 ns) 6.400 ns traffic:comb_51\|ryg_ctl:comb_4\|Equal2~0 3 COMB LC3_B20 4 " "Info: 3: + IC(1.600 ns) + CELL(2.300 ns) = 6.400 ns; Loc. = LC3_B20; Fanout = 4; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|Equal0~0 traffic:comb_51|ryg_ctl:comb_4|Equal2~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 8.900 ns traffic:comb_51\|ryg_ctl:comb_4\|Mux9~0 4 COMB LC5_B20 1 " "Info: 4: + IC(0.200 ns) + CELL(2.300 ns) = 8.900 ns; Loc. = LC5_B20; Fanout = 1; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Mux9~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_51|ryg_ctl:comb_4|Equal2~0 traffic:comb_51|ryg_ctl:comb_4|Mux9~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 11.400 ns traffic:comb_51\|ryg_ctl:comb_4\|Mux9~1 5 COMB LC6_B20 1 " "Info: 5: + IC(0.200 ns) + CELL(2.300 ns) = 11.400 ns; Loc. = LC6_B20; Fanout = 1; COMB Node = 'traffic:comb_51\|ryg_ctl:comb_4\|Mux9~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_51|ryg_ctl:comb_4|Mux9~0 traffic:comb_51|ryg_ctl:comb_4|Mux9~1 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 13.000 ns traffic:comb_51\|ryg_ctl:comb_4\|mode\[0\] 6 REG LC4_B20 16 " "Info: 6: + IC(0.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC4_B20; Fanout = 16; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { traffic:comb_51|ryg_ctl:comb_4|Mux9~1 traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.600 ns ( 81.54 % ) " "Info: Total cell delay = 10.600 ns ( 81.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 18.46 % ) " "Info: Total interconnect delay = 2.400 ns ( 18.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] traffic:comb_51|light_cnt_dn_29:comb_5|Equal0~0 traffic:comb_51|ryg_ctl:comb_4|Equal2~0 traffic:comb_51|ryg_ctl:comb_4|Mux9~0 traffic:comb_51|ryg_ctl:comb_4|Mux9~1 traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} traffic:comb_51|light_cnt_dn_29:comb_5|Equal0~0 {} traffic:comb_51|ryg_ctl:comb_4|Equal2~0 {} traffic:comb_51|ryg_ctl:comb_4|Mux9~0 {} traffic:comb_51|ryg_ctl:comb_4|Mux9~1 {} traffic:comb_51|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.200ns 1.600ns 0.200ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.300ns 2.300ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D26 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D26; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 9.000 ns traffic:comb_51\|ryg_ctl:comb_4\|mode\[0\] 3 REG LC4_B20 16 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC4_B20; Fanout = 16; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.33 % ) " "Info: Total cell delay = 2.100 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 76.67 % ) " "Info: Total interconnect delay = 6.900 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D26 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D26; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 9.000 ns traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\] 3 REG LC6_B21 6 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC6_B21; Fanout = 6; REG Node = 'traffic:comb_51\|light_cnt_dn_29:comb_5\|cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.33 % ) " "Info: Total cell delay = 2.100 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 76.67 % ) " "Info: Total interconnect delay = 6.900 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] traffic:comb_51|light_cnt_dn_29:comb_5|Equal0~0 traffic:comb_51|ryg_ctl:comb_4|Equal2~0 traffic:comb_51|ryg_ctl:comb_4|Mux9~0 traffic:comb_51|ryg_ctl:comb_4|Mux9~1 traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} traffic:comb_51|light_cnt_dn_29:comb_5|Equal0~0 {} traffic:comb_51|ryg_ctl:comb_4|Equal2~0 {} traffic:comb_51|ryg_ctl:comb_4|Mux9~0 {} traffic:comb_51|ryg_ctl:comb_4|Mux9~1 {} traffic:comb_51|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.200ns 1.600ns 0.200ns 0.200ns 0.200ns } { 0.000ns 2.300ns 2.300ns 2.300ns 2.300ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|light_cnt_dn_29:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "greenredman:comb_52\|idx_gen:M3\|delay\[6\] reset clk 5.300 ns register " "Info: tsu for register \"greenredman:comb_52\|idx_gen:M3\|delay\[6\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.400 ns + Longest pin register " "Info: + Longest pin to register delay is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns reset 1 PIN PIN_124 109 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_124; Fanout = 109; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 6.300 ns greenredman:comb_52\|idx_gen:M3\|delay\[0\]~19 2 COMB LC4_B8 7 " "Info: 2: + IC(2.700 ns) + CELL(2.200 ns) = 6.300 ns; Loc. = LC4_B8; Fanout = 7; COMB Node = 'greenredman:comb_52\|idx_gen:M3\|delay\[0\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { reset greenredman:comb_52|idx_gen:M3|delay[0]~19 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.000 ns) 10.400 ns greenredman:comb_52\|idx_gen:M3\|delay\[6\] 3 REG LC7_B15 2 " "Info: 3: + IC(2.100 ns) + CELL(2.000 ns) = 10.400 ns; Loc. = LC7_B15; Fanout = 2; REG Node = 'greenredman:comb_52\|idx_gen:M3\|delay\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { greenredman:comb_52|idx_gen:M3|delay[0]~19 greenredman:comb_52|idx_gen:M3|delay[6] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 53.85 % ) " "Info: Total cell delay = 5.600 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 46.15 % ) " "Info: Total interconnect delay = 4.800 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { reset greenredman:comb_52|idx_gen:M3|delay[0]~19 greenredman:comb_52|idx_gen:M3|delay[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { reset {} reset~out {} greenredman:comb_52|idx_gen:M3|delay[0]~19 {} greenredman:comb_52|idx_gen:M3|delay[6] {} } { 0.000ns 0.000ns 2.700ns 2.100ns } { 0.000ns 1.400ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 392 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] 2 REG LC5_B9 12 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC5_B9; Fanout = 12; REG Node = 'greenredman:comb_52\|freq_div:M1\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 6.500 ns greenredman:comb_52\|idx_gen:M3\|delay\[6\] 3 REG LC7_B15 2 " "Info: 3: + IC(2.200 ns) + CELL(0.000 ns) = 6.500 ns; Loc. = LC7_B15; Fanout = 2; REG Node = 'greenredman:comb_52\|idx_gen:M3\|delay\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:comb_52|idx_gen:M3|delay[6] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 32.31 % ) " "Info: Total cell delay = 2.100 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 67.69 % ) " "Info: Total interconnect delay = 4.400 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:comb_52|idx_gen:M3|delay[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:comb_52|idx_gen:M3|delay[6] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { reset greenredman:comb_52|idx_gen:M3|delay[0]~19 greenredman:comb_52|idx_gen:M3|delay[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { reset {} reset~out {} greenredman:comb_52|idx_gen:M3|delay[0]~19 {} greenredman:comb_52|idx_gen:M3|delay[6] {} } { 0.000ns 0.000ns 2.700ns 2.100ns } { 0.000ns 1.400ns 2.200ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { clk greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] greenredman:comb_52|idx_gen:M3|delay[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { clk {} clk~out {} greenredman:comb_52|freq_div:M1|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] {} greenredman:comb_52|idx_gen:M3|delay[6] {} } { 0.000ns 0.000ns 2.200ns 2.200ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7\[5\] traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\] 36.900 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7\[5\]\" through register \"traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\]\" is 36.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D26 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D26; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 9.000 ns traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\] 3 REG LC1_B2 15 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC1_B2; Fanout = 15; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.33 % ) " "Info: Total cell delay = 2.100 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 76.67 % ) " "Info: Total interconnect delay = 6.900 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.200 ns + Longest register pin " "Info: + Longest register to pin delay is 27.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\] 1 REG LC1_B2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B2; Fanout = 15; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.200 ns) 4.500 ns Equal7~0 2 COMB LC3_B8 8 " "Info: 2: + IC(2.300 ns) + CELL(2.200 ns) = 4.500 ns; Loc. = LC3_B8; Fanout = 8; COMB Node = 'Equal7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] Equal7~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.300 ns) 9.900 ns count_out\[1\]~20 3 COMB LC5_B36 4 " "Info: 3: + IC(3.100 ns) + CELL(2.300 ns) = 9.900 ns; Loc. = LC5_B36; Fanout = 4; COMB Node = 'count_out\[1\]~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Equal7~0 count_out[1]~20 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 13.900 ns count_out\[0\]~22 4 COMB LC8_B29 7 " "Info: 4: + IC(1.800 ns) + CELL(2.200 ns) = 13.900 ns; Loc. = LC8_B29; Fanout = 7; COMB Node = 'count_out\[0\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { count_out[1]~20 count_out[0]~22 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 17.900 ns bcd_to_seg7_1:comb_54\|WideOr1~0 5 COMB LC1_B33 1 " "Info: 5: + IC(1.700 ns) + CELL(2.300 ns) = 17.900 ns; Loc. = LC1_B33; Fanout = 1; COMB Node = 'bcd_to_seg7_1:comb_54\|WideOr1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { count_out[0]~22 bcd_to_seg7_1:comb_54|WideOr1~0 } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(6.300 ns) 27.200 ns seg7\[5\] 6 PIN PIN_26 0 " "Info: 6: + IC(3.000 ns) + CELL(6.300 ns) = 27.200 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'seg7\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { bcd_to_seg7_1:comb_54|WideOr1~0 seg7[5] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.300 ns ( 56.25 % ) " "Info: Total cell delay = 15.300 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 43.75 % ) " "Info: Total interconnect delay = 11.900 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.200 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] Equal7~0 count_out[1]~20 count_out[0]~22 bcd_to_seg7_1:comb_54|WideOr1~0 seg7[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.200 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} Equal7~0 {} count_out[1]~20 {} count_out[0]~22 {} bcd_to_seg7_1:comb_54|WideOr1~0 {} seg7[5] {} } { 0.000ns 2.300ns 3.100ns 1.800ns 1.700ns 3.000ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.200 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] Equal7~0 count_out[1]~20 count_out[0]~22 bcd_to_seg7_1:comb_54|WideOr1~0 seg7[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.200 ns" { traffic:comb_51|ryg_ctl:comb_4|light_mode[1] {} Equal7~0 {} count_out[1]~20 {} count_out[0]~22 {} bcd_to_seg7_1:comb_54|WideOr1~0 {} seg7[5] {} } { 0.000ns 2.300ns 3.100ns 1.800ns 1.700ns 3.000ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:comb_51\|ryg_ctl:comb_4\|light_led\[3\] day_night clk -0.600 ns register " "Info: th for register \"traffic:comb_51\|ryg_ctl:comb_4\|light_led\[3\]\" (data pin = \"day_night\", clock pin = \"clk\") is -0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 67 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_D26 20 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D26; Fanout = 20; REG Node = 'freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 9.000 ns traffic:comb_51\|ryg_ctl:comb_4\|light_led\[3\] 3 REG LC3_B35 2 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC3_B35; Fanout = 2; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_led\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_led[3] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.33 % ) " "Info: Total cell delay = 2.100 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 76.67 % ) " "Info: Total interconnect delay = 6.900 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_led[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_led[3] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns day_night 1 PIN PIN_47 12 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 12; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.400 ns) 11.300 ns traffic:comb_51\|ryg_ctl:comb_4\|light_led\[3\] 2 REG LC3_B35 2 " "Info: 2: + IC(4.000 ns) + CELL(1.400 ns) = 11.300 ns; Loc. = LC3_B35; Fanout = 2; REG Node = 'traffic:comb_51\|ryg_ctl:comb_4\|light_led\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { day_night traffic:comb_51|ryg_ctl:comb_4|light_led[3] } "NODE_NAME" } } { "lab7_2.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_2/lab7_2.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 64.60 % ) " "Info: Total cell delay = 7.300 ns ( 64.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 35.40 % ) " "Info: Total interconnect delay = 4.000 ns ( 35.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { day_night traffic:comb_51|ryg_ctl:comb_4|light_led[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { day_night {} day_night~out {} traffic:comb_51|ryg_ctl:comb_4|light_led[3] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_51|ryg_ctl:comb_4|light_led[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clk {} clk~out {} freq_div:comb_49|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_51|ryg_ctl:comb_4|light_led[3] {} } { 0.000ns 0.000ns 2.200ns 4.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { day_night traffic:comb_51|ryg_ctl:comb_4|light_led[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { day_night {} day_night~out {} traffic:comb_51|ryg_ctl:comb_4|light_led[3] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 22:16:00 2020 " "Info: Processing ended: Wed Aug 12 22:16:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Info: Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 22:16:12 2020 " "Info: Processing started: Wed Aug 12 22:16:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp lab7_2 -c lab7_2 --netlist_type=atom_map " "Info: Command: quartus_rpp lab7_2 -c lab7_2 --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 22:16:13 2020 " "Info: Processing ended: Wed Aug 12 22:16:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
