// Seed: 1337356617
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  id_3(
      1, 1, id_0
  );
  wire id_5;
  module_2(
      id_5
  );
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply0 id_4
);
  module_0(
      id_4, id_2
  );
  integer id_6;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  wand id_2 = 1;
  reg  id_3;
  wire id_4 = 1;
  assign id_2 = {1{id_4 - 1}};
  initial id_3 <= id_3;
endmodule
