{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667914345356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667914345356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 16:32:25 2022 " "Processing started: Tue Nov  8 16:32:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667914345356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914345356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914345356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667914345523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351990 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351991 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-rtl " "Found design unit 1: memory_interface-rtl" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351992 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_alu-rtl " "Found design unit 1: uut_alu-rtl" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351993 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_alu " "Found entity 1: uut_alu" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_decode-rtl " "Found design unit 1: uut_decode-rtl" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351994 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_decode " "Found entity 1: uut_decode" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_fetch-rtl " "Found design unit 1: uut_fetch-rtl" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351994 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_fetch " "Found entity 1: uut_fetch" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_mem-rtl " "Found design unit 1: uut_mem-rtl" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351995 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_mem " "Found entity 1: uut_mem" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_register-rtl " "Found design unit 1: uut_register-rtl" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351995 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_register " "Found entity 1: uut_register" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_interface_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_tb-rtl " "Found design unit 1: memory_interface_tb-rtl" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351996 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_tb " "Found entity 1: memory_interface_tb" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "components/ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "components/ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_1-rtl " "Found design unit 1: memory_interface_1-rtl" {  } { { "components/memory_interface_1.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351997 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_1 " "Found entity 1: memory_interface_1" {  } { { "components/memory_interface_1.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "components/rom/rom.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351998 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "components/rom/rom.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers.vhd 2 0 " "Found 2 design units, including 0 entities, in source file components/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers " "Found design unit 1: registers" {  } { { "components/registers.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 registers-body " "Found design unit 2: registers-body" {  } { { "components/registers.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/uut_fetch_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/uut_fetch_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_fetch_tb-rtl " "Found design unit 1: uut_fetch_tb-rtl" {  } { { "testbenches/uut_fetch_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351999 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_fetch_tb " "Found entity 1: uut_fetch_tb" {  } { { "testbenches/uut_fetch_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/control_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/control_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_tb-rtl " "Found design unit 1: control_unit_tb-rtl" {  } { { "testbenches/control_unit_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351999 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "testbenches/control_unit_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914351999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914351999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_interface_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/memory_interface_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_1_tb-rtl " "Found design unit 1: memory_interface_1_tb-rtl" {  } { { "testbenches/memory_interface_1_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352000 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_1_tb " "Found entity 1: memory_interface_1_tb" {  } { { "testbenches/memory_interface_1_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914352000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "components/test.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352001 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "components/test.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914352001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "components/comparator.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/comparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352001 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "components/comparator.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914352001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "components/alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352002 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "components/alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667914352002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914352002 ""}
{ "Error" "EVRFX_VHDL_CANT_TRUNCATE_BIT_STRING_LITERAL" "0x\"80000018\" uut_alu_tb.vhd(90) " "VHDL error at uut_alu_tb.vhd(90): unable to truncate the bit string literal \"0x\"80000018\"\" to get the specified length" {  } { { "testbenches/uut_alu_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_alu_tb.vhd" 90 0 0 } }  } 0 10895 "VHDL error at %2!s!: unable to truncate the bit string literal \"%1!s!\" to get the specified length" 0 0 "Analysis & Synthesis" 0 -1 1667914352002 ""}
{ "Error" "EVRFX_VHDL_CANT_TRUNCATE_BIT_STRING_LITERAL" "0x\"00000008\" uut_alu_tb.vhd(91) " "VHDL error at uut_alu_tb.vhd(91): unable to truncate the bit string literal \"0x\"00000008\"\" to get the specified length" {  } { { "testbenches/uut_alu_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_alu_tb.vhd" 91 0 0 } }  } 0 10895 "VHDL error at %2!s!: unable to truncate the bit string literal \"%1!s!\" to get the specified length" 0 0 "Analysis & Synthesis" 0 -1 1667914352002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/uut_alu_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file testbenches/uut_alu_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914352003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667914352078 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  8 16:32:32 2022 " "Processing ended: Tue Nov  8 16:32:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667914352078 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667914352078 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667914352078 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667914352078 ""}
