/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] _00_;
  wire [23:0] _01_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [27:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  reg [6:0] celloutsig_1_3z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_10z ? in_data[88] : celloutsig_0_10z;
  assign celloutsig_0_27z = celloutsig_0_0z[9] ? celloutsig_0_26z[2] : celloutsig_0_18z[4];
  assign celloutsig_0_32z = celloutsig_0_16z | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_6z = celloutsig_0_2z ^ celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_9z[2] ^ celloutsig_0_6z;
  assign celloutsig_0_20z = in_data[16] ^ celloutsig_0_19z;
  assign celloutsig_0_0z = in_data[38:27] + in_data[24:13];
  assign celloutsig_0_37z = { celloutsig_0_13z[9:7], celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_3z } + { celloutsig_0_11z[13:10], celloutsig_0_4z, celloutsig_0_33z };
  assign celloutsig_1_13z = _00_ + { in_data[179:169], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z[2:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } + celloutsig_0_8z;
  assign celloutsig_0_33z = in_data[70:67] + { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_25z };
  reg [23:0] _13_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 24'h000000;
    else _13_ <= { in_data[186:164], celloutsig_1_0z };
  assign { _01_[23:15], _00_ } = _13_;
  assign celloutsig_1_19z = { in_data[136:118], celloutsig_1_3z } & { in_data[142:132], celloutsig_1_13z };
  assign celloutsig_0_21z = celloutsig_0_11z[11:8] & celloutsig_0_11z[8:5];
  assign celloutsig_0_26z = { celloutsig_0_0z[6:4], celloutsig_0_19z } & { celloutsig_0_17z[6:5], celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_0_36z = { celloutsig_0_31z[2:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_16z } == { in_data[35:5], celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z } === { celloutsig_0_13z[12:3], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[133:129] < in_data[145:141];
  assign celloutsig_1_18z = _00_[7:3] < { celloutsig_1_3z[6:3], celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_3z < { celloutsig_0_9z[2], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[70:63] < { in_data[4:2], celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_0_24z = celloutsig_0_4z & ~(celloutsig_0_17z[2]);
  assign celloutsig_0_25z = celloutsig_0_12z & ~(celloutsig_0_13z[13]);
  assign celloutsig_0_28z = celloutsig_0_16z & ~(celloutsig_0_23z);
  assign celloutsig_1_1z = { in_data[189:187], celloutsig_1_0z } % { 1'h1, in_data[190], celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_11z = { celloutsig_0_7z[5:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, in_data[40:29], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[87:83] % { 1'h1, in_data[62:59] };
  assign celloutsig_0_17z = { celloutsig_0_13z[12:8], celloutsig_0_6z, celloutsig_0_12z } % { 1'h1, celloutsig_0_9z[1], celloutsig_0_8z };
  assign celloutsig_0_18z = { in_data[79:75], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_17z[5:1], celloutsig_0_10z, in_data[0] };
  assign celloutsig_0_31z = in_data[48:34] % { 1'h1, celloutsig_0_17z[5:3], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_0_3z = celloutsig_0_1z[4:2] * { celloutsig_0_0z[7:6], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_0z[11:6] | in_data[68:63];
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[49:39] };
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_8z[3:0] };
  assign celloutsig_0_22z = | { celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_23z = | { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_8z = celloutsig_0_1z << in_data[4:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[106:100];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_13z = 28'h0000000;
    else if (clkin_data[0]) celloutsig_0_13z = { in_data[53:52], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign _01_[14:0] = _00_;
  assign { out_data[128], out_data[121:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
