SOURCE=/users/Cours/ele8304/12/Labs/implement/lab2/implementation/syn_dft/netlist/riscv_core.syn.v
TECHLIB=/CMC/kits/GPDK45/gsclib045/gsclib045/verilog/*.v
RUNDIR=/users/Cours/ele8304/12/Labs/implement/lab2/build/
