Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jan 24 13:38:34 2026
| Host         : dell-omar running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_enigma_timing_summary_routed.rpt -pb sintesis_enigma_timing_summary_routed.pb -rpx sintesis_enigma_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_enigma
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.440        0.000                      0                   91        0.244        0.000                      0                   91        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.440        0.000                      0                   91        0.244        0.000                      0                   91        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/rotor1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 2.576ns (35.760%)  route 4.628ns (64.240%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.912    10.940    inst_Datapath/instSumRest/CO[0]
    SLICE_X61Y38         LUT6 (Prop_lut6_I3_O)        0.329    11.269 r  inst_Datapath/instSumRest/rotor1_reg[2]_i_2/O
                         net (fo=1, routed)           0.404    11.673    inst_UC/rotor1_reg_reg[2]_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I0_O)        0.120    11.793 r  inst_UC/rotor1_reg[2]_i_1/O
                         net (fo=1, routed)           0.565    12.358    inst_Datapath/rotor1_reg_reg[2]_1[1]
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516    14.857    inst_Datapath/CLK
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)       -0.284    14.798    inst_Datapath/rotor1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/nVuelta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 2.576ns (36.198%)  route 4.540ns (63.802%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.588    10.616    inst_Datapath/instSumRest/CO[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.329    10.945 r  inst_Datapath/instSumRest/nVuelta_reg[1]_i_2/O
                         net (fo=1, routed)           0.641    11.586    inst_UC/nVuelta_reg_reg[1]_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.120    11.706 r  inst_UC/nVuelta_reg[1]_i_1/O
                         net (fo=1, routed)           0.565    12.271    inst_Datapath/D[1]
    SLICE_X57Y41         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.452    14.793    inst_Datapath/CLK
    SLICE_X57Y41         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[1]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y41         FDRE (Setup_fdre_C_D)       -0.250    14.768    inst_Datapath/nVuelta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/rotor1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 2.484ns (36.184%)  route 4.381ns (63.816%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          1.110    11.137    inst_UC/CO[0]
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.357    11.494 r  inst_UC/rotor1_reg[0]_i_1/O
                         net (fo=1, routed)           0.525    12.019    inst_Datapath/rotor1_reg_reg[2]_1[0]
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)       -0.255    14.842    inst_Datapath/rotor1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/rotor0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.451ns (37.280%)  route 4.124ns (62.720%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.852    10.880    inst_UC/CO[0]
    SLICE_X61Y39         LUT5 (Prop_lut5_I1_O)        0.324    11.204 r  inst_UC/rotor0_reg[0]_i_1/O
                         net (fo=1, routed)           0.525    11.729    inst_Datapath/rotor0_reg_reg[0]_0[0]
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516    14.857    inst_Datapath/CLK
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)       -0.255    14.827    inst_Datapath/rotor0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/rotor0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 2.580ns (37.561%)  route 4.289ns (62.439%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          1.110    11.137    inst_UC/CO[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.329    11.466 r  inst_UC/rotor0_reg[2]_i_3/O
                         net (fo=1, routed)           0.433    11.899    inst_Datapath/rotor0_reg_reg[2]_1
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.023 r  inst_Datapath/rotor0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.023    inst_Datapath/rotor0_next[2]
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029    15.126    inst_Datapath/rotor0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/rotor1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.580ns (38.476%)  route 4.126ns (61.524%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.886    10.914    inst_Datapath/instSumRest/CO[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I0_O)        0.329    11.243 f  inst_Datapath/instSumRest/rotor1_reg[1]_i_3/O
                         net (fo=1, routed)           0.493    11.736    inst_Datapath/instSumRest/rotor1_reg[1]_i_3_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.860 r  inst_Datapath/instSumRest/rotor1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.860    inst_Datapath/rotor1_next[1]
    SLICE_X62Y38         FDRE                                         r  inst_Datapath/rotor1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516    14.857    inst_Datapath/CLK
    SLICE_X62Y38         FDRE                                         r  inst_Datapath/rotor1_reg_reg[1]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.029    15.125    inst_Datapath/rotor1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/nVuelta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.580ns (39.140%)  route 4.012ns (60.860%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.584    10.611    inst_Datapath/instSumRest/CO[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.329    10.940 r  inst_Datapath/instSumRest/nVuelta_reg[4]_i_2/O
                         net (fo=2, routed)           0.682    11.622    inst_Datapath/instSumRest/nVuelta_reg[4]_i_2_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  inst_Datapath/instSumRest/nVuelta_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.746    inst_Datapath/instSumRest_n_2
    SLICE_X56Y39         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.451    14.792    inst_Datapath/CLK
    SLICE_X56Y39         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         FDRE (Setup_fdre_C_D)        0.077    15.094    inst_Datapath/nVuelta_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/nVuelta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.456ns (37.677%)  route 4.063ns (62.323%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.742    10.769    inst_UC/CO[0]
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.329    11.098 r  inst_UC/nVuelta_reg[0]_i_1/O
                         net (fo=1, routed)           0.574    11.673    inst_Datapath/D[0]
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    inst_Datapath/CLK
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)       -0.047    15.050    inst_Datapath/nVuelta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/indice_rom_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.779ns (42.453%)  route 3.767ns (57.547%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.742    10.769    inst_UC/CO[0]
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.325    11.094 r  inst_UC/indice_rom_reg[0]_i_2/O
                         net (fo=1, routed)           0.279    11.373    inst_UC/indice_rom_reg[0]_i_2_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.327    11.700 r  inst_UC/indice_rom_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.700    inst_Datapath/indice_rom_reg_reg[0]_1[0]
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/indice_rom_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517    14.858    inst_Datapath/CLK
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/indice_rom_reg_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)        0.029    15.126    inst_Datapath/indice_rom_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Datapath/nVuelta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.580ns (39.957%)  route 3.877ns (60.043%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          1.134     6.707    inst_UC/Q[2]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.325     7.032 r  inst_UC/i__carry_i_9/O
                         net (fo=5, routed)           0.452     7.485    inst_Datapath/instSumRest/nVuelta_reg_reg[1]_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.348     7.833 r  inst_Datapath/instSumRest/i__carry_i_1/O
                         net (fo=26, routed)          0.617     8.450    inst_Datapath/instSumRest/letraAux_reg[3]
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.574 r  inst_Datapath/instSumRest/i__carry_i_2/O
                         net (fo=1, routed)           0.543     9.117    inst_Datapath/instSumRest/i__carry_i_2_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.643 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.757    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.871    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.028 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.584    10.611    inst_Datapath/instSumRest/CO[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.329    10.940 r  inst_Datapath/instSumRest/nVuelta_reg[4]_i_2/O
                         net (fo=2, routed)           0.547    11.487    inst_Datapath/instSumRest/nVuelta_reg[4]_i_2_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.611 r  inst_Datapath/instSumRest/nVuelta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.611    inst_Datapath/nVuelta_next[3]
    SLICE_X57Y41         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.452    14.793    inst_Datapath/CLK
    SLICE_X57Y41         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y41         FDRE (Setup_fdre_C_D)        0.029    15.047    inst_Datapath/nVuelta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  3.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_debouncer/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debouncer/timer.count_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.538%)  route 0.135ns (34.462%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    inst_debouncer/CLK
    SLICE_X65Y32         FDCE                                         r  inst_debouncer/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  inst_debouncer/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=25, routed)          0.135     1.748    inst_debouncer/Q[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  inst_debouncer/timer.count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.793    inst_debouncer/timer.count[8]_i_5_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.863 r  inst_debouncer/timer.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.863    inst_debouncer/timer.count_reg[8]_i_1_n_7
    SLICE_X64Y32         FDPE                                         r  inst_debouncer/timer.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.858     1.985    inst_debouncer/CLK
    SLICE_X64Y32         FDPE                                         r  inst_debouncer/timer.count_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y32         FDPE (Hold_fdpe_C_D)         0.134     1.619    inst_debouncer/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_debouncer/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debouncer/timer.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.252ns (64.514%)  route 0.139ns (35.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    inst_debouncer/CLK
    SLICE_X65Y32         FDCE                                         r  inst_debouncer/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  inst_debouncer/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=25, routed)          0.139     1.752    inst_debouncer/Q[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.797 r  inst_debouncer/timer.count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.797    inst_debouncer/timer.count[8]_i_4_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.863 r  inst_debouncer/timer.count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.863    inst_debouncer/timer.count_reg[8]_i_1_n_6
    SLICE_X64Y32         FDCE                                         r  inst_debouncer/timer.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.858     1.985    inst_debouncer/CLK
    SLICE_X64Y32         FDCE                                         r  inst_debouncer/timer.count_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y32         FDCE (Hold_fdce_C_D)         0.134     1.619    inst_debouncer/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_UC/FSM_sequential_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UC/FSM_sequential_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.331%)  route 0.115ns (33.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  inst_UC/FSM_sequential_q_reg[2]/Q
                         net (fo=44, routed)          0.115     1.717    inst_UC/Q[2]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.099     1.816 r  inst_UC/FSM_sequential_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    inst_UC/qSig[0]
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.861     1.988    inst_UC/CLK
    SLICE_X63Y36         FDCE                                         r  inst_UC/FSM_sequential_q_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y36         FDCE (Hold_fdce_C_D)         0.092     1.566    inst_UC/FSM_sequential_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    inst_Displays/CLK
    SLICE_X63Y32         FDRE                                         r  inst_Displays/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_Displays/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    inst_Displays/contador_refresco_reg_n_0_[11]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  inst_Displays/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    inst_Displays/contador_refresco_reg[8]_i_1_n_4
    SLICE_X63Y32         FDRE                                         r  inst_Displays/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.858     1.985    inst_Displays/CLK
    SLICE_X63Y32         FDRE                                         r  inst_Displays/contador_refresco_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    inst_Displays/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    inst_Displays/CLK
    SLICE_X63Y33         FDRE                                         r  inst_Displays/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_Displays/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.722    inst_Displays/contador_refresco_reg_n_0_[15]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  inst_Displays/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    inst_Displays/contador_refresco_reg[12]_i_1_n_4
    SLICE_X63Y33         FDRE                                         r  inst_Displays/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    inst_Displays/CLK
    SLICE_X63Y33         FDRE                                         r  inst_Displays/contador_refresco_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    inst_Displays/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    inst_Displays/CLK
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_Displays/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    inst_Displays/contador_refresco_reg_n_0_[3]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  inst_Displays/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    inst_Displays/contador_refresco_reg[0]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    inst_Displays/CLK
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    inst_Displays/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.471    inst_Displays/CLK
    SLICE_X63Y31         FDRE                                         r  inst_Displays/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_Displays/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    inst_Displays/contador_refresco_reg_n_0_[7]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  inst_Displays/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    inst_Displays/contador_refresco_reg[4]_i_1_n_4
    SLICE_X63Y31         FDRE                                         r  inst_Displays/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     1.984    inst_Displays/CLK
    SLICE_X63Y31         FDRE                                         r  inst_Displays/contador_refresco_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    inst_Displays/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    inst_Displays/CLK
    SLICE_X63Y33         FDRE                                         r  inst_Displays/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_Displays/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.719    inst_Displays/contador_refresco_reg_n_0_[12]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  inst_Displays/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    inst_Displays/contador_refresco_reg[12]_i_1_n_7
    SLICE_X63Y33         FDRE                                         r  inst_Displays/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    inst_Displays/CLK
    SLICE_X63Y33         FDRE                                         r  inst_Displays/contador_refresco_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    inst_Displays/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.471    inst_Displays/CLK
    SLICE_X63Y31         FDRE                                         r  inst_Displays/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_Displays/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    inst_Displays/contador_refresco_reg_n_0_[4]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  inst_Displays/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    inst_Displays/contador_refresco_reg[4]_i_1_n_7
    SLICE_X63Y31         FDRE                                         r  inst_Displays/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     1.984    inst_Displays/CLK
    SLICE_X63Y31         FDRE                                         r  inst_Displays/contador_refresco_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    inst_Displays/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Displays/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Displays/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    inst_Displays/CLK
    SLICE_X63Y32         FDRE                                         r  inst_Displays/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_Displays/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    inst_Displays/contador_refresco_reg_n_0_[8]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  inst_Displays/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    inst_Displays/contador_refresco_reg[8]_i_1_n_7
    SLICE_X63Y32         FDRE                                         r  inst_Displays/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.858     1.985    inst_Displays/CLK
    SLICE_X63Y32         FDRE                                         r  inst_Displays/contador_refresco_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    inst_Displays/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   inst_Datapath/indice_rom_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y41   inst_Datapath/indice_rom_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   inst_Datapath/indice_rom_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   inst_Datapath/letraAux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   inst_Datapath/letraAux_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   inst_Datapath/letraAux_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   inst_Datapath/letraAux_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   inst_Datapath/indice_rom_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   inst_Datapath/indice_rom_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   inst_Datapath/indice_rom_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   inst_Datapath/indice_rom_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   inst_Datapath/indice_rom_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   inst_Datapath/indice_rom_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   inst_Datapath/indice_rom_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   inst_Datapath/indice_rom_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   inst_Datapath/indice_rom_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   inst_Datapath/indice_rom_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   inst_Datapath/indice_rom_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   inst_Datapath/indice_rom_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   inst_Datapath/indice_rom_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.569ns  (logic 5.241ns (38.623%)  route 8.328ns (61.377%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          5.050     6.511    inst_Datapath/leds_OBUF[1]
    SLICE_X60Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.635 f  inst_Datapath/g0_b6__0/O
                         net (fo=1, routed)           0.760     7.395    inst_Datapath/g0_b6__0_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  inst_Datapath/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.518    10.037    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.569 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.569    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.474ns  (logic 5.608ns (41.620%)  route 7.866ns (58.380%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          4.836     6.284    inst_Datapath/leds_OBUF[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I3_O)        0.152     6.436 f  inst_Datapath/g0_b3__6/O
                         net (fo=1, routed)           0.307     6.744    inst_Datapath/g0_b3__6_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.348     7.092 r  inst_Datapath/display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.562     7.654    inst_Datapath/display_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.778 r  inst_Datapath/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.161     9.939    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.474 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.474    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.402ns  (logic 5.450ns (40.663%)  route 7.952ns (59.337%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.704     6.165    inst_Datapath/leds_OBUF[1]
    SLICE_X60Y37         LUT5 (Prop_lut5_I1_O)        0.153     6.318 f  inst_Datapath/g0_b5__0/O
                         net (fo=1, routed)           0.935     7.253    inst_Datapath/g0_b5__0_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I1_O)        0.331     7.584 r  inst_Datapath/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.313     9.898    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.402 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.402    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.353ns  (logic 5.229ns (39.161%)  route 8.124ns (60.839%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.704     6.165    inst_Datapath/leds_OBUF[1]
    SLICE_X60Y37         LUT5 (Prop_lut5_I1_O)        0.124     6.289 f  inst_Datapath/g0_b4__6/O
                         net (fo=1, routed)           0.968     7.257    inst_Datapath/g0_b4__6_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  inst_Datapath/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.452     9.833    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.353 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.353    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.049ns  (logic 5.220ns (40.004%)  route 7.829ns (59.996%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.896     6.357    inst_Datapath/leds_OBUF[1]
    SLICE_X60Y37         LUT5 (Prop_lut5_I1_O)        0.124     6.481 f  inst_Datapath/g0_b0__6/O
                         net (fo=1, routed)           0.658     7.139    inst_Datapath/g0_b0__6_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.263 r  inst_Datapath/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.275     9.538    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.049 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.049    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 5.232ns (40.147%)  route 7.800ns (59.853%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          4.836     6.284    inst_Datapath/leds_OBUF[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I3_O)        0.124     6.408 f  inst_Datapath/g0_b2__6/O
                         net (fo=1, routed)           0.818     7.226    inst_Datapath/g0_b2__6_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.350 r  inst_Datapath/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.146     9.496    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.031 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.031    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.820ns  (logic 5.468ns (42.656%)  route 7.352ns (57.344%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.896     6.357    inst_Datapath/leds_OBUF[1]
    SLICE_X60Y37         LUT5 (Prop_lut5_I1_O)        0.150     6.507 f  inst_Datapath/g0_b1__6/O
                         net (fo=1, routed)           0.313     6.820    inst_Datapath/g0_b1__6_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.148 r  inst_Datapath/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.143     9.291    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.820 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.820    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          3.065     4.521    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          2.955     4.416    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.960ns (63.426%)  route 2.860ns (36.574%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          2.860     4.313    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.821 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.821    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.465     0.686    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=16, routed)          0.487     0.703    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.434ns (74.659%)  route 0.487ns (25.341%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=19, routed)          0.487     0.719    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.921 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.921    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.429ns (74.277%)  route 0.495ns (25.723%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=15, routed)          0.495     0.714    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.923 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.923    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.440ns (71.417%)  route 0.576ns (28.583%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=14, routed)          0.576     0.800    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.016 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.016    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.429ns (65.250%)  route 0.761ns (34.750%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          0.761     0.982    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.191 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.191    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          0.822     1.051    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.447ns (63.028%)  route 0.849ns (36.972%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          0.849     1.073    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.295 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.295    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.222ns  (logic 1.605ns (38.016%)  route 2.617ns (61.984%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          1.945     2.166    inst_Datapath/leds_OBUF[0]
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.043     2.209 f  inst_Datapath/g0_b1__6/O
                         net (fo=1, routed)           0.120     2.329    inst_Datapath/g0_b1__6_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I1_O)        0.111     2.440 r  inst_Datapath/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.992    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.222 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.222    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.286ns  (logic 1.523ns (35.528%)  route 2.763ns (64.472%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          1.945     2.166    inst_Datapath/leds_OBUF[0]
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.211 f  inst_Datapath/g0_b0__6/O
                         net (fo=1, routed)           0.217     2.428    inst_Datapath/g0_b0__6_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.473 r  inst_Datapath/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.601     3.074    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.286 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.286    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Datapath/letraAux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.592ns (48.419%)  route 4.892ns (51.581%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.635     5.156    inst_Datapath/CLK
    SLICE_X61Y40         FDRE                                         r  inst_Datapath/letraAux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  inst_Datapath/letraAux_reg[3]/Q
                         net (fo=21, routed)          1.336     6.948    inst_Datapath/s_salida_letra[3]
    SLICE_X62Y39         LUT5 (Prop_lut5_I3_O)        0.150     7.098 f  inst_Datapath/g0_b3__5/O
                         net (fo=1, routed)           0.832     7.931    inst_Datapath/g0_b3__5_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.326     8.257 r  inst_Datapath/display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.562     8.819    inst_Datapath/display_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.943 r  inst_Datapath/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.161    11.104    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.639 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.639    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/rotor1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 4.373ns (47.519%)  route 4.830ns (52.481%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.576 r  inst_Datapath/rotor1_reg_reg[0]/Q
                         net (fo=13, routed)          1.793     7.370    inst_Datapath/rotor1_reg_reg[2]_0[0]
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.299     7.669 r  inst_Datapath/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.518     8.187    inst_Datapath/display_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.311 r  inst_Datapath/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.518    10.829    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.361 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.361    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/rotor1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 4.371ns (48.532%)  route 4.636ns (51.468%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.576 r  inst_Datapath/rotor1_reg_reg[0]/Q
                         net (fo=13, routed)          1.832     7.408    inst_Datapath/rotor1_reg_reg[2]_0[0]
    SLICE_X65Y37         LUT6 (Prop_lut6_I5_O)        0.299     7.707 r  inst_Datapath/display_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.661     8.368    inst_Datapath/display_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.492 r  inst_Datapath/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.143    10.635    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.164 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.164    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/letraAux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 4.444ns (49.374%)  route 4.557ns (50.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.635     5.156    inst_Datapath/CLK
    SLICE_X61Y40         FDRE                                         r  inst_Datapath/letraAux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  inst_Datapath/letraAux_reg[3]/Q
                         net (fo=21, routed)          1.328     6.940    inst_Datapath/s_salida_letra[3]
    SLICE_X62Y39         LUT5 (Prop_lut5_I3_O)        0.152     7.092 f  inst_Datapath/g0_b5/O
                         net (fo=1, routed)           0.915     8.008    inst_Datapath/g0_b5_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.332     8.340 r  inst_Datapath/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.313    10.653    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.158 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.158    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/rotor1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.362ns (48.660%)  route 4.602ns (51.340%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.419     5.576 r  inst_Datapath/rotor1_reg_reg[0]/Q
                         net (fo=13, routed)          1.345     6.922    inst_Datapath/rotor1_reg_reg[2]_0[0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.299     7.221 r  inst_Datapath/display_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.805     8.025    inst_Datapath/display_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.149 r  inst_Datapath/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.452    10.601    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.121 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.121    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/letraAux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.215ns (47.779%)  route 4.607ns (52.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.636     5.157    inst_Datapath/CLK
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/letraAux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inst_Datapath/letraAux_reg[4]/Q
                         net (fo=17, routed)          1.542     7.155    inst_Datapath/s_salida_letra[4]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.279 f  inst_Datapath/g0_b0__5/O
                         net (fo=1, routed)           0.789     8.069    inst_Datapath/g0_b0__5_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.193 r  inst_Datapath/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.275    10.468    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.979 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.979    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.239ns (49.317%)  route 4.357ns (50.683%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     5.152    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          1.352     6.960    inst_Datapath/L[18]
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.084 r  inst_Datapath/display_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.859     7.943    inst_Datapath/display_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.067 r  inst_Datapath/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.146    10.213    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.748 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.748    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 4.318ns (55.350%)  route 3.483ns (44.650%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     5.152    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  inst_Displays/contador_refresco_reg[19]/Q
                         net (fo=25, routed)          1.368     6.977    inst_Displays/L[19]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.150     7.127 r  inst_Displays/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.115     9.242    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.954 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.954    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 4.333ns (59.870%)  route 2.904ns (40.130%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     5.152    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          1.035     6.643    inst_Displays/L[18]
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.152     6.795 r  inst_Displays/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.665    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.390 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.390    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 4.079ns (58.556%)  route 2.887ns (41.444%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.631     5.152    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          1.035     6.643    inst_Displays/L[18]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.767 r  inst_Displays/s_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     8.619    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.118 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.118    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.390ns (74.838%)  route 0.467ns (25.162%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          0.127     1.742    inst_Displays/L[18]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.787 r  inst_Displays/s_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.127    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.332 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.332    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.386ns (66.679%)  route 0.693ns (33.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Displays/contador_refresco_reg[19]/Q
                         net (fo=25, routed)          0.286     1.901    inst_Displays/L[19]
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.946 r  inst_Displays/s_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.353    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.553 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.553    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.422ns (66.226%)  route 0.725ns (33.774%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          0.170     1.786    inst_Datapath/L[18]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  inst_Datapath/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.385    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.621 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.621    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.469ns (67.477%)  route 0.708ns (32.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  inst_Displays/contador_refresco_reg[19]/Q
                         net (fo=25, routed)          0.286     1.901    inst_Displays/L[19]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.042     1.943 r  inst_Displays/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.365    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.651 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.651    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/rotor1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.422ns (62.835%)  route 0.841ns (37.165%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.475    inst_Datapath/CLK
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_Datapath/rotor1_reg_reg[2]/Q
                         net (fo=14, routed)          0.276     1.892    inst_Datapath/rotor1_reg_reg[2]_0[1]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  inst_Datapath/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.565     2.502    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.739 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.739    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Datapath/rotor1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.437ns (61.530%)  route 0.898ns (38.470%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.592     1.475    inst_Datapath/CLK
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_Datapath/rotor1_reg_reg[2]/Q
                         net (fo=14, routed)          0.217     1.833    inst_Datapath/rotor1_reg_reg[2]_0[1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  inst_Datapath/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.054     1.932    inst_Datapath/display_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  inst_Datapath/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.627     2.604    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.810 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.810    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.398ns (59.351%)  route 0.957ns (40.649%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  inst_Displays/contador_refresco_reg[19]/Q
                         net (fo=25, routed)          0.356     1.971    inst_Datapath/L[19]
    SLICE_X63Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.016 r  inst_Datapath/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.617    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.829 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.829    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.416ns (59.839%)  route 0.950ns (40.161%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          0.399     2.014    inst_Datapath/L[18]
    SLICE_X64Y37         LUT6 (Prop_lut6_I3_O)        0.045     2.059 r  inst_Datapath/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.611    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.841 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.841    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.462ns (61.672%)  route 0.909ns (38.328%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  inst_Displays/contador_refresco_reg[18]/Q
                         net (fo=25, routed)          0.394     2.009    inst_Displays/L[18]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.048     2.057 r  inst_Displays/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.572    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.845 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.845    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Displays/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.407ns (58.217%)  route 1.010ns (41.783%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.474    inst_Displays/CLK
    SLICE_X63Y34         FDRE                                         r  inst_Displays/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  inst_Displays/contador_refresco_reg[19]/Q
                         net (fo=25, routed)          0.345     1.960    inst_Datapath/L[19]
    SLICE_X62Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.005 r  inst_Datapath/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.670    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.891 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.891    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/rotor1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.791ns  (logic 3.323ns (30.798%)  route 7.468ns (69.202%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=2 LUT6=4)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.912     9.373    inst_Datapath/instSumRest/CO[0]
    SLICE_X61Y38         LUT6 (Prop_lut6_I3_O)        0.329     9.702 r  inst_Datapath/instSumRest/rotor1_reg[2]_i_2/O
                         net (fo=1, routed)           0.404    10.106    inst_UC/rotor1_reg_reg[2]_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I0_O)        0.120    10.226 r  inst_UC/rotor1_reg[2]_i_1/O
                         net (fo=1, routed)           0.565    10.791    inst_Datapath/rotor1_reg_reg[2]_1[1]
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516     4.857    inst_Datapath/CLK
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/nVuelta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.704ns  (logic 3.323ns (31.048%)  route 7.380ns (68.952%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=2 LUT6=4)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.588     9.049    inst_Datapath/instSumRest/CO[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.329     9.378 r  inst_Datapath/instSumRest/nVuelta_reg[1]_i_2/O
                         net (fo=1, routed)           0.641    10.019    inst_UC/nVuelta_reg_reg[1]_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.120    10.139 r  inst_UC/nVuelta_reg[1]_i_1/O
                         net (fo=1, routed)           0.565    10.704    inst_Datapath/D[1]
    SLICE_X57Y41         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.452     4.793    inst_Datapath/CLK
    SLICE_X57Y41         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/rotor0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.456ns  (logic 3.327ns (31.822%)  route 7.129ns (68.178%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          1.110     9.570    inst_UC/CO[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.329     9.899 r  inst_UC/rotor0_reg[2]_i_3/O
                         net (fo=1, routed)           0.433    10.332    inst_Datapath/rotor0_reg_reg[2]_1
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.456 r  inst_Datapath/rotor0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.456    inst_Datapath/rotor0_next[2]
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/rotor1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.452ns  (logic 3.231ns (30.915%)  route 7.221ns (69.085%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          1.110     9.570    inst_UC/CO[0]
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.357     9.927 r  inst_UC/rotor1_reg[0]_i_1/O
                         net (fo=1, routed)           0.525    10.452    inst_Datapath/rotor1_reg_reg[2]_1[0]
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    inst_Datapath/CLK
    SLICE_X63Y39         FDRE                                         r  inst_Datapath/rotor1_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/rotor1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.293ns  (logic 3.327ns (32.327%)  route 6.966ns (67.673%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.886     9.347    inst_Datapath/instSumRest/CO[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I0_O)        0.329     9.676 f  inst_Datapath/instSumRest/rotor1_reg[1]_i_3/O
                         net (fo=1, routed)           0.493    10.169    inst_Datapath/instSumRest/rotor1_reg[1]_i_3_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.293 r  inst_Datapath/instSumRest/rotor1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.293    inst_Datapath/rotor1_next[1]
    SLICE_X62Y38         FDRE                                         r  inst_Datapath/rotor1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516     4.857    inst_Datapath/CLK
    SLICE_X62Y38         FDRE                                         r  inst_Datapath/rotor1_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/nVuelta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 3.327ns (32.688%)  route 6.852ns (67.312%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.584     9.044    inst_Datapath/instSumRest/CO[0]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.329     9.373 r  inst_Datapath/instSumRest/nVuelta_reg[4]_i_2/O
                         net (fo=2, routed)           0.682    10.055    inst_Datapath/instSumRest/nVuelta_reg[4]_i_2_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.179 r  inst_Datapath/instSumRest/nVuelta_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.179    inst_Datapath/instSumRest_n_2
    SLICE_X56Y39         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.451     4.792    inst_Datapath/CLK
    SLICE_X56Y39         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/rotor0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.162ns  (logic 3.198ns (31.474%)  route 6.964ns (68.526%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.852     9.313    inst_UC/CO[0]
    SLICE_X61Y39         LUT5 (Prop_lut5_I1_O)        0.324     9.637 r  inst_UC/rotor0_reg[0]_i_1/O
                         net (fo=1, routed)           0.525    10.162    inst_Datapath/rotor0_reg_reg[0]_0[0]
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.516     4.857    inst_Datapath/CLK
    SLICE_X61Y39         FDRE                                         r  inst_Datapath/rotor0_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/indice_rom_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.133ns  (logic 3.526ns (34.799%)  route 6.607ns (65.201%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.742     9.202    inst_UC/CO[0]
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.325     9.527 r  inst_UC/indice_rom_reg[0]_i_2/O
                         net (fo=1, routed)           0.279     9.806    inst_UC/indice_rom_reg[0]_i_2_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.133 r  inst_UC/indice_rom_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.133    inst_Datapath/indice_rom_reg_reg[0]_1[0]
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/indice_rom_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    inst_Datapath/CLK
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/indice_rom_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/nVuelta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.106ns  (logic 3.203ns (31.698%)  route 6.903ns (68.302%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.742     9.202    inst_UC/CO[0]
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.329     9.531 r  inst_UC/nVuelta_reg[0]_i_1/O
                         net (fo=1, routed)           0.574    10.106    inst_Datapath/D[0]
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.517     4.858    inst_Datapath/CLK
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/nVuelta_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_Datapath/rotor0_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.097ns  (logic 3.327ns (32.955%)  route 6.769ns (67.045%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          4.099     5.560    inst_Datapath/instSumRest/leds_OBUF[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.684 r  inst_Datapath/instSumRest/i__carry_i_11/O
                         net (fo=3, routed)           0.367     6.051    inst_Datapath/instSumRest/i__carry_i_11_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.175 f  inst_Datapath/instSumRest/indice_rom_reg[4]_i_3/O
                         net (fo=1, routed)           0.564     6.739    inst_Datapath/instSumRest/indice_rom_reg[4]_i_3_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  inst_Datapath/instSumRest/indice_rom_reg[4]_i_2/O
                         net (fo=2, routed)           0.556     7.420    inst_Datapath/instSumRest/indice_rom_reg[4]_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  inst_Datapath/instSumRest/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.544    inst_Datapath/instSumRest/i__carry_i_6_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.076 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.076    inst_Datapath/instSumRest/temp1_inferred__1/i__carry_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.190    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.304    inst_Datapath/instSumRest/temp1_inferred__1/i__carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.461 f  inst_Datapath/instSumRest/temp1_inferred__1/i__carry__2/CO[1]
                         net (fo=24, routed)          0.731     9.192    inst_Datapath/instSumRest/CO[0]
    SLICE_X60Y38         LUT6 (Prop_lut6_I0_O)        0.329     9.521 f  inst_Datapath/instSumRest/rotor0_reg[1]_i_3/O
                         net (fo=1, routed)           0.452     9.973    inst_Datapath/instSumRest/rotor0_reg[1]_i_3_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.097 r  inst_Datapath/instSumRest/rotor0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.097    inst_Datapath/rotor0_next[1]
    SLICE_X60Y38         FDRE                                         r  inst_Datapath/rotor0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515     4.856    inst_Datapath/CLK
    SLICE_X60Y38         FDRE                                         r  inst_Datapath/rotor0_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            inst_Datapath/letraAux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.313ns (33.348%)  route 0.626ns (66.652%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=14, routed)          0.406     0.629    inst_Datapath/leds_OBUF[6]
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.045     0.674 f  inst_Datapath/letraAux[0]_i_2/O
                         net (fo=1, routed)           0.220     0.894    inst_Datapath/instSumRest/letraAux_reg[0]
    SLICE_X62Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.939 r  inst_Datapath/instSumRest/letraAux[0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    inst_Datapath/letraAux_next[0]
    SLICE_X62Y41         FDRE                                         r  inst_Datapath/letraAux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.865     1.992    inst_Datapath/CLK
    SLICE_X62Y41         FDRE                                         r  inst_Datapath/letraAux_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            inst_Datapath/letraAux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.313ns (30.111%)  route 0.727ns (69.889%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=14, routed)          0.552     0.776    inst_Datapath/leds_OBUF[6]
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.821 r  inst_Datapath/letraAux[4]_i_3/O
                         net (fo=1, routed)           0.175     0.995    inst_Datapath/instSumRest/letraAux_reg[4]_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.040 r  inst_Datapath/instSumRest/letraAux[4]_i_1/O
                         net (fo=1, routed)           0.000     1.040    inst_Datapath/letraAux_next[4]
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/letraAux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.865     1.992    inst_Datapath/CLK
    SLICE_X62Y40         FDRE                                         r  inst_Datapath/letraAux_reg[4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            inst_Datapath/letraAux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.313ns (27.249%)  route 0.836ns (72.751%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=14, routed)          0.553     0.777    inst_Datapath/leds_OBUF[6]
    SLICE_X62Y42         LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  inst_Datapath/letraAux[2]_i_5/O
                         net (fo=1, routed)           0.283     1.105    inst_Datapath/instSumRest/letraAux_reg[2]_3
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.150 r  inst_Datapath/instSumRest/letraAux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.150    inst_Datapath/letraAux_next[2]
    SLICE_X60Y41         FDRE                                         r  inst_Datapath/letraAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.863     1.990    inst_Datapath/CLK
    SLICE_X60Y41         FDRE                                         r  inst_Datapath/letraAux_reg[2]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            inst_Datapath/letraAux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.356ns (30.743%)  route 0.802ns (69.257%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          0.525     0.746    inst_Datapath/leds_OBUF[5]
    SLICE_X63Y41         LUT5 (Prop_lut5_I4_O)        0.045     0.791 r  inst_Datapath/letraAux[3]_i_12/O
                         net (fo=1, routed)           0.082     0.873    inst_Datapath/letraAux[3]_i_12_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.918 r  inst_Datapath/letraAux[3]_i_5/O
                         net (fo=1, routed)           0.195     1.113    inst_Datapath/instSumRest/letraAux_reg[3]_3
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_Datapath/instSumRest/letraAux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.158    inst_Datapath/letraAux_next[3]
    SLICE_X61Y40         FDRE                                         r  inst_Datapath/letraAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.863     1.990    inst_Datapath/CLK
    SLICE_X61Y40         FDRE                                         r  inst_Datapath/letraAux_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            inst_Datapath/letraAux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.356ns (30.405%)  route 0.815ns (69.595%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          0.422     0.643    inst_Datapath/leds_OBUF[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.688 f  inst_Datapath/letraAux[1]_i_8/O
                         net (fo=1, routed)           0.197     0.884    inst_Datapath/letraAux[1]_i_8_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.929 r  inst_Datapath/letraAux[1]_i_4/O
                         net (fo=1, routed)           0.196     1.126    inst_UC/letraAux_reg[1]_2
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.171 r  inst_UC/letraAux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.171    inst_Datapath/letraAux_reg[1]_2[0]
    SLICE_X61Y40         FDRE                                         r  inst_Datapath/letraAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.863     1.990    inst_Datapath/CLK
    SLICE_X61Y40         FDRE                                         r  inst_Datapath/letraAux_reg[1]/C

Slack:                    inf
  Source:                 boton_cifrar
                            (input port)
  Destination:            inst_debouncer/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.741ns  (logic 0.219ns (12.596%)  route 1.521ns (87.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton_cifrar (IN)
                         net (fo=0)                   0.000     0.000    boton_cifrar
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_cifrar_IBUF_inst/O
                         net (fo=1, routed)           1.521     1.741    inst_debouncer/boton_cifrar_IBUF
    SLICE_X62Y31         FDPE                                         r  inst_debouncer/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     1.984    inst_debouncer/CLK
    SLICE_X62Y31         FDPE                                         r  inst_debouncer/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_Displays/contador_refresco_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.210ns (11.396%)  route 1.629ns (88.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=47, routed)          1.629     1.839    inst_Displays/AR[0]
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    inst_Displays/CLK
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_Displays/contador_refresco_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.210ns (11.396%)  route 1.629ns (88.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=47, routed)          1.629     1.839    inst_Displays/AR[0]
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    inst_Displays/CLK
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_Displays/contador_refresco_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.210ns (11.396%)  route 1.629ns (88.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=47, routed)          1.629     1.839    inst_Displays/AR[0]
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    inst_Displays/CLK
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_Displays/contador_refresco_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.210ns (11.396%)  route 1.629ns (88.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=47, routed)          1.629     1.839    inst_Displays/AR[0]
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    inst_Displays/CLK
    SLICE_X63Y30         FDRE                                         r  inst_Displays/contador_refresco_reg[3]/C





