Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 02:30:05 2024
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file serialInterface_control_sets_placed.rpt
| Design       : serialInterface
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              65 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[0]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[2]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[1]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[4]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[3]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[5]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[6]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | p_0_in[7]                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                 | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | countBitsReceived[3]_i_1_n_0    | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | countBitsTransmitted[3]_i_1_n_0 | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | debugPtr[8]_i_1_n_0             | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | countReceiveCycles[19]_i_1_n_0  | reset_IBUF       |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | countTransmitCycles[19]_i_1_n_0 | reset_IBUF       |                8 |             20 |         2.50 |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+


