Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 15 19:59:04 2019
| Host         : Ishwar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.698        0.000                      0                 4439        0.175        0.000                      0                 4439        4.500        0.000                       0                  2226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.698        0.000                      0                 4439        0.175        0.000                      0                 4439        4.500        0.000                       0                  2226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 1.582ns (21.631%)  route 5.732ns (78.369%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.632     5.235    flasher/clk_IBUF_BUFG
    SLICE_X40Y84         FDRE                                         r  flasher/current_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  flasher/current_index_reg[1]_rep__1/Q
                         net (fo=117, routed)         2.141     7.794    flasher/current_index_reg[1]_rep__1_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.299     8.093 r  flasher/tx_buffer[3]_i_78/O
                         net (fo=1, routed)           0.000     8.093    flasher/tx_buffer[3]_i_78_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     8.302 r  flasher/tx_buffer_reg[3]_i_35/O
                         net (fo=1, routed)           0.000     8.302    flasher/tx_buffer_reg[3]_i_35_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I1_O)      0.088     8.390 r  flasher/tx_buffer_reg[3]_i_13/O
                         net (fo=1, routed)           1.131     9.521    flasher/tx_buffer_reg[3]_i_13_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.319     9.840 r  flasher/tx_buffer[3]_i_5/O
                         net (fo=1, routed)           1.377    11.216    flasher/tx_buffer[3]_i_5_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.340 f  flasher/tx_buffer[3]_i_3/O
                         net (fo=2, routed)           1.084    12.424    spi/current_index_reg[7]_3
    SLICE_X14Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.548 r  spi/d_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    12.548    spi/d_buffer[1]
    SLICE_X14Y91         FDRE                                         r  spi/d_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.523    14.946    spi/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  spi/d_buffer_reg[1]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X14Y91         FDRE (Setup_fdre_C_D)        0.077    15.246    spi/d_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 1.455ns (20.472%)  route 5.652ns (79.528%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.632     5.235    flasher/clk_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  flasher/current_index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  flasher/current_index_reg[1]_rep__0/Q
                         net (fo=117, routed)         2.284     7.975    flasher/current_index_reg[1]_rep__0_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.099 r  flasher/tx_buffer[6]_i_111/O
                         net (fo=1, routed)           0.000     8.099    flasher/tx_buffer[6]_i_111_n_0
    SLICE_X31Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     8.316 r  flasher/tx_buffer_reg[6]_i_51/O
                         net (fo=1, routed)           0.000     8.316    flasher/tx_buffer_reg[6]_i_51_n_0
    SLICE_X31Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     8.410 r  flasher/tx_buffer_reg[6]_i_21/O
                         net (fo=1, routed)           1.147     9.556    flasher/tx_buffer_reg[6]_i_21_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.316     9.872 r  flasher/tx_buffer[6]_i_7/O
                         net (fo=1, routed)           1.256    11.128    flasher/tx_buffer[6]_i_7_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.252 f  flasher/tx_buffer[6]_i_3/O
                         net (fo=2, routed)           0.965    12.218    spi/current_index_reg[7]
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.342 r  spi/d_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    12.342    spi/d_buffer[4]
    SLICE_X14Y92         FDRE                                         r  spi/d_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.523    14.946    spi/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  spi/d_buffer_reg[4]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.077    15.246    spi/d_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.593ns (22.540%)  route 5.475ns (77.460%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.635     5.238    flasher/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  flasher/current_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.419     5.657 r  flasher/current_index_reg[1]_rep/Q
                         net (fo=117, routed)         2.532     8.188    flasher/current_index_reg[1]_rep_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.487 r  flasher/tx_buffer[4]_i_109/O
                         net (fo=1, routed)           0.000     8.487    flasher/tx_buffer[4]_i_109_n_0
    SLICE_X35Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     8.704 r  flasher/tx_buffer_reg[4]_i_53/O
                         net (fo=1, routed)           0.000     8.704    flasher/tx_buffer_reg[4]_i_53_n_0
    SLICE_X35Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     8.798 r  flasher/tx_buffer_reg[4]_i_21/O
                         net (fo=1, routed)           0.981     9.780    flasher/tx_buffer_reg[4]_i_21_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.316    10.096 r  flasher/tx_buffer[4]_i_7/O
                         net (fo=1, routed)           0.852    10.947    flasher/tx_buffer[4]_i_7_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.071 f  flasher/tx_buffer[4]_i_3/O
                         net (fo=2, routed)           1.110    12.181    spi/current_index_reg[7]_4
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    12.305 r  spi/d_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    12.305    spi/d_buffer[2]
    SLICE_X14Y91         FDRE                                         r  spi/d_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.523    14.946    spi/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  spi/d_buffer_reg[2]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X14Y91         FDRE (Setup_fdre_C_D)        0.081    15.250    spi/d_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.631ns (23.279%)  route 5.375ns (76.721%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.632     5.235    flasher/clk_IBUF_BUFG
    SLICE_X40Y84         FDRE                                         r  flasher/current_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     5.654 r  flasher/current_index_reg[1]_rep__1/Q
                         net (fo=117, routed)         2.318     7.972    flasher/current_index_reg[1]_rep__1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.299     8.271 r  flasher/tx_buffer[7]_i_81/O
                         net (fo=1, routed)           0.000     8.271    flasher/tx_buffer[7]_i_81_n_0
    SLICE_X44Y58         MUXF7 (Prop_muxf7_I1_O)      0.245     8.516 r  flasher/tx_buffer_reg[7]_i_36/O
                         net (fo=1, routed)           0.000     8.516    flasher/tx_buffer_reg[7]_i_36_n_0
    SLICE_X44Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     8.620 r  flasher/tx_buffer_reg[7]_i_14/O
                         net (fo=1, routed)           0.784     9.404    flasher/tx_buffer_reg[7]_i_14_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I3_O)        0.316     9.720 r  flasher/tx_buffer[7]_i_5/O
                         net (fo=1, routed)           1.251    10.971    flasher/tx_buffer[7]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124    11.095 f  flasher/tx_buffer[7]_i_3/O
                         net (fo=2, routed)           1.022    12.117    spi/current_index_reg[7]_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.241 r  spi/d_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    12.241    spi/d_buffer[5]
    SLICE_X14Y92         FDRE                                         r  spi/d_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.523    14.946    spi/clk_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  spi/d_buffer_reg[5]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.079    15.248    spi/d_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[225][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.606ns (9.202%)  route 5.979ns (90.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.641     5.244    flasher/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  flasher/state_reg[3]/Q
                         net (fo=82, routed)          2.304     8.004    spi/state_reg[3][0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.150     8.154 r  spi/current_data[192][5]_i_1/O
                         net (fo=64, routed)          3.675    11.829    flasher/rx_data_reg[7]_4[5]
    SLICE_X48Y59         FDRE                                         r  flasher/current_data_reg[225][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.511    14.934    flasher/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  flasher/current_data_reg[225][5]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)       -0.285    14.872    flasher/current_data_reg[225][5]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[227][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.606ns (9.202%)  route 5.979ns (90.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.641     5.244    flasher/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  flasher/state_reg[3]/Q
                         net (fo=82, routed)          2.304     8.004    spi/state_reg[3][0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.150     8.154 r  spi/current_data[192][5]_i_1/O
                         net (fo=64, routed)          3.675    11.829    flasher/rx_data_reg[7]_4[5]
    SLICE_X49Y59         FDRE                                         r  flasher/current_data_reg[227][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.511    14.934    flasher/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  flasher/current_data_reg[227][5]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)       -0.285    14.872    flasher/current_data_reg[227][5]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[217][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.606ns (9.186%)  route 5.991ns (90.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.641     5.244    flasher/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  flasher/state_reg[3]/Q
                         net (fo=82, routed)          2.304     8.004    spi/state_reg[3][0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.150     8.154 r  spi/current_data[192][5]_i_1/O
                         net (fo=64, routed)          3.687    11.841    flasher/rx_data_reg[7]_4[5]
    SLICE_X43Y60         FDRE                                         r  flasher/current_data_reg[217][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.513    14.936    flasher/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  flasher/current_data_reg[217][5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.262    14.897    flasher/current_data_reg[217][5]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[210][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.606ns (9.186%)  route 5.991ns (90.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.641     5.244    flasher/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  flasher/state_reg[3]/Q
                         net (fo=82, routed)          2.304     8.004    spi/state_reg[3][0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.150     8.154 r  spi/current_data[192][5]_i_1/O
                         net (fo=64, routed)          3.687    11.841    flasher/rx_data_reg[7]_4[5]
    SLICE_X43Y58         FDRE                                         r  flasher/current_data_reg[210][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.514    14.937    flasher/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  flasher/current_data_reg[210][5]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.262    14.898    flasher/current_data_reg[210][5]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/d_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.486ns (21.528%)  route 5.417ns (78.472%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.632     5.235    flasher/clk_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  flasher/current_index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  flasher/current_index_reg[1]_rep__0/Q
                         net (fo=117, routed)         2.278     7.968    flasher/current_index_reg[1]_rep__0_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  flasher/tx_buffer[8]_i_109/O
                         net (fo=1, routed)           0.000     8.092    flasher/tx_buffer[8]_i_109_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I0_O)      0.238     8.330 r  flasher/tx_buffer_reg[8]_i_51/O
                         net (fo=1, routed)           0.000     8.330    flasher/tx_buffer_reg[8]_i_51_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     8.434 r  flasher/tx_buffer_reg[8]_i_22/O
                         net (fo=1, routed)           1.158     9.592    flasher/tx_buffer_reg[8]_i_22_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.316     9.908 r  flasher/tx_buffer[8]_i_8/O
                         net (fo=1, routed)           0.978    10.886    flasher/tx_buffer[8]_i_8_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.010 f  flasher/tx_buffer[8]_i_4/O
                         net (fo=2, routed)           1.003    12.013    spi/current_index_reg[7]_1
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.137 r  spi/d_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    12.137    spi/d_buffer[6]
    SLICE_X13Y92         FDRE                                         r  spi/d_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.523    14.946    spi/clk_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  spi/d_buffer_reg[6]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X13Y92         FDRE (Setup_fdre_C_D)        0.029    15.198    spi/d_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[216][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.606ns (9.186%)  route 5.991ns (90.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.641     5.244    flasher/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  flasher/state_reg[3]/Q
                         net (fo=82, routed)          2.304     8.004    spi/state_reg[3][0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.150     8.154 r  spi/current_data[192][5]_i_1/O
                         net (fo=64, routed)          3.687    11.841    flasher/rx_data_reg[7]_4[5]
    SLICE_X42Y60         FDRE                                         r  flasher/current_data_reg[216][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        1.513    14.936    flasher/clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  flasher/current_data_reg[216][5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)       -0.232    14.927    flasher/current_data_reg[216][5]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  3.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/tx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.725%)  route 0.097ns (34.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.570     1.489    uart/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  uart/tx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  uart/tx_buffer_reg[1]/Q
                         net (fo=1, routed)           0.097     1.727    uart/tx_buffer_reg_n_0_[1]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  uart/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    uart/tx_buffer[0]_i_1_n_0
    SLICE_X35Y93         FDRE                                         r  uart/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.841     2.006    uart/clk_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  uart/tx_buffer_reg[0]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092     1.597    uart/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.565     1.484    uart/clk_IBUF_BUFG
    SLICE_X36Y100        FDCE                                         r  uart/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  uart/count_baud_reg[4]/Q
                         net (fo=5, routed)           0.097     1.723    uart/count_baud_reg__0[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  uart/count_baud[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    uart/p_0_in__0[5]
    SLICE_X37Y100        FDCE                                         r  uart/count_baud_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.836     2.001    uart/clk_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  uart/count_baud_reg[5]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.092     1.589    uart/count_baud_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.565     1.484    uart/clk_IBUF_BUFG
    SLICE_X36Y100        FDCE                                         r  uart/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.141     1.625 f  uart/count_baud_reg[4]/Q
                         net (fo=5, routed)           0.098     1.724    uart/count_baud_reg__0[4]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  uart/count_baud[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    uart/p_0_in__0[0]
    SLICE_X37Y100        FDCE                                         r  uart/count_baud_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.836     2.001    uart/clk_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  uart/count_baud_reg[0]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.091     1.588    uart/count_baud_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart/rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.238%)  route 0.151ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.567     1.486    uart/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  uart/rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart/rx_buffer_reg[2]/Q
                         net (fo=2, routed)           0.151     1.779    uart/p_1_in[1]
    SLICE_X38Y92         FDCE                                         r  uart/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.839     2.004    uart/clk_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  uart/rx_data_reg[1]/C
                         clock pessimism             -0.504     1.499    
    SLICE_X38Y92         FDCE (Hold_fdce_C_D)         0.086     1.585    uart/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 flasher/current_data_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_num_bytes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.542%)  route 0.138ns (49.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.571     1.490    flasher/clk_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  flasher/current_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  flasher/current_data_reg[1][1]/Q
                         net (fo=3, routed)           0.138     1.769    flasher/current_data_reg[1]_4[1]
    SLICE_X33Y92         FDRE                                         r  flasher/current_num_bytes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.841     2.006    flasher/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  flasher/current_num_bytes_reg[1]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.070     1.575    flasher/current_num_bytes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.568     1.487    uart/clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  uart/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  uart/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.121     1.772    uart/p_1_in[3]
    SLICE_X39Y92         FDRE                                         r  uart/rx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.839     2.004    uart/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  uart/rx_buffer_reg[3]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.070     1.572    uart/rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 spi/cmd_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/cmd_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.602     1.521    spi/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  spi/cmd_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  spi/cmd_buffer_reg[2]/Q
                         net (fo=3, routed)           0.119     1.781    spi/cmd_buffer_reg_n_0_[2]
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     1.826 r  spi/cmd_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    spi/cmd_buffer[3]
    SLICE_X4Y92          FDRE                                         r  spi/cmd_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.873     2.038    spi/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  spi/cmd_buffer_reg[3]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     1.625    spi/cmd_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.565     1.484    uart/clk_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  uart/count_baud_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  uart/count_baud_reg[0]/Q
                         net (fo=6, routed)           0.131     1.757    uart/count_baud_reg__0[0]
    SLICE_X36Y100        LUT5 (Prop_lut5_I2_O)        0.049     1.806 r  uart/count_baud[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    uart/p_0_in__0[3]
    SLICE_X36Y100        FDCE                                         r  uart/count_baud_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.836     2.001    uart/clk_IBUF_BUFG
    SLICE_X36Y100        FDCE                                         r  uart/count_baud_reg[3]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.107     1.604    uart/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 spi/d_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.574     1.493    spi/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  spi/d_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  spi/d_buffer_reg[3]/Q
                         net (fo=4, routed)           0.125     1.782    spi/d_buffer_reg_n_0_[3]
    SLICE_X15Y91         FDCE                                         r  spi/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.845     2.010    spi/clk_IBUF_BUFG
    SLICE_X15Y91         FDCE                                         r  spi/rx_data_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X15Y91         FDCE (Hold_fdce_C_D)         0.070     1.576    spi/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.565     1.484    uart/clk_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  uart/count_baud_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  uart/count_baud_reg[0]/Q
                         net (fo=6, routed)           0.130     1.756    uart/count_baud_reg__0[0]
    SLICE_X36Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.801 r  uart/count_baud[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart/p_0_in__0[1]
    SLICE_X36Y100        FDCE                                         r  uart/count_baud_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2225, routed)        0.836     2.001    uart/clk_IBUF_BUFG
    SLICE_X36Y100        FDCE                                         r  uart/count_baud_reg[1]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.091     1.588    uart/count_baud_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y67    flasher/current_data_reg[117][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y67    flasher/current_data_reg[117][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y69    flasher/current_data_reg[118][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y65    flasher/current_data_reg[118][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    flasher/current_data_reg[118][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y66    flasher/current_data_reg[118][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    flasher/current_data_reg[118][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y65    flasher/current_data_reg[118][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y69    flasher/current_data_reg[118][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    flasher/current_data_reg[143][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66    flasher/current_data_reg[194][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y66    flasher/current_data_reg[218][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y66    flasher/current_data_reg[218][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y78    flasher/current_data_reg[60][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y78    flasher/current_data_reg[60][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y78    flasher/current_data_reg[61][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y76    flasher/current_data_reg[146][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y76    flasher/current_data_reg[146][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80    flasher/current_data_reg[16][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    flasher/current_data_reg[119][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    flasher/current_data_reg[119][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    flasher/current_data_reg[119][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    flasher/current_data_reg[119][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    flasher/current_data_reg[119][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    flasher/current_data_reg[119][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64    flasher/current_data_reg[119][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y71    flasher/current_data_reg[119][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y86    flasher/current_data_reg[11][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y86    flasher/current_data_reg[11][2]/C



