#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec  4 11:15:57 2017
# Process ID: 7844
# Current directory: C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1
# Command line: vivado.exe -log controlador.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controlador.tcl
# Log file: C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/controlador.vds
# Journal file: C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source controlador.tcl -notrace
Command: synth_design -top controlador -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 318.891 ; gain = 74.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:45]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/realtime/clk_wiz_0_stub.v:5' bound to instance 'reloj' of component 'clk_wiz_0' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:82]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'audio' of component 'audio_interface' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:83]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:34' bound to instance 'EN4C' of component 'en_4_cycles' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:87]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:42]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (2#1) [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:37' bound to instance 'FSMDMIC' of component 'FSMD_microphone' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:90]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:46]
WARNING: [Synth 8-614] signal 'enable_4_cycles' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:59]
WARNING: [Synth 8-614] signal 'dato1' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:77]
WARNING: [Synth 8-614] signal 'dato2' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (3#1) [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:46]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:35' bound to instance 'GeneradorDePulsos' of component 'pwm' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:93]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:44]
WARNING: [Synth 8-614] signal 'en_2_cycles' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:54]
WARNING: [Synth 8-614] signal 'r_reg' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:67]
WARNING: [Synth 8-614] signal 'sample_in' is read in the process but is not in the sensitivity list [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (5#1) [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'controlador' (6#1) [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 358.219 ; gain = 114.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 358.219 ; gain = 114.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/dcp3/clk_wiz_0_in_context.xdc] for cell 'reloj'
Finished Parsing XDC File [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/dcp3/clk_wiz_0_in_context.xdc] for cell 'reloj'
Parsing XDC File [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched ''1''. [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Nexys4DDR_Master.xdc:33]
Finished Parsing XDC File [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/controlador_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 672.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-7844-DESKTOP-5H4L8UH/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for reloj. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_primer_ciclo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dato1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_request_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'sout_reg' [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element audio/GeneradorDePulsos/sample_request_reg_reg was removed.  [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd:59]
INFO: [Synth 8-5546] ROM "audio/FSMDMIC/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio/FSMDMIC/next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design controlador has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design controlador has port jack_sd driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reloj/clk12' to pin 'reloj/bbstub_clk12/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     2|
|3     |LUT1      |     4|
|4     |LUT2      |    12|
|5     |LUT3      |     9|
|6     |LUT4      |    28|
|7     |LUT5      |    12|
|8     |LUT6      |    24|
|9     |FDCE      |    43|
|10    |LD        |     8|
|11    |IBUF      |     2|
|12    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   149|
|2     |  audio               |audio_interface |   142|
|3     |    EN4C              |en_4_cycles     |    10|
|4     |    FSMDMIC           |FSMD_microphone |   103|
|5     |    GeneradorDePulsos |pwm             |    29|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 672.203 ; gain = 428.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 672.203 ; gain = 114.125
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 672.203 ; gain = 428.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

38 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 672.203 ; gain = 434.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.runs/synth_1/controlador.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 672.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 11:17:24 2017...
