/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[80] & in_data[93]) | in_data[63]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z & celloutsig_1_7z) | celloutsig_1_3z);
  assign celloutsig_1_12z = ~((celloutsig_1_1z[0] & celloutsig_1_6z) | celloutsig_1_2z);
  assign celloutsig_1_15z = ~((in_data[178] & celloutsig_1_3z) | in_data[111]);
  assign celloutsig_0_3z = ~((in_data[15] & in_data[72]) | in_data[53]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_7z) | celloutsig_1_10z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_15z) | celloutsig_1_7z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[3] & in_data[7]) | celloutsig_0_4z[5]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z[1] & celloutsig_0_4z[4]) | in_data[14]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_6z) | celloutsig_0_3z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_1z) | celloutsig_0_8z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z & celloutsig_0_0z) | celloutsig_0_4z[4]);
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_11z) | celloutsig_0_3z);
  assign celloutsig_1_0z = ~((in_data[138] & in_data[98]) | in_data[191]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_1z[2]) | celloutsig_1_1z[2]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_0z) | celloutsig_1_5z[7]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[78]) | celloutsig_0_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_1z[2]) | celloutsig_1_4z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[180:178], celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_5z = { in_data[187], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
