//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii
// _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A has been demoted
// _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B has been demoted

.visible .entry _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii(
	.param .u64 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_0,
	.param .u64 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_3,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_6
)
{
	.reg .pred 	%p<32>;
	.reg .s16 	%rs<11>;
	.reg .f32 	%f<84>;
	.reg .s32 	%r<120>;
	.reg .s64 	%rd<67>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A[16640];
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B[16640];

	ld.param.u64 	%rd1, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_0];
	ld.param.u64 	%rd2, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_1];
	ld.param.u64 	%rd3, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_2];
	ld.param.u32 	%r15, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_3];
	ld.param.u32 	%r18, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_4];
	ld.param.u32 	%r16, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_5];
	ld.param.u32 	%r17, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_6];
	mov.u32 	%r19, %ctaid.y;
	shl.b32 	%r20, %r19, 6;
	sub.s32 	%r21, %r18, %r20;
	mov.u32 	%r22, 64;
	min.s32 	%r1, %r21, %r22;
	mov.u32 	%r23, %ctaid.x;
	shl.b32 	%r24, %r23, 6;
	sub.s32 	%r25, %r15, %r24;
	min.s32 	%r2, %r25, %r22;
	mov.u32 	%r3, %tid.y;
	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f82, %f83;
	mov.f32 	%f81, %f83;
	mov.f32 	%f80, %f83;
	mov.f32 	%f79, %f83;
	mov.f32 	%f78, %f83;
	mov.f32 	%f77, %f83;
	mov.f32 	%f76, %f83;
	setp.lt.s32	%p2, %r17, 1;
	@%p2 bra 	BB0_26;

	mov.u32 	%r115, 0;
	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f82, %f83;
	mov.f32 	%f81, %f83;
	mov.f32 	%f80, %f83;
	mov.f32 	%f79, %f83;
	mov.f32 	%f78, %f83;
	mov.f32 	%f77, %f83;
	mov.f32 	%f76, %f83;
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd10, %rd2;

BB0_2:
	mov.u32 	%r27, %tid.x;
	setp.lt.s32	%p3, %r27, %r2;
	shl.b32 	%r5, %r115, 6;
	sub.s32 	%r28, %r16, %r5;
	min.s32 	%r6, %r28, %r22;
	setp.lt.s32	%p4, %r3, %r6;
	and.pred  	%p5, %p3, %p4;
	mov.u32 	%r118, %r3;
	@!%p5 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	mov.u32 	%r7, %r118;
	add.s32 	%r30, %r7, %r5;
	add.s32 	%r34, %r27, %r24;
	mad.lo.s32 	%r35, %r30, %r15, %r34;
	mul.wide.s32 	%rd5, %r35, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%rs1, [%rd6];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f66, %temp;
	}
	mad.lo.s32 	%r36, %r7, 65, %r27;
	mul.wide.s32 	%rd7, %r36, 4;
	mov.u64 	%rd8, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A;
	add.s64 	%rd9, %rd8, %rd7;
	st.shared.f32 	[%rd9], %f66;
	add.s32 	%r8, %r7, 8;
	setp.lt.s32	%p6, %r8, %r6;
	mov.u32 	%r118, %r8;
	@%p6 bra 	BB0_3;

BB0_4:
	setp.ge.s32	%p7, %r27, %r6;
	setp.ge.s32	%p8, %r3, %r1;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB0_7;

	mov.u32 	%r117, %r3;

BB0_6:
	add.s32 	%r40, %r117, %r20;
	add.s32 	%r43, %r5, %r27;
	mad.lo.s32 	%r44, %r40, %r16, %r43;
	mul.wide.s32 	%rd11, %r44, 2;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u16 	%rs2, [%rd12];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f67, %temp;
	}
	mad.lo.s32 	%r45, %r117, 65, %r27;
	mul.wide.s32 	%rd13, %r45, 4;
	mov.u64 	%rd14, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd15, %rd14, %rd13;
	st.shared.f32 	[%rd15], %f67;
	add.s32 	%r117, %r117, 8;
	setp.lt.s32	%p10, %r117, %r1;
	@%p10 bra 	BB0_6;

BB0_7:
	bar.sync 	0;
	setp.gt.s32	%p11, %r6, 0;
	and.pred  	%p12, %p3, %p11;
	mov.u32 	%r119, 0;
	@!%p12 bra 	BB0_25;
	bra.uni 	BB0_8;

BB0_8:
	mad.lo.s32 	%r49, %r119, 65, %r27;
	mul.wide.s32 	%rd16, %r49, 4;
	mov.u64 	%rd17, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A;
	add.s64 	%rd18, %rd17, %rd16;
	ld.shared.f32 	%f17, [%rd18];
	@%p8 bra 	BB0_10;

	mad.lo.s32 	%r50, %r3, 65, %r119;
	mul.wide.s32 	%rd19, %r50, 4;
	mov.u64 	%rd20, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd21, %rd20, %rd19;
	ld.shared.f32 	%f68, [%rd21];
	fma.rn.f32 	%f83, %f17, %f68, %f83;

BB0_10:
	add.s32 	%r51, %r3, 8;
	setp.ge.s32	%p14, %r51, %r1;
	@%p14 bra 	BB0_12;

	mad.lo.s32 	%r52, %r3, 65, %r119;
	mul.wide.s32 	%rd22, %r52, 4;
	mov.u64 	%rd23, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd24, %rd23, %rd22;
	ld.shared.f32 	%f69, [%rd24+2080];
	fma.rn.f32 	%f82, %f17, %f69, %f82;

BB0_12:
	add.s32 	%r53, %r3, 16;
	setp.ge.s32	%p15, %r53, %r1;
	@%p15 bra 	BB0_14;

	mad.lo.s32 	%r54, %r3, 65, %r119;
	mul.wide.s32 	%rd25, %r54, 4;
	mov.u64 	%rd26, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd27, %rd26, %rd25;
	ld.shared.f32 	%f70, [%rd27+4160];
	fma.rn.f32 	%f81, %f17, %f70, %f81;

BB0_14:
	add.s32 	%r55, %r3, 24;
	setp.ge.s32	%p16, %r55, %r1;
	@%p16 bra 	BB0_16;

	mad.lo.s32 	%r56, %r3, 65, %r119;
	mul.wide.s32 	%rd28, %r56, 4;
	mov.u64 	%rd29, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd30, %rd29, %rd28;
	ld.shared.f32 	%f71, [%rd30+6240];
	fma.rn.f32 	%f80, %f17, %f71, %f80;

BB0_16:
	add.s32 	%r57, %r3, 32;
	setp.ge.s32	%p17, %r57, %r1;
	@%p17 bra 	BB0_18;

	mad.lo.s32 	%r58, %r3, 65, %r119;
	mul.wide.s32 	%rd31, %r58, 4;
	mov.u64 	%rd32, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd33, %rd32, %rd31;
	ld.shared.f32 	%f72, [%rd33+8320];
	fma.rn.f32 	%f79, %f17, %f72, %f79;

BB0_18:
	add.s32 	%r59, %r3, 40;
	setp.ge.s32	%p18, %r59, %r1;
	@%p18 bra 	BB0_20;

	mad.lo.s32 	%r60, %r3, 65, %r119;
	mul.wide.s32 	%rd34, %r60, 4;
	mov.u64 	%rd35, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd36, %rd35, %rd34;
	ld.shared.f32 	%f73, [%rd36+10400];
	fma.rn.f32 	%f78, %f17, %f73, %f78;

BB0_20:
	add.s32 	%r61, %r3, 48;
	setp.ge.s32	%p19, %r61, %r1;
	@%p19 bra 	BB0_22;

	mad.lo.s32 	%r62, %r3, 65, %r119;
	mul.wide.s32 	%rd37, %r62, 4;
	mov.u64 	%rd38, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd39, %rd38, %rd37;
	ld.shared.f32 	%f74, [%rd39+12480];
	fma.rn.f32 	%f77, %f17, %f74, %f77;

BB0_22:
	add.s32 	%r63, %r3, 56;
	setp.ge.s32	%p20, %r63, %r1;
	@%p20 bra 	BB0_24;

	mad.lo.s32 	%r64, %r3, 65, %r119;
	mul.wide.s32 	%rd40, %r64, 4;
	mov.u64 	%rd41, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd42, %rd41, %rd40;
	ld.shared.f32 	%f75, [%rd42+14560];
	fma.rn.f32 	%f76, %f17, %f75, %f76;

BB0_24:
	add.s32 	%r119, %r119, 1;
	setp.lt.s32	%p21, %r119, %r6;
	@%p21 bra 	BB0_8;

BB0_25:
	add.s32 	%r115, %r115, 1;
	setp.lt.s32	%p22, %r115, %r17;
	@%p22 bra 	BB0_2;

BB0_26:
	mov.u32 	%r65, %tid.x;
	setp.ge.s32	%p23, %r65, %r2;
	@%p23 bra 	BB0_43;

	add.s32 	%r14, %r65, %r24;
	setp.ge.s32	%p24, %r3, %r1;
	@%p24 bra 	BB0_29;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f83;
	mov.b16 	%rs3, %temp;
}
	add.s32 	%r71, %r3, %r20;
	mad.lo.s32 	%r72, %r71, %r15, %r14;
	cvta.to.global.u64 	%rd43, %rd3;
	mul.wide.s32 	%rd44, %r72, 2;
	add.s64 	%rd45, %rd43, %rd44;
	st.global.u16 	[%rd45], %rs3;

BB0_29:
	add.s32 	%r73, %r3, 8;
	setp.ge.s32	%p25, %r73, %r1;
	@%p25 bra 	BB0_31;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f82;
	mov.b16 	%rs4, %temp;
}
	add.s32 	%r76, %r3, %r20;
	add.s32 	%r77, %r76, 8;
	mad.lo.s32 	%r78, %r77, %r15, %r14;
	cvta.to.global.u64 	%rd46, %rd3;
	mul.wide.s32 	%rd47, %r78, 2;
	add.s64 	%rd48, %rd46, %rd47;
	st.global.u16 	[%rd48], %rs4;

BB0_31:
	add.s32 	%r79, %r3, 16;
	setp.ge.s32	%p26, %r79, %r1;
	@%p26 bra 	BB0_33;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f81;
	mov.b16 	%rs5, %temp;
}
	add.s32 	%r82, %r3, %r20;
	add.s32 	%r83, %r82, 16;
	mad.lo.s32 	%r84, %r83, %r15, %r14;
	cvta.to.global.u64 	%rd49, %rd3;
	mul.wide.s32 	%rd50, %r84, 2;
	add.s64 	%rd51, %rd49, %rd50;
	st.global.u16 	[%rd51], %rs5;

BB0_33:
	add.s32 	%r85, %r3, 24;
	setp.ge.s32	%p27, %r85, %r1;
	@%p27 bra 	BB0_35;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f80;
	mov.b16 	%rs6, %temp;
}
	add.s32 	%r88, %r3, %r20;
	add.s32 	%r89, %r88, 24;
	mad.lo.s32 	%r90, %r89, %r15, %r14;
	cvta.to.global.u64 	%rd52, %rd3;
	mul.wide.s32 	%rd53, %r90, 2;
	add.s64 	%rd54, %rd52, %rd53;
	st.global.u16 	[%rd54], %rs6;

BB0_35:
	add.s32 	%r91, %r3, 32;
	setp.ge.s32	%p28, %r91, %r1;
	@%p28 bra 	BB0_37;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f79;
	mov.b16 	%rs7, %temp;
}
	add.s32 	%r94, %r3, %r20;
	add.s32 	%r95, %r94, 32;
	mad.lo.s32 	%r96, %r95, %r15, %r14;
	cvta.to.global.u64 	%rd55, %rd3;
	mul.wide.s32 	%rd56, %r96, 2;
	add.s64 	%rd57, %rd55, %rd56;
	st.global.u16 	[%rd57], %rs7;

BB0_37:
	add.s32 	%r97, %r3, 40;
	setp.ge.s32	%p29, %r97, %r1;
	@%p29 bra 	BB0_39;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f78;
	mov.b16 	%rs8, %temp;
}
	add.s32 	%r100, %r3, %r20;
	add.s32 	%r101, %r100, 40;
	mad.lo.s32 	%r102, %r101, %r15, %r14;
	cvta.to.global.u64 	%rd58, %rd3;
	mul.wide.s32 	%rd59, %r102, 2;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.u16 	[%rd60], %rs8;

BB0_39:
	add.s32 	%r103, %r3, 48;
	setp.ge.s32	%p30, %r103, %r1;
	@%p30 bra 	BB0_41;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f77;
	mov.b16 	%rs9, %temp;
}
	add.s32 	%r106, %r3, %r20;
	add.s32 	%r107, %r106, 48;
	mad.lo.s32 	%r108, %r107, %r15, %r14;
	cvta.to.global.u64 	%rd61, %rd3;
	mul.wide.s32 	%rd62, %r108, 2;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u16 	[%rd63], %rs9;

BB0_41:
	add.s32 	%r109, %r3, 56;
	setp.ge.s32	%p31, %r109, %r1;
	@%p31 bra 	BB0_43;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f76;
	mov.b16 	%rs10, %temp;
}
	add.s32 	%r112, %r3, %r20;
	add.s32 	%r113, %r112, 56;
	mad.lo.s32 	%r114, %r113, %r15, %r14;
	cvta.to.global.u64 	%rd64, %rd3;
	mul.wide.s32 	%rd65, %r114, 2;
	add.s64 	%rd66, %rd64, %rd65;
	st.global.u16 	[%rd66], %rs10;

BB0_43:
	ret;
}


