

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23'
================================================================
* Date:           Thu Mar 13 13:03:59 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.955 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    33865|    33865|  0.339 ms|  0.339 ms|  33857|  33857|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23  |    33863|    33863|         9|          1|          1|  33856|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%block_in_w_k = alloca i32 1" [merged_conv_top.cpp:168]   --->   Operation 12 'alloca' 'block_in_w_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%block_in_h_k = alloca i32 1" [merged_conv_top.cpp:166]   --->   Operation 13 'alloca' 'block_in_h_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten165 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block_in_ch_k = alloca i32 1" [merged_conv_top.cpp:164]   --->   Operation 15 'alloca' 'block_in_ch_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten178 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten178"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln164 = store i7 0, i7 %block_in_ch_k" [merged_conv_top.cpp:164]   --->   Operation 18 'store' 'store_ln164' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten165"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln166 = store i5 0, i5 %block_in_h_k" [merged_conv_top.cpp:166]   --->   Operation 20 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln168 = store i5 0, i5 %block_in_w_k" [merged_conv_top.cpp:168]   --->   Operation 21 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc221"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten165_load = load i10 %indvar_flatten165" [merged_conv_top.cpp:166]   --->   Operation 23 'load' 'indvar_flatten165_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten178_load = load i16 %indvar_flatten178" [merged_conv_top.cpp:164]   --->   Operation 24 'load' 'indvar_flatten178_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln164 = icmp_eq  i16 %indvar_flatten178_load, i16 33856" [merged_conv_top.cpp:164]   --->   Operation 25 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln164_1 = add i16 %indvar_flatten178_load, i16 1" [merged_conv_top.cpp:164]   --->   Operation 26 'add' 'add_ln164_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc227, void %VITIS_LOOP_175_25.preheader.exitStub" [merged_conv_top.cpp:164]   --->   Operation 27 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%block_in_w_k_load = load i5 %block_in_w_k" [merged_conv_top.cpp:168]   --->   Operation 28 'load' 'block_in_w_k_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%block_in_h_k_load = load i5 %block_in_h_k" [merged_conv_top.cpp:164]   --->   Operation 29 'load' 'block_in_h_k_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln166 = icmp_eq  i10 %indvar_flatten165_load, i10 529" [merged_conv_top.cpp:166]   --->   Operation 30 'icmp' 'icmp_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln164 = select i1 %icmp_ln166, i5 0, i5 %block_in_h_k_load" [merged_conv_top.cpp:164]   --->   Operation 31 'select' 'select_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln164)   --->   "%xor_ln164 = xor i1 %icmp_ln166, i1 1" [merged_conv_top.cpp:164]   --->   Operation 32 'xor' 'xor_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%icmp_ln168 = icmp_eq  i5 %block_in_w_k_load, i5 23" [merged_conv_top.cpp:168]   --->   Operation 33 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln164 = and i1 %icmp_ln168, i1 %xor_ln164" [merged_conv_top.cpp:164]   --->   Operation 34 'and' 'and_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln166 = add i5 %select_ln164, i5 1" [merged_conv_top.cpp:166]   --->   Operation 35 'add' 'add_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node block_in_w_k_mid2)   --->   "%empty = or i1 %and_ln164, i1 %icmp_ln166" [merged_conv_top.cpp:164]   --->   Operation 36 'or' 'empty' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.41ns) (out node of the LUT)   --->   "%block_in_w_k_mid2 = select i1 %empty, i5 0, i5 %block_in_w_k_load" [merged_conv_top.cpp:164]   --->   Operation 37 'select' 'block_in_w_k_mid2' <Predicate = (!icmp_ln164)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln166 = select i1 %and_ln164, i5 %add_ln166, i5 %select_ln164" [merged_conv_top.cpp:166]   --->   Operation 38 'select' 'select_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i5 %select_ln166" [merged_conv_top.cpp:166]   --->   Operation 39 'zext' 'zext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.51ns)   --->   "%mul_ln166 = mul i11 %zext_ln166, i11 43" [merged_conv_top.cpp:166]   --->   Operation 40 'mul' 'mul_ln166' <Predicate = (!icmp_ln164)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln166, i32 7, i32 10" [merged_conv_top.cpp:166]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 42 [9/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 42 'urem' 'urem_ln166' <Predicate = (!icmp_ln164)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i5 %block_in_w_k_mid2" [merged_conv_top.cpp:168]   --->   Operation 43 'zext' 'zext_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.51ns)   --->   "%mul_ln168 = mul i11 %zext_ln168, i11 43" [merged_conv_top.cpp:168]   --->   Operation 44 'mul' 'mul_ln168' <Predicate = (!icmp_ln164)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln168, i32 7, i32 10" [merged_conv_top.cpp:168]   --->   Operation 45 'partselect' 'tmp_4' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 46 [9/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 46 'urem' 'urem_ln168' <Predicate = (!icmp_ln164)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln168 = add i5 %block_in_w_k_mid2, i5 1" [merged_conv_top.cpp:168]   --->   Operation 47 'add' 'add_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln166_1 = add i10 %indvar_flatten165_load, i10 1" [merged_conv_top.cpp:166]   --->   Operation 48 'add' 'add_ln166_1' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.40ns)   --->   "%select_ln166_1 = select i1 %icmp_ln166, i10 1, i10 %add_ln166_1" [merged_conv_top.cpp:166]   --->   Operation 49 'select' 'select_ln166_1' <Predicate = (!icmp_ln164)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln164 = store i16 %add_ln164_1, i16 %indvar_flatten178" [merged_conv_top.cpp:164]   --->   Operation 50 'store' 'store_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln166 = store i10 %select_ln166_1, i10 %indvar_flatten165" [merged_conv_top.cpp:166]   --->   Operation 51 'store' 'store_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln166 = store i5 %select_ln166, i5 %block_in_h_k" [merged_conv_top.cpp:166]   --->   Operation 52 'store' 'store_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln168 = store i5 %add_ln168, i5 %block_in_w_k" [merged_conv_top.cpp:168]   --->   Operation 53 'store' 'store_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 54 [8/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 54 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [8/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 55 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 56 [7/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 56 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [7/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 57 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 58 [6/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 58 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [6/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 59 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 60 [5/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 60 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [5/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 61 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 62 [4/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 62 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [4/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 63 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.06>
ST_8 : Operation 64 [3/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 64 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [3/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 65 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.06>
ST_9 : Operation 66 [2/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 66 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [2/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 67 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = (icmp_ln164)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%block_in_ch_k_load = load i7 %block_in_ch_k" [merged_conv_top.cpp:164]   --->   Operation 68 'load' 'block_in_ch_k_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.77ns)   --->   "%add_ln164 = add i7 %block_in_ch_k_load, i7 1" [merged_conv_top.cpp:164]   --->   Operation 69 'add' 'add_ln164' <Predicate = (icmp_ln166)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33856, i64 33856, i64 33856"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.36ns)   --->   "%select_ln164_1 = select i1 %icmp_ln166, i7 %add_ln164, i7 %block_in_ch_k_load" [merged_conv_top.cpp:164]   --->   Operation 72 'select' 'select_ln164_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i7 %select_ln164_1" [merged_conv_top.cpp:166]   --->   Operation 73 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln166, i3 0" [merged_conv_top.cpp:170]   --->   Operation 74 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i4 %tmp" [merged_conv_top.cpp:170]   --->   Operation 75 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln170 = add i9 %tmp_s, i9 %zext_ln170" [merged_conv_top.cpp:170]   --->   Operation 76 'add' 'add_ln170' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln170, i3 0" [merged_conv_top.cpp:170]   --->   Operation 77 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/9] (1.06ns)   --->   "%urem_ln166 = urem i5 %select_ln166, i5 3" [merged_conv_top.cpp:166]   --->   Operation 78 'urem' 'urem_ln166' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i2 %urem_ln166" [merged_conv_top.cpp:166]   --->   Operation 79 'trunc' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:168]   --->   Operation 80 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i4 %tmp_4" [merged_conv_top.cpp:170]   --->   Operation 81 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln170_1 = add i12 %tmp_3, i12 %zext_ln170_1" [merged_conv_top.cpp:170]   --->   Operation 82 'add' 'add_ln170_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i12 %add_ln170_1" [merged_conv_top.cpp:170]   --->   Operation 83 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%localIn_addr = getelementptr i32 %localIn, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 84 'getelementptr' 'localIn_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%localIn_1_addr = getelementptr i32 %localIn_1, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 85 'getelementptr' 'localIn_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%localIn_2_addr = getelementptr i32 %localIn_2, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 86 'getelementptr' 'localIn_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%localIn_3_addr = getelementptr i32 %localIn_3, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 87 'getelementptr' 'localIn_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%localIn_4_addr = getelementptr i32 %localIn_4, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 88 'getelementptr' 'localIn_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%localIn_5_addr = getelementptr i32 %localIn_5, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 89 'getelementptr' 'localIn_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%localIn_6_addr = getelementptr i32 %localIn_6, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 90 'getelementptr' 'localIn_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%localIn_7_addr = getelementptr i32 %localIn_7, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 91 'getelementptr' 'localIn_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%localIn_8_addr = getelementptr i32 %localIn_8, i64 0, i64 %zext_ln170_2" [merged_conv_top.cpp:170]   --->   Operation 92 'getelementptr' 'localIn_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/9] (1.06ns)   --->   "%urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3" [merged_conv_top.cpp:168]   --->   Operation 93 'urem' 'urem_ln168' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i2 %urem_ln168" [merged_conv_top.cpp:168]   --->   Operation 94 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln166_1, void %arrayidx2208.case.2, i2 0, void %arrayidx2208.case.0, i2 1, void %arrayidx2208.case.1" [merged_conv_top.cpp:170]   --->   Operation 95 'switch' 'switch_ln170' <Predicate = true> <Delay = 0.73>
ST_10 : Operation 96 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.246, i2 0, void %arrayidx2208.case.044, i2 1, void %arrayidx2208.case.145" [merged_conv_top.cpp:170]   --->   Operation 96 'switch' 'switch_ln170' <Predicate = (trunc_ln166_1 == 1)> <Delay = 0.73>
ST_10 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_4_addr" [merged_conv_top.cpp:170]   --->   Operation 97 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit43" [merged_conv_top.cpp:170]   --->   Operation 98 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 1)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_3_addr" [merged_conv_top.cpp:170]   --->   Operation 99 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit43" [merged_conv_top.cpp:170]   --->   Operation 100 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 == 0)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_5_addr" [merged_conv_top.cpp:170]   --->   Operation 101 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit43" [merged_conv_top.cpp:170]   --->   Operation 102 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit" [merged_conv_top.cpp:170]   --->   Operation 103 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 1)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.241, i2 0, void %arrayidx2208.case.039, i2 1, void %arrayidx2208.case.140" [merged_conv_top.cpp:170]   --->   Operation 104 'switch' 'switch_ln170' <Predicate = (trunc_ln166_1 == 0)> <Delay = 0.73>
ST_10 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_1_addr" [merged_conv_top.cpp:170]   --->   Operation 105 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit38" [merged_conv_top.cpp:170]   --->   Operation 106 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 1)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_addr" [merged_conv_top.cpp:170]   --->   Operation 107 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit38" [merged_conv_top.cpp:170]   --->   Operation 108 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 == 0)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_2_addr" [merged_conv_top.cpp:170]   --->   Operation 109 'store' 'store_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit38" [merged_conv_top.cpp:170]   --->   Operation 110 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit" [merged_conv_top.cpp:170]   --->   Operation 111 'br' 'br_ln170' <Predicate = (trunc_ln166_1 == 0)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.73ns)   --->   "%switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.251, i2 0, void %arrayidx2208.case.049, i2 1, void %arrayidx2208.case.150" [merged_conv_top.cpp:170]   --->   Operation 112 'switch' 'switch_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1)> <Delay = 0.73>
ST_10 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_7_addr" [merged_conv_top.cpp:170]   --->   Operation 113 'store' 'store_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit48" [merged_conv_top.cpp:170]   --->   Operation 114 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 1)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_6_addr" [merged_conv_top.cpp:170]   --->   Operation 115 'store' 'store_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit48" [merged_conv_top.cpp:170]   --->   Operation 116 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 == 0)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln170 = store i32 0, i12 %localIn_8_addr" [merged_conv_top.cpp:170]   --->   Operation 117 'store' 'store_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit48" [merged_conv_top.cpp:170]   --->   Operation 118 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1 & trunc_ln168 != 0 & trunc_ln168 != 1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx2208.exit" [merged_conv_top.cpp:170]   --->   Operation 119 'br' 'br_ln170' <Predicate = (trunc_ln166_1 != 0 & trunc_ln166_1 != 1)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln164 = store i7 %select_ln164_1, i7 %block_in_ch_k" [merged_conv_top.cpp:164]   --->   Operation 120 'store' 'store_ln164' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc221" [merged_conv_top.cpp:168]   --->   Operation 121 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 16 bit ('indvar_flatten178') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten178' [15]  (0.427 ns)

 <State 2>: 3.914ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten165_load', merged_conv_top.cpp:166) on local variable 'indvar_flatten165' [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln166', merged_conv_top.cpp:166) [34]  (0.787 ns)
	'select' operation 5 bit ('select_ln164', merged_conv_top.cpp:164) [35]  (0.414 ns)
	'add' operation 5 bit ('add_ln166', merged_conv_top.cpp:166) [41]  (0.789 ns)
	'select' operation 5 bit ('select_ln166', merged_conv_top.cpp:166) [44]  (0.414 ns)
	'mul' operation 11 bit ('mul_ln166', merged_conv_top.cpp:166) [47]  (1.510 ns)

 <State 3>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 4>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 5>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 6>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 7>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 8>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 9>: 1.064ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln166', merged_conv_top.cpp:166) [52]  (1.064 ns)

 <State 10>: 3.955ns
The critical path consists of the following:
	'load' operation 7 bit ('block_in_ch_k_load', merged_conv_top.cpp:164) on local variable 'block_in_ch_k', merged_conv_top.cpp:164 [30]  (0.000 ns)
	'add' operation 7 bit ('add_ln164', merged_conv_top.cpp:164) [31]  (0.773 ns)
	'select' operation 7 bit ('select_ln164_1', merged_conv_top.cpp:164) [39]  (0.360 ns)
	'add' operation 9 bit ('add_ln170', merged_conv_top.cpp:170) [50]  (0.776 ns)
	'add' operation 12 bit ('add_ln170_1', merged_conv_top.cpp:170) [59]  (0.809 ns)
	'getelementptr' operation 12 bit ('localIn_4_addr', merged_conv_top.cpp:170) [65]  (0.000 ns)
	'store' operation 0 bit ('store_ln170', merged_conv_top.cpp:170) of constant 0 on array 'localIn_4' [76]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
