

================================================================
== Vivado HLS Report for 'operator_double_div1'
================================================================
* Date:           Fri Aug 31 22:23:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version_with_float_constant
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.64>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 51 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [fdtd-2d.cpp:51->fdtd-2d.cpp:281]   --->   Operation 52 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [fdtd-2d.cpp:52->fdtd-2d.cpp:281]   --->   Operation 53 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [fdtd-2d.cpp:53->fdtd-2d.cpp:281]   --->   Operation 54 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [fdtd-2d.cpp:54->fdtd-2d.cpp:281]   --->   Operation 55 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)" [fdtd-2d.cpp:287]   --->   Operation 56 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [fdtd-2d.cpp:287]   --->   Operation 57 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 58 [1/1] (0.66ns)   --->   "%p_cast_cast = select i1 %icmp, i11 4, i11 3" [fdtd-2d.cpp:287]   --->   Operation 58 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V_1, 0" [fdtd-2d.cpp:293]   --->   Operation 59 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.32ns)   --->   "%tmp_3 = icmp ult i11 %p_cast_cast, %new_exp_V_1" [fdtd-2d.cpp:296]   --->   Operation 60 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -2, %new_exp_V_1" [fdtd-2d.cpp:300]   --->   Operation 61 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 62 [1/1] (1.32ns)   --->   "%tmp_s = icmp ugt i11 %p_cast_cast, %new_exp_V_1" [fdtd-2d.cpp:289]   --->   Operation 62 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %p_cast_cast" [fdtd-2d.cpp:292]   --->   Operation 63 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %icmp, i11 3, i11 2" [fdtd-2d.cpp:287]   --->   Operation 64 'select' 'shift_V_cast_cast' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %new_exp_V_1, 3" [fdtd-2d.cpp:297]   --->   Operation 65 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.42ns)   --->   "%shift_V = sub i11 2, %new_exp_V_1" [fdtd-2d.cpp:298]   --->   Operation 66 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_1, true" [fdtd-2d.cpp:293]   --->   Operation 67 'xor' 'sel_tmp' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp1 = and i1 %tmp_3, %sel_tmp" [fdtd-2d.cpp:296]   --->   Operation 68 'and' 'sel_tmp1' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.65ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp1, i11 %shift_V_cast_cast, i11 %shift_V_1" [fdtd-2d.cpp:296]   --->   Operation 69 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5_demorgan = or i1 %tmp_1, %tmp_3" [fdtd-2d.cpp:293]   --->   Operation 70 'or' 'sel_tmp5_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5 = xor i1 %sel_tmp5_demorgan, true" [fdtd-2d.cpp:293]   --->   Operation 71 'xor' 'sel_tmp5' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = and i1 %tmp_4, %sel_tmp5" [fdtd-2d.cpp:297]   --->   Operation 72 'and' 'sel_tmp6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp6, i11 %shift_V, i11 %shift_V_2" [fdtd-2d.cpp:297]   --->   Operation 73 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_1, i11 1, i11 %shift_V_3" [fdtd-2d.cpp:293]   --->   Operation 74 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.32ns)   --->   "%tmp_7 = icmp eq i11 %new_exp_V_1, -1" [fdtd-2d.cpp:311]   --->   Operation 75 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_2 = select i1 %tmp_7, i11 -1, i11 0" [fdtd-2d.cpp:311]   --->   Operation 76 'select' 'p_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_2 = or i1 %tmp_7, %tmp_s" [fdtd-2d.cpp:311]   --->   Operation 77 'or' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_2, i11 %p_2, i11 %new_exp_V" [fdtd-2d.cpp:311]   --->   Operation 78 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i57" [fdtd-2d.cpp:286]   --->   Operation 79 'zext' 'xf_V' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = zext i11 %shift_V_4 to i57" [fdtd-2d.cpp:304]   --->   Operation 80 'zext' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i11 %shift_V_4 to i52" [fdtd-2d.cpp:304]   --->   Operation 81 'zext' 'tmp_19_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 82 [7/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 82 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [7/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 83 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 84 [6/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 84 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [6/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 85 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 86 [5/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 86 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [5/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 87 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 88 [4/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 88 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [4/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 89 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 90 [3/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 90 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [3/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 91 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 92 [2/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 92 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [2/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 93 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 94 [1/7] (2.29ns)   --->   "%r_V_20 = lshr i52 %new_mant_V_1, %tmp_19_cast" [fdtd-2d.cpp:304]   --->   Operation 94 'lshr' 'r_V_20' <Predicate = (tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/7] (2.29ns)   --->   "%r_V_21 = shl i57 %xf_V, %tmp_5" [fdtd-2d.cpp:306]   --->   Operation 95 'shl' 'r_V_21' <Predicate = (!tmp_4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_23_cast = zext i52 %r_V_20 to i57" [fdtd-2d.cpp:304]   --->   Operation 96 'zext' 'r_V_23_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.69ns)   --->   "%xf_V_7 = select i1 %tmp_4, i57 %r_V_23_cast, i57 %r_V_21" [fdtd-2d.cpp:303]   --->   Operation 97 'select' 'xf_V_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.89>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%p_Result_s = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %xf_V_7, i32 52, i1 true)" [fdtd-2d.cpp:308]   --->   Operation 98 'bitset' 'p_Result_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%xf_V_5 = select i1 %tmp_1, i57 %xf_V_7, i57 %p_Result_s" [fdtd-2d.cpp:293]   --->   Operation 99 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (1.89ns) (out node of the LUT)   --->   "%xf_V_8 = add i57 2, %xf_V_5" [fdtd-2d.cpp:309]   --->   Operation 100 'add' 'xf_V_8' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%d_chunk_V = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 54, i32 56) nounwind" [fdtd-2d.cpp:206->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 101 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 51, i32 53) nounwind" [fdtd-2d.cpp:209->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 102 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 48, i32 50) nounwind" [fdtd-2d.cpp:212->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 103 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 45, i32 47) nounwind" [fdtd-2d.cpp:215->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 104 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 42, i32 44) nounwind" [fdtd-2d.cpp:218->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 105 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 39, i32 41) nounwind" [fdtd-2d.cpp:221->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 106 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 36, i32 38) nounwind" [fdtd-2d.cpp:224->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 107 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 33, i32 35) nounwind" [fdtd-2d.cpp:227->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 108 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 30, i32 32) nounwind" [fdtd-2d.cpp:230->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 109 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 27, i32 29) nounwind" [fdtd-2d.cpp:233->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 110 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 24, i32 26) nounwind" [fdtd-2d.cpp:236->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 111 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 21, i32 23) nounwind" [fdtd-2d.cpp:239->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 112 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 18, i32 20) nounwind" [fdtd-2d.cpp:242->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 113 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 15, i32 17) nounwind" [fdtd-2d.cpp:245->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 114 'partselect' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%d_chunk_V_14 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 12, i32 14) nounwind" [fdtd-2d.cpp:248->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 115 'partselect' 'd_chunk_V_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%d_chunk_V_15 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 9, i32 11) nounwind" [fdtd-2d.cpp:251->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 116 'partselect' 'd_chunk_V_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%d_chunk_V_16 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 6, i32 8) nounwind" [fdtd-2d.cpp:254->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 117 'partselect' 'd_chunk_V_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%d_chunk_V_17 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V_8, i32 3, i32 5) nounwind" [fdtd-2d.cpp:257->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 118 'partselect' 'd_chunk_V_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%d_chunk_V_18 = trunc i57 %xf_V_8 to i3" [fdtd-2d.cpp:260->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 119 'trunc' 'd_chunk_V_18' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 120 [2/2] (1.71ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 120 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 121 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 121 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 122 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.71>
ST_15 : Operation 123 [2/2] (1.71ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 123 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 124 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 124 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 125 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.71>
ST_17 : Operation 126 [2/2] (1.71ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_3) nounwind" [fdtd-2d.cpp:213->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 126 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 127 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_3) nounwind" [fdtd-2d.cpp:213->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 127 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [fdtd-2d.cpp:213->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 128 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.71>
ST_19 : Operation 129 [2/2] (1.71ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_4) nounwind" [fdtd-2d.cpp:216->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 129 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 130 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_4) nounwind" [fdtd-2d.cpp:216->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 130 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [fdtd-2d.cpp:216->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 131 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.71>
ST_21 : Operation 132 [2/2] (1.71ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_5) nounwind" [fdtd-2d.cpp:219->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 132 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 133 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_5) nounwind" [fdtd-2d.cpp:219->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 133 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [fdtd-2d.cpp:219->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 134 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.71>
ST_23 : Operation 135 [2/2] (1.71ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_6) nounwind" [fdtd-2d.cpp:222->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 135 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.33>
ST_24 : Operation 136 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_6) nounwind" [fdtd-2d.cpp:222->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 136 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [fdtd-2d.cpp:222->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 137 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.71>
ST_25 : Operation 138 [2/2] (1.71ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_7) nounwind" [fdtd-2d.cpp:225->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 138 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.33>
ST_26 : Operation 139 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_7) nounwind" [fdtd-2d.cpp:225->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 139 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [fdtd-2d.cpp:225->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 140 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.71>
ST_27 : Operation 141 [2/2] (1.71ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_8) nounwind" [fdtd-2d.cpp:228->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 141 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.33>
ST_28 : Operation 142 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_8) nounwind" [fdtd-2d.cpp:228->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 142 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [fdtd-2d.cpp:228->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 143 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.71>
ST_29 : Operation 144 [2/2] (1.71ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_9) nounwind" [fdtd-2d.cpp:231->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 144 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.33>
ST_30 : Operation 145 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_9) nounwind" [fdtd-2d.cpp:231->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 145 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_10 = extractvalue { i3, i3 } %call_ret9_i_i, 1" [fdtd-2d.cpp:231->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 146 'extractvalue' 'r_V_10' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.71>
ST_31 : Operation 147 [2/2] (1.71ns)   --->   "%call_ret10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_10) nounwind" [fdtd-2d.cpp:234->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 147 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.33>
ST_32 : Operation 148 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_10) nounwind" [fdtd-2d.cpp:234->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 148 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_11 = extractvalue { i3, i3 } %call_ret10_i_i, 1" [fdtd-2d.cpp:234->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 149 'extractvalue' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.71>
ST_33 : Operation 150 [2/2] (1.71ns)   --->   "%call_ret11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_10, i3 %r_V_11) nounwind" [fdtd-2d.cpp:237->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 150 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.33>
ST_34 : Operation 151 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_10, i3 %r_V_11) nounwind" [fdtd-2d.cpp:237->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 151 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i3, i3 } %call_ret11_i_i, 1" [fdtd-2d.cpp:237->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 152 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.71>
ST_35 : Operation 153 [2/2] (1.71ns)   --->   "%call_ret12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_11, i3 %r_V_12) nounwind" [fdtd-2d.cpp:240->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 153 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.33>
ST_36 : Operation 154 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_11, i3 %r_V_12) nounwind" [fdtd-2d.cpp:240->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 154 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 155 [1/1] (0.00ns)   --->   "%r_V_13 = extractvalue { i3, i3 } %call_ret12_i_i, 1" [fdtd-2d.cpp:240->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 155 'extractvalue' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.71>
ST_37 : Operation 156 [2/2] (1.71ns)   --->   "%call_ret13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_12, i3 %r_V_13) nounwind" [fdtd-2d.cpp:243->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 156 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 1.33>
ST_38 : Operation 157 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_12, i3 %r_V_13) nounwind" [fdtd-2d.cpp:243->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 157 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 158 [1/1] (0.00ns)   --->   "%r_V_14 = extractvalue { i3, i3 } %call_ret13_i_i, 1" [fdtd-2d.cpp:243->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 158 'extractvalue' 'r_V_14' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.71>
ST_39 : Operation 159 [2/2] (1.71ns)   --->   "%call_ret14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_13, i3 %r_V_14) nounwind" [fdtd-2d.cpp:246->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 159 'call' 'call_ret14_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.33>
ST_40 : Operation 160 [1/2] (1.33ns)   --->   "%call_ret14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_13, i3 %r_V_14) nounwind" [fdtd-2d.cpp:246->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 160 'call' 'call_ret14_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_15 = extractvalue { i3, i3 } %call_ret14_i_i, 1" [fdtd-2d.cpp:246->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 161 'extractvalue' 'r_V_15' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.71>
ST_41 : Operation 162 [2/2] (1.71ns)   --->   "%call_ret15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_14, i3 %r_V_15) nounwind" [fdtd-2d.cpp:249->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 162 'call' 'call_ret15_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 1.33>
ST_42 : Operation 163 [1/2] (1.33ns)   --->   "%call_ret15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_14, i3 %r_V_15) nounwind" [fdtd-2d.cpp:249->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 163 'call' 'call_ret15_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 164 [1/1] (0.00ns)   --->   "%r_V_16 = extractvalue { i3, i3 } %call_ret15_i_i, 1" [fdtd-2d.cpp:249->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 164 'extractvalue' 'r_V_16' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 1.71>
ST_43 : Operation 165 [2/2] (1.71ns)   --->   "%call_ret16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_15, i3 %r_V_16) nounwind" [fdtd-2d.cpp:252->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 165 'call' 'call_ret16_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 1.33>
ST_44 : Operation 166 [1/2] (1.33ns)   --->   "%call_ret16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_15, i3 %r_V_16) nounwind" [fdtd-2d.cpp:252->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 166 'call' 'call_ret16_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 167 [1/1] (0.00ns)   --->   "%r_V_17 = extractvalue { i3, i3 } %call_ret16_i_i, 1" [fdtd-2d.cpp:252->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 167 'extractvalue' 'r_V_17' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 1.71>
ST_45 : Operation 168 [2/2] (1.71ns)   --->   "%call_ret17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_16, i3 %r_V_17) nounwind" [fdtd-2d.cpp:255->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 168 'call' 'call_ret17_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 1.33>
ST_46 : Operation 169 [1/2] (1.33ns)   --->   "%call_ret17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_16, i3 %r_V_17) nounwind" [fdtd-2d.cpp:255->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 169 'call' 'call_ret17_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 170 [1/1] (0.00ns)   --->   "%r_V_18 = extractvalue { i3, i3 } %call_ret17_i_i, 1" [fdtd-2d.cpp:255->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 170 'extractvalue' 'r_V_18' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 1.71>
ST_47 : Operation 171 [2/2] (1.71ns)   --->   "%call_ret18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_17, i3 %r_V_18) nounwind" [fdtd-2d.cpp:258->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 171 'call' 'call_ret18_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 1.33>
ST_48 : Operation 172 [1/2] (1.33ns)   --->   "%call_ret18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_17, i3 %r_V_18) nounwind" [fdtd-2d.cpp:258->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 172 'call' 'call_ret18_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 173 [1/1] (0.00ns)   --->   "%r_V_19 = extractvalue { i3, i3 } %call_ret18_i_i, 1" [fdtd-2d.cpp:258->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 173 'extractvalue' 'r_V_19' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 1.71>
ST_49 : Operation 174 [2/2] (1.71ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_18, i3 %r_V_19) nounwind" [fdtd-2d.cpp:261->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 174 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 2.03>
ST_50 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0" [fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 175 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0" [fdtd-2d.cpp:213->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 176 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [fdtd-2d.cpp:216->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 177 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [fdtd-2d.cpp:219->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 178 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [fdtd-2d.cpp:222->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 179 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [fdtd-2d.cpp:225->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 180 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [fdtd-2d.cpp:228->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 181 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret9_i_i, 0" [fdtd-2d.cpp:231->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 182 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i3, i3 } %call_ret10_i_i, 0" [fdtd-2d.cpp:234->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 183 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i3, i3 } %call_ret11_i_i, 0" [fdtd-2d.cpp:237->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 184 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i3, i3 } %call_ret12_i_i, 0" [fdtd-2d.cpp:240->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 185 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i3, i3 } %call_ret13_i_i, 0" [fdtd-2d.cpp:243->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 186 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_12 = extractvalue { i3, i3 } %call_ret14_i_i, 0" [fdtd-2d.cpp:246->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 187 'extractvalue' 'q_chunk_V_12' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_13 = extractvalue { i3, i3 } %call_ret15_i_i, 0" [fdtd-2d.cpp:249->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 188 'extractvalue' 'q_chunk_V_13' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_14 = extractvalue { i3, i3 } %call_ret16_i_i, 0" [fdtd-2d.cpp:252->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 189 'extractvalue' 'q_chunk_V_14' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_15 = extractvalue { i3, i3 } %call_ret17_i_i, 0" [fdtd-2d.cpp:255->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 190 'extractvalue' 'q_chunk_V_15' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_16 = extractvalue { i3, i3 } %call_ret18_i_i, 0" [fdtd-2d.cpp:258->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 191 'extractvalue' 'q_chunk_V_16' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 192 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_18, i3 %r_V_19) nounwind" [fdtd-2d.cpp:261->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 192 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_17 = extractvalue { i3, i3 } %call_ret_i_i, 0" [fdtd-2d.cpp:261->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 193 'extractvalue' 'q_chunk_V_17' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_10 = trunc i3 %q_chunk_V to i1" [fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310]   --->   Operation 194 'trunc' 'tmp_10' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_10, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7, i3 %q_chunk_V_8, i3 %q_chunk_V_9, i3 %q_chunk_V_10, i3 %q_chunk_V_11, i3 %q_chunk_V_12, i3 %q_chunk_V_13, i3 %q_chunk_V_14, i3 %q_chunk_V_15, i3 %q_chunk_V_16, i3 %q_chunk_V_17)" [fdtd-2d.cpp:310]   --->   Operation 195 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_50 : Operation 196 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_7, i52 %new_mant_V_1, i52 %new_mant_V" [fdtd-2d.cpp:311]   --->   Operation 196 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [fdtd-2d.cpp:78->fdtd-2d.cpp:315]   --->   Operation 197 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 198 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [fdtd-2d.cpp:79->fdtd-2d.cpp:315]   --->   Operation 198 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 199 [1/1] (0.00ns)   --->   "ret double %out" [fdtd-2d.cpp:316]   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 0.644ns
The critical path consists of the following:
	wire read on port 'in_r' [8]  (0 ns)
	'icmp' operation ('icmp', fdtd-2d.cpp:287) [15]  (0.644 ns)

 <State 2>: 1.99ns
The critical path consists of the following:
	'select' operation ('p_cast_cast', fdtd-2d.cpp:287) [16]  (0.66 ns)
	'icmp' operation ('tmp_3', fdtd-2d.cpp:296) [20]  (1.33 ns)

 <State 3>: 2.06ns
The critical path consists of the following:
	'sub' operation ('new_exp.V', fdtd-2d.cpp:292) [18]  (1.43 ns)
	'select' operation ('__Repl2__', fdtd-2d.cpp:311) [121]  (0.633 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:306) [37]  (2.29 ns)

 <State 5>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:304) [35]  (2.29 ns)

 <State 6>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:304) [35]  (2.29 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:304) [35]  (2.29 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:304) [35]  (2.29 ns)

 <State 9>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:304) [35]  (2.29 ns)

 <State 10>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', fdtd-2d.cpp:304) [35]  (2.29 ns)

 <State 11>: 0.695ns
The critical path consists of the following:
	'select' operation ('xf.V', fdtd-2d.cpp:303) [38]  (0.695 ns)

 <State 12>: 1.9ns
The critical path consists of the following:
	'select' operation ('xf.V', fdtd-2d.cpp:293) [40]  (0 ns)
	'add' operation ('xf.V', fdtd-2d.cpp:309) [41]  (1.9 ns)

 <State 13>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret1_i_i', fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [43]  (1.71 ns)

 <State 14>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret1_i_i', fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [43]  (1.33 ns)

 <State 15>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret2_i_i', fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [46]  (1.71 ns)

 <State 16>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret2_i_i', fdtd-2d.cpp:210->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [46]  (1.33 ns)

 <State 17>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret3_i_i', fdtd-2d.cpp:213->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [50]  (1.71 ns)

 <State 18>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret3_i_i', fdtd-2d.cpp:213->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [50]  (1.33 ns)

 <State 19>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret4_i_i', fdtd-2d.cpp:216->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [54]  (1.71 ns)

 <State 20>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret4_i_i', fdtd-2d.cpp:216->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [54]  (1.33 ns)

 <State 21>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret5_i_i', fdtd-2d.cpp:219->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [58]  (1.71 ns)

 <State 22>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret5_i_i', fdtd-2d.cpp:219->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [58]  (1.33 ns)

 <State 23>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret6_i_i', fdtd-2d.cpp:222->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [62]  (1.71 ns)

 <State 24>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret6_i_i', fdtd-2d.cpp:222->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [62]  (1.33 ns)

 <State 25>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret7_i_i', fdtd-2d.cpp:225->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [66]  (1.71 ns)

 <State 26>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret7_i_i', fdtd-2d.cpp:225->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [66]  (1.33 ns)

 <State 27>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret8_i_i', fdtd-2d.cpp:228->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [70]  (1.71 ns)

 <State 28>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret8_i_i', fdtd-2d.cpp:228->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [70]  (1.33 ns)

 <State 29>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret9_i_i', fdtd-2d.cpp:231->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [74]  (1.71 ns)

 <State 30>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret9_i_i', fdtd-2d.cpp:231->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [74]  (1.33 ns)

 <State 31>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret10_i_i', fdtd-2d.cpp:234->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [78]  (1.71 ns)

 <State 32>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret10_i_i', fdtd-2d.cpp:234->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [78]  (1.33 ns)

 <State 33>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret11_i_i', fdtd-2d.cpp:237->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [82]  (1.71 ns)

 <State 34>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret11_i_i', fdtd-2d.cpp:237->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [82]  (1.33 ns)

 <State 35>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret12_i_i', fdtd-2d.cpp:240->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [86]  (1.71 ns)

 <State 36>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret12_i_i', fdtd-2d.cpp:240->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [86]  (1.33 ns)

 <State 37>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret13_i_i', fdtd-2d.cpp:243->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [90]  (1.71 ns)

 <State 38>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret13_i_i', fdtd-2d.cpp:243->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [90]  (1.33 ns)

 <State 39>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret14_i_i', fdtd-2d.cpp:246->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [94]  (1.71 ns)

 <State 40>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret14_i_i', fdtd-2d.cpp:246->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [94]  (1.33 ns)

 <State 41>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret15_i_i', fdtd-2d.cpp:249->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [98]  (1.71 ns)

 <State 42>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret15_i_i', fdtd-2d.cpp:249->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [98]  (1.33 ns)

 <State 43>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret16_i_i', fdtd-2d.cpp:252->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [102]  (1.71 ns)

 <State 44>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret16_i_i', fdtd-2d.cpp:252->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [102]  (1.33 ns)

 <State 45>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret17_i_i', fdtd-2d.cpp:255->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [106]  (1.71 ns)

 <State 46>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret17_i_i', fdtd-2d.cpp:255->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [106]  (1.33 ns)

 <State 47>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret18_i_i', fdtd-2d.cpp:258->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [110]  (1.71 ns)

 <State 48>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret18_i_i', fdtd-2d.cpp:258->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [110]  (1.33 ns)

 <State 49>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', fdtd-2d.cpp:261->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [114]  (1.71 ns)

 <State 50>: 2.04ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', fdtd-2d.cpp:261->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' [114]  (1.33 ns)
	'select' operation ('__Repl2__', fdtd-2d.cpp:311) [122]  (0.708 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
