// Seed: 3874561809
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output wor  id_2
);
  assign id_2 = "" - id_1;
  tri0 id_4;
  assign id_4 = 1;
  logic id_5;
  ;
  wire id_6;
  assign id_2 = -1;
  assign id_5 = id_5;
  assign module_1.id_7 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_4 = 32'd3,
    parameter id_7 = 32'd20
) (
    input tri _id_0,
    output supply0 id_1,
    output tri id_2,
    input tri id_3,
    input wor _id_4,
    output tri1 void id_5,
    output tri1 id_6,
    output wand _id_7,
    inout tri id_8,
    input wand id_9,
    output uwire id_10,
    input wor id_11,
    output supply0 id_12,
    input wor id_13,
    output wire id_14,
    input tri1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19,
    output uwire id_20[id_4  &&  id_4 : id_7  - ""],
    output uwire id_21
);
  wire [id_4 : id_0] id_23;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20
  );
endmodule
