Fitter Status : Successful - Mon Oct 14 13:13:50 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : UART
Top-level Entity Name : fpga_top
Family : Cyclone V
Device : 5CSXFC6D6F31C6
Timing Models : Final
Logic utilization (in ALMs) : 56 / 41,910 ( < 1 % )
Total registers : 95
Total pins : 8 / 499 ( 2 % )
Total virtual pins : 0
Total block memory bits : 0 / 5,662,720 ( 0 % )
Total RAM Blocks : 0 / 553 ( 0 % )
Total DSP Blocks : 0 / 112 ( 0 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 9 ( 0 % )
Total PLLs : 0 / 15 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
