ARM GAS  /tmp/ccpLibrv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f10x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	SystemCoreClock
  16              		.section	.data.SystemCoreClock,"aw"
  17              		.align	2
  20              	SystemCoreClock:
  21 0000 00A24A04 		.word	72000000
  22              		.global	AHBPrescTable
  23              		.section	.data.AHBPrescTable,"aw"
  24              		.align	2
  27              	AHBPrescTable:
  28 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  28      00000000 
  28      01020304 
  28      06
  29 000d 070809   		.ascii	"\007\010\011"
  30              		.section	.text.SystemInit,"ax",%progbits
  31              		.align	1
  32              		.global	SystemInit
  33              		.arch armv7-m
  34              		.syntax unified
  35              		.thumb
  36              		.thumb_func
  37              		.fpu softvfp
  39              	SystemInit:
  40              	.LFB63:
  41              		.file 1 "Src/system_stm32f10x.c"
   1:Src/system_stm32f10x.c **** /**
   2:Src/system_stm32f10x.c ****   ******************************************************************************
   3:Src/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:Src/system_stm32f10x.c ****   * @author  MCD Application Team
   5:Src/system_stm32f10x.c ****   * @version V3.5.0
   6:Src/system_stm32f10x.c ****   * @date    11-March-2011
   7:Src/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Src/system_stm32f10x.c ****   * 
   9:Src/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Src/system_stm32f10x.c ****   *     user application:
  11:Src/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Src/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Src/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:Src/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:Src/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:Src/system_stm32f10x.c ****   *
  17:Src/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Src/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
ARM GAS  /tmp/ccpLibrv.s 			page 2


  19:Src/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:Src/system_stm32f10x.c ****   *                                     
  21:Src/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Src/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:Src/system_stm32f10x.c ****   *                                 during program execution.
  24:Src/system_stm32f10x.c ****   *
  25:Src/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Src/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:Src/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:Src/system_stm32f10x.c ****   *
  29:Src/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:Src/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:Src/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:Src/system_stm32f10x.c ****   *
  33:Src/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:Src/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:Src/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:Src/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:Src/system_stm32f10x.c ****   *    configuration.
  38:Src/system_stm32f10x.c ****   *        
  39:Src/system_stm32f10x.c ****   ******************************************************************************
  40:Src/system_stm32f10x.c ****   * @attention
  41:Src/system_stm32f10x.c ****   *
  42:Src/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:Src/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:Src/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:Src/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:Src/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:Src/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:Src/system_stm32f10x.c ****   *
  49:Src/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:Src/system_stm32f10x.c ****   ******************************************************************************
  51:Src/system_stm32f10x.c ****   */
  52:Src/system_stm32f10x.c **** 
  53:Src/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:Src/system_stm32f10x.c ****   * @{
  55:Src/system_stm32f10x.c ****   */
  56:Src/system_stm32f10x.c **** 
  57:Src/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:Src/system_stm32f10x.c ****   * @{
  59:Src/system_stm32f10x.c ****   */  
  60:Src/system_stm32f10x.c ****   
  61:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:Src/system_stm32f10x.c ****   * @{
  63:Src/system_stm32f10x.c ****   */
  64:Src/system_stm32f10x.c **** 
  65:Src/system_stm32f10x.c **** #include "stm32f10x.h"
  66:Src/system_stm32f10x.c **** 
  67:Src/system_stm32f10x.c **** /**
  68:Src/system_stm32f10x.c ****   * @}
  69:Src/system_stm32f10x.c ****   */
  70:Src/system_stm32f10x.c **** 
  71:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:Src/system_stm32f10x.c ****   * @{
  73:Src/system_stm32f10x.c ****   */
  74:Src/system_stm32f10x.c **** 
  75:Src/system_stm32f10x.c **** /**
ARM GAS  /tmp/ccpLibrv.s 			page 3


  76:Src/system_stm32f10x.c ****   * @}
  77:Src/system_stm32f10x.c ****   */
  78:Src/system_stm32f10x.c **** 
  79:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:Src/system_stm32f10x.c ****   * @{
  81:Src/system_stm32f10x.c ****   */
  82:Src/system_stm32f10x.c **** 
  83:Src/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:Src/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:Src/system_stm32f10x.c ****    
  86:Src/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:Src/system_stm32f10x.c ****    ============== 
  88:Src/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:Src/system_stm32f10x.c **** 
  90:Src/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:Src/system_stm32f10x.c ****       maximum frequency.
  92:Src/system_stm32f10x.c ****       
  93:Src/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:Src/system_stm32f10x.c ****     source.
  95:Src/system_stm32f10x.c **** 
  96:Src/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:Src/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:Src/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:Src/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:Src/system_stm32f10x.c ****           used to drive the System clock.
 101:Src/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:Src/system_stm32f10x.c ****           the System clock.
 103:Src/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:Src/system_stm32f10x.c ****     */ 
 105:Src/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 106:Src/system_stm32f10x.c **** `#define SYSCLK_FREQ_HSE    HSE_VALUE 
 107:Src/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 108:Src/system_stm32f10x.c **** #else
 109:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 110:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 111:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 112:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 113:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 114:Src/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 115:Src/system_stm32f10x.c **** #endif
 116:Src/system_stm32f10x.c **** 
 117:Src/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 118:Src/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 119:Src/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 120:Src/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 121:Src/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 122:Src/system_stm32f10x.c **** #endif
 123:Src/system_stm32f10x.c **** 
 124:Src/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 125:Src/system_stm32f10x.c ****      Internal SRAM. */ 
 126:Src/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 127:Src/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 128:Src/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 129:Src/system_stm32f10x.c **** 
 130:Src/system_stm32f10x.c **** 
 131:Src/system_stm32f10x.c **** /**
 132:Src/system_stm32f10x.c ****   * @}
ARM GAS  /tmp/ccpLibrv.s 			page 4


 133:Src/system_stm32f10x.c ****   */
 134:Src/system_stm32f10x.c **** 
 135:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 136:Src/system_stm32f10x.c ****   * @{
 137:Src/system_stm32f10x.c ****   */
 138:Src/system_stm32f10x.c **** 
 139:Src/system_stm32f10x.c **** /**
 140:Src/system_stm32f10x.c ****   * @}
 141:Src/system_stm32f10x.c ****   */
 142:Src/system_stm32f10x.c **** 
 143:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 144:Src/system_stm32f10x.c ****   * @{
 145:Src/system_stm32f10x.c ****   */
 146:Src/system_stm32f10x.c **** 
 147:Src/system_stm32f10x.c **** /*******************************************************************************
 148:Src/system_stm32f10x.c **** *  Clock Definitions
 149:Src/system_stm32f10x.c **** *******************************************************************************/
 150:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 151:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 152:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 153:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 154:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 155:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 156:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 157:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 158:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 159:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 160:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 161:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 162:Src/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 163:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 164:Src/system_stm32f10x.c **** #endif
 165:Src/system_stm32f10x.c **** 
 166:Src/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 167:Src/system_stm32f10x.c **** /**
 168:Src/system_stm32f10x.c ****   * @}
 169:Src/system_stm32f10x.c ****   */
 170:Src/system_stm32f10x.c **** 
 171:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 172:Src/system_stm32f10x.c ****   * @{
 173:Src/system_stm32f10x.c ****   */
 174:Src/system_stm32f10x.c **** 
 175:Src/system_stm32f10x.c **** static void SetSysClock(void);
 176:Src/system_stm32f10x.c **** 
 177:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 178:Src/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 179:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 180:Src/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 181:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 182:Src/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 183:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 184:Src/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 185:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 186:Src/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 187:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 188:Src/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 189:Src/system_stm32f10x.c **** #endif
ARM GAS  /tmp/ccpLibrv.s 			page 5


 190:Src/system_stm32f10x.c **** 
 191:Src/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 192:Src/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 193:Src/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 194:Src/system_stm32f10x.c **** 
 195:Src/system_stm32f10x.c **** /**
 196:Src/system_stm32f10x.c ****   * @}
 197:Src/system_stm32f10x.c ****   */
 198:Src/system_stm32f10x.c **** 
 199:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 200:Src/system_stm32f10x.c ****   * @{
 201:Src/system_stm32f10x.c ****   */
 202:Src/system_stm32f10x.c **** 
 203:Src/system_stm32f10x.c **** /**
 204:Src/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 205:Src/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 206:Src/system_stm32f10x.c ****   *         SystemCoreClock variable.
 207:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 208:Src/system_stm32f10x.c ****   * @param  None
 209:Src/system_stm32f10x.c ****   * @retval None
 210:Src/system_stm32f10x.c ****   */
 211:Src/system_stm32f10x.c **** void SystemInit (void)
 212:Src/system_stm32f10x.c **** {
  42              		.loc 1 212 1
  43              		.cfi_startproc
  44              		@ args = 0, pretend = 0, frame = 0
  45              		@ frame_needed = 1, uses_anonymous_args = 0
  46 0000 80B5     		push	{r7, lr}
  47              	.LCFI0:
  48              		.cfi_def_cfa_offset 8
  49              		.cfi_offset 7, -8
  50              		.cfi_offset 14, -4
  51 0002 00AF     		add	r7, sp, #0
  52              	.LCFI1:
  53              		.cfi_def_cfa_register 7
 213:Src/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 214:Src/system_stm32f10x.c ****   /* Set HSION bit */
 215:Src/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  54              		.loc 1 215 11
  55 0004 154B     		ldr	r3, .L2
  56 0006 1B68     		ldr	r3, [r3]
  57 0008 144A     		ldr	r2, .L2
  58 000a 43F00103 		orr	r3, r3, #1
  59 000e 1360     		str	r3, [r2]
 216:Src/system_stm32f10x.c **** 
 217:Src/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 218:Src/system_stm32f10x.c **** #ifndef STM32F10X_CL
 219:Src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  60              		.loc 1 219 13
  61 0010 124B     		ldr	r3, .L2
  62 0012 5A68     		ldr	r2, [r3, #4]
  63 0014 1149     		ldr	r1, .L2
  64 0016 124B     		ldr	r3, .L2+4
  65 0018 1340     		ands	r3, r3, r2
  66 001a 4B60     		str	r3, [r1, #4]
 220:Src/system_stm32f10x.c **** #else
 221:Src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
ARM GAS  /tmp/ccpLibrv.s 			page 6


 222:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 223:Src/system_stm32f10x.c ****   
 224:Src/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 225:Src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  67              		.loc 1 225 11
  68 001c 0F4B     		ldr	r3, .L2
  69 001e 1B68     		ldr	r3, [r3]
  70 0020 0E4A     		ldr	r2, .L2
  71 0022 23F08473 		bic	r3, r3, #17301504
  72 0026 23F48033 		bic	r3, r3, #65536
  73 002a 1360     		str	r3, [r2]
 226:Src/system_stm32f10x.c **** 
 227:Src/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 228:Src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  74              		.loc 1 228 11
  75 002c 0B4B     		ldr	r3, .L2
  76 002e 1B68     		ldr	r3, [r3]
  77 0030 0A4A     		ldr	r2, .L2
  78 0032 23F48023 		bic	r3, r3, #262144
  79 0036 1360     		str	r3, [r2]
 229:Src/system_stm32f10x.c **** 
 230:Src/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 231:Src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  80              		.loc 1 231 13
  81 0038 084B     		ldr	r3, .L2
  82 003a 5B68     		ldr	r3, [r3, #4]
  83 003c 074A     		ldr	r2, .L2
  84 003e 23F4FE03 		bic	r3, r3, #8323072
  85 0042 5360     		str	r3, [r2, #4]
 232:Src/system_stm32f10x.c **** 
 233:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 234:Src/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 235:Src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 236:Src/system_stm32f10x.c **** 
 237:Src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 238:Src/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 239:Src/system_stm32f10x.c **** 
 240:Src/system_stm32f10x.c ****   /* Reset CFGR2 register */
 241:Src/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 242:Src/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 243:Src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 244:Src/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 245:Src/system_stm32f10x.c **** 
 246:Src/system_stm32f10x.c ****   /* Reset CFGR2 register */
 247:Src/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 248:Src/system_stm32f10x.c **** #else
 249:Src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 250:Src/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
  86              		.loc 1 250 6
  87 0044 054B     		ldr	r3, .L2
  88              		.loc 1 250 12
  89 0046 4FF41F02 		mov	r2, #10420224
  90 004a 9A60     		str	r2, [r3, #8]
 251:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 252:Src/system_stm32f10x.c ****     
 253:Src/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 254:Src/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
ARM GAS  /tmp/ccpLibrv.s 			page 7


 255:Src/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 256:Src/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 257:Src/system_stm32f10x.c **** #endif 
 258:Src/system_stm32f10x.c **** 
 259:Src/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 260:Src/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 261:Src/system_stm32f10x.c ****   SetSysClock();
  91              		.loc 1 261 3
  92 004c FFF7FEFF 		bl	SetSysClock
 262:Src/system_stm32f10x.c **** 
 263:Src/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 264:Src/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 265:Src/system_stm32f10x.c **** #else
 266:Src/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  93              		.loc 1 266 6
  94 0050 044B     		ldr	r3, .L2+8
  95              		.loc 1 266 13
  96 0052 4FF00062 		mov	r2, #134217728
  97 0056 9A60     		str	r2, [r3, #8]
 267:Src/system_stm32f10x.c **** #endif 
 268:Src/system_stm32f10x.c **** }
  98              		.loc 1 268 1
  99 0058 00BF     		nop
 100 005a 80BD     		pop	{r7, pc}
 101              	.L3:
 102              		.align	2
 103              	.L2:
 104 005c 00100240 		.word	1073876992
 105 0060 0000FFF8 		.word	-117506048
 106 0064 00ED00E0 		.word	-536810240
 107              		.cfi_endproc
 108              	.LFE63:
 110              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 111              		.align	1
 112              		.global	SystemCoreClockUpdate
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu softvfp
 118              	SystemCoreClockUpdate:
 119              	.LFB64:
 269:Src/system_stm32f10x.c **** 
 270:Src/system_stm32f10x.c **** /**
 271:Src/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 272:Src/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 273:Src/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 274:Src/system_stm32f10x.c ****   *         other parameters.
 275:Src/system_stm32f10x.c ****   *           
 276:Src/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 277:Src/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 278:Src/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 279:Src/system_stm32f10x.c ****   *     
 280:Src/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 281:Src/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 282:Src/system_stm32f10x.c ****   *           constant and the selected clock source:
 283:Src/system_stm32f10x.c ****   *             
 284:Src/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
ARM GAS  /tmp/ccpLibrv.s 			page 8


 285:Src/system_stm32f10x.c ****   *                                              
 286:Src/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 287:Src/system_stm32f10x.c ****   *                          
 288:Src/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 289:Src/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 290:Src/system_stm32f10x.c ****   *         
 291:Src/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 292:Src/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 293:Src/system_stm32f10x.c ****   *             in voltage and temperature.   
 294:Src/system_stm32f10x.c ****   *    
 295:Src/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 296:Src/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 297:Src/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 298:Src/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 299:Src/system_stm32f10x.c ****   *                
 300:Src/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 301:Src/system_stm32f10x.c ****   *           value for HSE crystal.
 302:Src/system_stm32f10x.c ****   * @param  None
 303:Src/system_stm32f10x.c ****   * @retval None
 304:Src/system_stm32f10x.c ****   */
 305:Src/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 306:Src/system_stm32f10x.c **** {
 120              		.loc 1 306 1
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 16
 123              		@ frame_needed = 1, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125 0000 80B4     		push	{r7}
 126              	.LCFI2:
 127              		.cfi_def_cfa_offset 4
 128              		.cfi_offset 7, -4
 129 0002 85B0     		sub	sp, sp, #20
 130              	.LCFI3:
 131              		.cfi_def_cfa_offset 24
 132 0004 00AF     		add	r7, sp, #0
 133              	.LCFI4:
 134              		.cfi_def_cfa_register 7
 307:Src/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 135              		.loc 1 307 12
 136 0006 0023     		movs	r3, #0
 137 0008 FB60     		str	r3, [r7, #12]
 138              		.loc 1 307 21
 139 000a 0023     		movs	r3, #0
 140 000c BB60     		str	r3, [r7, #8]
 141              		.loc 1 307 34
 142 000e 0023     		movs	r3, #0
 143 0010 7B60     		str	r3, [r7, #4]
 308:Src/system_stm32f10x.c **** 
 309:Src/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 310:Src/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 311:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 312:Src/system_stm32f10x.c **** 
 313:Src/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 314:Src/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 315:Src/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 316:Src/system_stm32f10x.c ****     
 317:Src/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  /tmp/ccpLibrv.s 			page 9


 318:Src/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 144              		.loc 1 318 12
 145 0012 2F4B     		ldr	r3, .L13
 146 0014 5B68     		ldr	r3, [r3, #4]
 147              		.loc 1 318 7
 148 0016 03F00C03 		and	r3, r3, #12
 149 001a FB60     		str	r3, [r7, #12]
 319:Src/system_stm32f10x.c ****   
 320:Src/system_stm32f10x.c ****   switch (tmp)
 150              		.loc 1 320 3
 151 001c FB68     		ldr	r3, [r7, #12]
 152 001e 082B     		cmp	r3, #8
 153 0020 11D0     		beq	.L5
 154 0022 FB68     		ldr	r3, [r7, #12]
 155 0024 082B     		cmp	r3, #8
 156 0026 3AD8     		bhi	.L6
 157 0028 FB68     		ldr	r3, [r7, #12]
 158 002a 002B     		cmp	r3, #0
 159 002c 03D0     		beq	.L7
 160 002e FB68     		ldr	r3, [r7, #12]
 161 0030 042B     		cmp	r3, #4
 162 0032 04D0     		beq	.L8
 163 0034 33E0     		b	.L6
 164              	.L7:
 321:Src/system_stm32f10x.c ****   {
 322:Src/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 323:Src/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 165              		.loc 1 323 23
 166 0036 274B     		ldr	r3, .L13+4
 167 0038 274A     		ldr	r2, .L13+8
 168 003a 1A60     		str	r2, [r3]
 324:Src/system_stm32f10x.c ****       break;
 169              		.loc 1 324 7
 170 003c 33E0     		b	.L9
 171              	.L8:
 325:Src/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 326:Src/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 172              		.loc 1 326 23
 173 003e 254B     		ldr	r3, .L13+4
 174 0040 254A     		ldr	r2, .L13+8
 175 0042 1A60     		str	r2, [r3]
 327:Src/system_stm32f10x.c ****       break;
 176              		.loc 1 327 7
 177 0044 2FE0     		b	.L9
 178              	.L5:
 328:Src/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 329:Src/system_stm32f10x.c **** 
 330:Src/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 331:Src/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 179              		.loc 1 331 20
 180 0046 224B     		ldr	r3, .L13
 181 0048 5B68     		ldr	r3, [r3, #4]
 182              		.loc 1 331 15
 183 004a 03F47013 		and	r3, r3, #3932160
 184 004e BB60     		str	r3, [r7, #8]
 332:Src/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 185              		.loc 1 332 22
ARM GAS  /tmp/ccpLibrv.s 			page 10


 186 0050 1F4B     		ldr	r3, .L13
 187 0052 5B68     		ldr	r3, [r3, #4]
 188              		.loc 1 332 17
 189 0054 03F48033 		and	r3, r3, #65536
 190 0058 7B60     		str	r3, [r7, #4]
 333:Src/system_stm32f10x.c ****       
 334:Src/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 335:Src/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 191              		.loc 1 335 27
 192 005a BB68     		ldr	r3, [r7, #8]
 193 005c 9B0C     		lsrs	r3, r3, #18
 194              		.loc 1 335 15
 195 005e 0233     		adds	r3, r3, #2
 196 0060 BB60     		str	r3, [r7, #8]
 336:Src/system_stm32f10x.c ****       
 337:Src/system_stm32f10x.c ****       if (pllsource == 0x00)
 197              		.loc 1 337 10
 198 0062 7B68     		ldr	r3, [r7, #4]
 199 0064 002B     		cmp	r3, #0
 200 0066 06D1     		bne	.L10
 338:Src/system_stm32f10x.c ****       {
 339:Src/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 340:Src/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 201              		.loc 1 340 44
 202 0068 BB68     		ldr	r3, [r7, #8]
 203 006a 1C4A     		ldr	r2, .L13+12
 204 006c 02FB03F3 		mul	r3, r2, r3
 205              		.loc 1 340 25
 206 0070 184A     		ldr	r2, .L13+4
 207 0072 1360     		str	r3, [r2]
 341:Src/system_stm32f10x.c ****       }
 342:Src/system_stm32f10x.c ****       else
 343:Src/system_stm32f10x.c ****       {
 344:Src/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 345:Src/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 346:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 347:Src/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 348:Src/system_stm32f10x.c ****  #else
 349:Src/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 350:Src/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 351:Src/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 352:Src/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 353:Src/system_stm32f10x.c ****         }
 354:Src/system_stm32f10x.c ****         else
 355:Src/system_stm32f10x.c ****         {
 356:Src/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 357:Src/system_stm32f10x.c ****         }
 358:Src/system_stm32f10x.c ****  #endif
 359:Src/system_stm32f10x.c ****       }
 360:Src/system_stm32f10x.c **** #else
 361:Src/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 362:Src/system_stm32f10x.c ****       
 363:Src/system_stm32f10x.c ****       if (pllmull != 0x0D)
 364:Src/system_stm32f10x.c ****       {
 365:Src/system_stm32f10x.c ****          pllmull += 2;
 366:Src/system_stm32f10x.c ****       }
 367:Src/system_stm32f10x.c ****       else
ARM GAS  /tmp/ccpLibrv.s 			page 11


 368:Src/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 369:Src/system_stm32f10x.c ****         pllmull = 13 / 2; 
 370:Src/system_stm32f10x.c ****       }
 371:Src/system_stm32f10x.c ****             
 372:Src/system_stm32f10x.c ****       if (pllsource == 0x00)
 373:Src/system_stm32f10x.c ****       {
 374:Src/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 375:Src/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 376:Src/system_stm32f10x.c ****       }
 377:Src/system_stm32f10x.c ****       else
 378:Src/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 379:Src/system_stm32f10x.c ****         
 380:Src/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 381:Src/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 382:Src/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 383:Src/system_stm32f10x.c ****         
 384:Src/system_stm32f10x.c ****         if (prediv1source == 0)
 385:Src/system_stm32f10x.c ****         { 
 386:Src/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 387:Src/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 388:Src/system_stm32f10x.c ****         }
 389:Src/system_stm32f10x.c ****         else
 390:Src/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 391:Src/system_stm32f10x.c ****           
 392:Src/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 393:Src/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 394:Src/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 395:Src/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 396:Src/system_stm32f10x.c ****         }
 397:Src/system_stm32f10x.c ****       }
 398:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 399:Src/system_stm32f10x.c ****       break;
 208              		.loc 1 399 7
 209 0074 17E0     		b	.L9
 210              	.L10:
 350:Src/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 211              		.loc 1 350 17
 212 0076 164B     		ldr	r3, .L13
 213 0078 5B68     		ldr	r3, [r3, #4]
 350:Src/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 214              		.loc 1 350 24
 215 007a 03F40033 		and	r3, r3, #131072
 350:Src/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 216              		.loc 1 350 12
 217 007e 002B     		cmp	r3, #0
 218 0080 06D0     		beq	.L12
 352:Src/system_stm32f10x.c ****         }
 219              		.loc 1 352 46
 220 0082 BB68     		ldr	r3, [r7, #8]
 221 0084 154A     		ldr	r2, .L13+12
 222 0086 02FB03F3 		mul	r3, r2, r3
 352:Src/system_stm32f10x.c ****         }
 223              		.loc 1 352 27
 224 008a 124A     		ldr	r2, .L13+4
 225 008c 1360     		str	r3, [r2]
 226              		.loc 1 399 7
 227 008e 0AE0     		b	.L9
ARM GAS  /tmp/ccpLibrv.s 			page 12


 228              	.L12:
 356:Src/system_stm32f10x.c ****         }
 229              		.loc 1 356 39
 230 0090 BB68     		ldr	r3, [r7, #8]
 231 0092 114A     		ldr	r2, .L13+8
 232 0094 02FB03F3 		mul	r3, r2, r3
 356:Src/system_stm32f10x.c ****         }
 233              		.loc 1 356 27
 234 0098 0E4A     		ldr	r2, .L13+4
 235 009a 1360     		str	r3, [r2]
 236              		.loc 1 399 7
 237 009c 03E0     		b	.L9
 238              	.L6:
 400:Src/system_stm32f10x.c **** 
 401:Src/system_stm32f10x.c ****     default:
 402:Src/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 239              		.loc 1 402 23
 240 009e 0D4B     		ldr	r3, .L13+4
 241 00a0 0D4A     		ldr	r2, .L13+8
 242 00a2 1A60     		str	r2, [r3]
 403:Src/system_stm32f10x.c ****       break;
 243              		.loc 1 403 7
 244 00a4 00BF     		nop
 245              	.L9:
 404:Src/system_stm32f10x.c ****   }
 405:Src/system_stm32f10x.c ****   
 406:Src/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 407:Src/system_stm32f10x.c ****   /* Get HCLK prescaler */
 408:Src/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 246              		.loc 1 408 28
 247 00a6 0A4B     		ldr	r3, .L13
 248 00a8 5B68     		ldr	r3, [r3, #4]
 249              		.loc 1 408 52
 250 00aa 1B09     		lsrs	r3, r3, #4
 251 00ac 03F00F03 		and	r3, r3, #15
 252              		.loc 1 408 22
 253 00b0 0B4A     		ldr	r2, .L13+16
 254 00b2 D35C     		ldrb	r3, [r2, r3]
 255 00b4 DBB2     		uxtb	r3, r3
 256              		.loc 1 408 7
 257 00b6 FB60     		str	r3, [r7, #12]
 409:Src/system_stm32f10x.c ****   /* HCLK clock frequency */
 410:Src/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 258              		.loc 1 410 19
 259 00b8 064B     		ldr	r3, .L13+4
 260 00ba 1A68     		ldr	r2, [r3]
 261 00bc FB68     		ldr	r3, [r7, #12]
 262 00be 22FA03F3 		lsr	r3, r2, r3
 263 00c2 044A     		ldr	r2, .L13+4
 264 00c4 1360     		str	r3, [r2]
 411:Src/system_stm32f10x.c **** }
 265              		.loc 1 411 1
 266 00c6 00BF     		nop
 267 00c8 1437     		adds	r7, r7, #20
 268              	.LCFI5:
 269              		.cfi_def_cfa_offset 4
 270 00ca BD46     		mov	sp, r7
ARM GAS  /tmp/ccpLibrv.s 			page 13


 271              	.LCFI6:
 272              		.cfi_def_cfa_register 13
 273              		@ sp needed
 274 00cc 80BC     		pop	{r7}
 275              	.LCFI7:
 276              		.cfi_restore 7
 277              		.cfi_def_cfa_offset 0
 278 00ce 7047     		bx	lr
 279              	.L14:
 280              		.align	2
 281              	.L13:
 282 00d0 00100240 		.word	1073876992
 283 00d4 00000000 		.word	SystemCoreClock
 284 00d8 00127A00 		.word	8000000
 285 00dc 00093D00 		.word	4000000
 286 00e0 00000000 		.word	AHBPrescTable
 287              		.cfi_endproc
 288              	.LFE64:
 290              		.section	.text.SetSysClock,"ax",%progbits
 291              		.align	1
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 295              		.fpu softvfp
 297              	SetSysClock:
 298              	.LFB65:
 412:Src/system_stm32f10x.c **** 
 413:Src/system_stm32f10x.c **** /**
 414:Src/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 415:Src/system_stm32f10x.c ****   * @param  None
 416:Src/system_stm32f10x.c ****   * @retval None
 417:Src/system_stm32f10x.c ****   */
 418:Src/system_stm32f10x.c **** static void SetSysClock(void)
 419:Src/system_stm32f10x.c **** {
 299              		.loc 1 419 1
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303 0000 80B5     		push	{r7, lr}
 304              	.LCFI8:
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 7, -8
 307              		.cfi_offset 14, -4
 308 0002 00AF     		add	r7, sp, #0
 309              	.LCFI9:
 310              		.cfi_def_cfa_register 7
 420:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 421:Src/system_stm32f10x.c ****   SetSysClockToHSE();
 422:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 423:Src/system_stm32f10x.c ****   SetSysClockTo24();
 424:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 425:Src/system_stm32f10x.c ****   SetSysClockTo36();
 426:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 427:Src/system_stm32f10x.c ****   SetSysClockTo48();
 428:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 429:Src/system_stm32f10x.c ****   SetSysClockTo56();  
 430:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
ARM GAS  /tmp/ccpLibrv.s 			page 14


 431:Src/system_stm32f10x.c ****   SetSysClockTo72();
 311              		.loc 1 431 3
 312 0004 FFF7FEFF 		bl	SetSysClockTo72
 432:Src/system_stm32f10x.c **** #endif
 433:Src/system_stm32f10x.c ****  
 434:Src/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 435:Src/system_stm32f10x.c ****     source (default after reset) */ 
 436:Src/system_stm32f10x.c **** }
 313              		.loc 1 436 1
 314 0008 00BF     		nop
 315 000a 80BD     		pop	{r7, pc}
 316              		.cfi_endproc
 317              	.LFE65:
 319              		.section	.text.SetSysClockTo72,"ax",%progbits
 320              		.align	1
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu softvfp
 326              	SetSysClockTo72:
 327              	.LFB66:
 437:Src/system_stm32f10x.c **** 
 438:Src/system_stm32f10x.c **** /**
 439:Src/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 440:Src/system_stm32f10x.c ****   *          before jump to __main
 441:Src/system_stm32f10x.c ****   * @param  None
 442:Src/system_stm32f10x.c ****   * @retval None
 443:Src/system_stm32f10x.c ****   */ 
 444:Src/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 445:Src/system_stm32f10x.c **** /**
 446:Src/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 447:Src/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 448:Src/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 449:Src/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 450:Src/system_stm32f10x.c ****   *         data memory (including heap and stack).
 451:Src/system_stm32f10x.c ****   * @param  None
 452:Src/system_stm32f10x.c ****   * @retval None
 453:Src/system_stm32f10x.c ****   */ 
 454:Src/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 455:Src/system_stm32f10x.c **** {
 456:Src/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 457:Src/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 458:Src/system_stm32f10x.c **** 
 459:Src/system_stm32f10x.c ****   /* Enable FSMC clock */
 460:Src/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 461:Src/system_stm32f10x.c ****   
 462:Src/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 463:Src/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 464:Src/system_stm32f10x.c ****   
 465:Src/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 466:Src/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 467:Src/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 468:Src/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 469:Src/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 470:Src/system_stm32f10x.c ****   
 471:Src/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 472:Src/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
ARM GAS  /tmp/ccpLibrv.s 			page 15


 473:Src/system_stm32f10x.c **** 
 474:Src/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 475:Src/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 476:Src/system_stm32f10x.c **** 
 477:Src/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 478:Src/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 479:Src/system_stm32f10x.c **** 
 480:Src/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 481:Src/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 482:Src/system_stm32f10x.c ****    
 483:Src/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 484:Src/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 485:Src/system_stm32f10x.c ****   
 486:Src/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 487:Src/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 488:Src/system_stm32f10x.c **** }
 489:Src/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 490:Src/system_stm32f10x.c **** 
 491:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 492:Src/system_stm32f10x.c **** /**
 493:Src/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 494:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 495:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 496:Src/system_stm32f10x.c ****   * @param  None
 497:Src/system_stm32f10x.c ****   * @retval None
 498:Src/system_stm32f10x.c ****   */
 499:Src/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 500:Src/system_stm32f10x.c **** {
 501:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 502:Src/system_stm32f10x.c ****   
 503:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 504:Src/system_stm32f10x.c ****   /* Enable HSE */    
 505:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 506:Src/system_stm32f10x.c ****  
 507:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 508:Src/system_stm32f10x.c ****   do
 509:Src/system_stm32f10x.c ****   {
 510:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 511:Src/system_stm32f10x.c ****     StartUpCounter++;  
 512:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 513:Src/system_stm32f10x.c **** 
 514:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 515:Src/system_stm32f10x.c ****   {
 516:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 517:Src/system_stm32f10x.c ****   }
 518:Src/system_stm32f10x.c ****   else
 519:Src/system_stm32f10x.c ****   {
 520:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 521:Src/system_stm32f10x.c ****   }  
 522:Src/system_stm32f10x.c **** 
 523:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 524:Src/system_stm32f10x.c ****   {
 525:Src/system_stm32f10x.c **** 
 526:Src/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 527:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 528:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 529:Src/system_stm32f10x.c **** 
ARM GAS  /tmp/ccpLibrv.s 			page 16


 530:Src/system_stm32f10x.c ****     /* Flash 0 wait state */
 531:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 532:Src/system_stm32f10x.c **** 
 533:Src/system_stm32f10x.c **** #ifndef STM32F10X_CL
 534:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 535:Src/system_stm32f10x.c **** #else
 536:Src/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 537:Src/system_stm32f10x.c **** 	{
 538:Src/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 539:Src/system_stm32f10x.c **** 	}
 540:Src/system_stm32f10x.c **** 	else
 541:Src/system_stm32f10x.c **** 	{
 542:Src/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 543:Src/system_stm32f10x.c **** 	}
 544:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 545:Src/system_stm32f10x.c **** #endif
 546:Src/system_stm32f10x.c ****  
 547:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 548:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 549:Src/system_stm32f10x.c ****       
 550:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 551:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 552:Src/system_stm32f10x.c ****     
 553:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 554:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 555:Src/system_stm32f10x.c ****     
 556:Src/system_stm32f10x.c ****     /* Select HSE as system clock source */
 557:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 558:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 559:Src/system_stm32f10x.c **** 
 560:Src/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 561:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 562:Src/system_stm32f10x.c ****     {
 563:Src/system_stm32f10x.c ****     }
 564:Src/system_stm32f10x.c ****   }
 565:Src/system_stm32f10x.c ****   else
 566:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 567:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 568:Src/system_stm32f10x.c ****   }  
 569:Src/system_stm32f10x.c **** }
 570:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 571:Src/system_stm32f10x.c **** /**
 572:Src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 573:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 574:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 575:Src/system_stm32f10x.c ****   * @param  None
 576:Src/system_stm32f10x.c ****   * @retval None
 577:Src/system_stm32f10x.c ****   */
 578:Src/system_stm32f10x.c **** static void SetSysClockTo24(void)
 579:Src/system_stm32f10x.c **** {
 580:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 581:Src/system_stm32f10x.c ****   
 582:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 583:Src/system_stm32f10x.c ****   /* Enable HSE */    
 584:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 585:Src/system_stm32f10x.c ****  
 586:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
ARM GAS  /tmp/ccpLibrv.s 			page 17


 587:Src/system_stm32f10x.c ****   do
 588:Src/system_stm32f10x.c ****   {
 589:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 590:Src/system_stm32f10x.c ****     StartUpCounter++;  
 591:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 592:Src/system_stm32f10x.c **** 
 593:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 594:Src/system_stm32f10x.c ****   {
 595:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 596:Src/system_stm32f10x.c ****   }
 597:Src/system_stm32f10x.c ****   else
 598:Src/system_stm32f10x.c ****   {
 599:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 600:Src/system_stm32f10x.c ****   }  
 601:Src/system_stm32f10x.c **** 
 602:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 603:Src/system_stm32f10x.c ****   {
 604:Src/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 605:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 606:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 607:Src/system_stm32f10x.c **** 
 608:Src/system_stm32f10x.c ****     /* Flash 0 wait state */
 609:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 610:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 611:Src/system_stm32f10x.c **** #endif
 612:Src/system_stm32f10x.c ****  
 613:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 614:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 615:Src/system_stm32f10x.c ****       
 616:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 617:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 618:Src/system_stm32f10x.c ****     
 619:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 620:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 621:Src/system_stm32f10x.c ****     
 622:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 623:Src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 624:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 625:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 626:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 627:Src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 628:Src/system_stm32f10x.c **** 
 629:Src/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 630:Src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 631:Src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 632:Src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 633:Src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 634:Src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 635:Src/system_stm32f10x.c ****   
 636:Src/system_stm32f10x.c ****     /* Enable PLL2 */
 637:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 638:Src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 639:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 640:Src/system_stm32f10x.c ****     {
 641:Src/system_stm32f10x.c ****     }   
 642:Src/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 643:Src/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
ARM GAS  /tmp/ccpLibrv.s 			page 18


 644:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 645:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 646:Src/system_stm32f10x.c **** #else    
 647:Src/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 648:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 649:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 650:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 651:Src/system_stm32f10x.c **** 
 652:Src/system_stm32f10x.c ****     /* Enable PLL */
 653:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 654:Src/system_stm32f10x.c **** 
 655:Src/system_stm32f10x.c ****     /* Wait till PLL is ready */
 656:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 657:Src/system_stm32f10x.c ****     {
 658:Src/system_stm32f10x.c ****     }
 659:Src/system_stm32f10x.c **** 
 660:Src/system_stm32f10x.c ****     /* Select PLL as system clock source */
 661:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 662:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 663:Src/system_stm32f10x.c **** 
 664:Src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 665:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 666:Src/system_stm32f10x.c ****     {
 667:Src/system_stm32f10x.c ****     }
 668:Src/system_stm32f10x.c ****   }
 669:Src/system_stm32f10x.c ****   else
 670:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 671:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 672:Src/system_stm32f10x.c ****   } 
 673:Src/system_stm32f10x.c **** }
 674:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 675:Src/system_stm32f10x.c **** /**
 676:Src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 677:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 678:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 679:Src/system_stm32f10x.c ****   * @param  None
 680:Src/system_stm32f10x.c ****   * @retval None
 681:Src/system_stm32f10x.c ****   */
 682:Src/system_stm32f10x.c **** static void SetSysClockTo36(void)
 683:Src/system_stm32f10x.c **** {
 684:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 685:Src/system_stm32f10x.c ****   
 686:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 687:Src/system_stm32f10x.c ****   /* Enable HSE */    
 688:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 689:Src/system_stm32f10x.c ****  
 690:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 691:Src/system_stm32f10x.c ****   do
 692:Src/system_stm32f10x.c ****   {
 693:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 694:Src/system_stm32f10x.c ****     StartUpCounter++;  
 695:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 696:Src/system_stm32f10x.c **** 
 697:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 698:Src/system_stm32f10x.c ****   {
 699:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 700:Src/system_stm32f10x.c ****   }
ARM GAS  /tmp/ccpLibrv.s 			page 19


 701:Src/system_stm32f10x.c ****   else
 702:Src/system_stm32f10x.c ****   {
 703:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 704:Src/system_stm32f10x.c ****   }  
 705:Src/system_stm32f10x.c **** 
 706:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 707:Src/system_stm32f10x.c ****   {
 708:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 709:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 710:Src/system_stm32f10x.c **** 
 711:Src/system_stm32f10x.c ****     /* Flash 1 wait state */
 712:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 713:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 714:Src/system_stm32f10x.c ****  
 715:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 716:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 717:Src/system_stm32f10x.c ****       
 718:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 719:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 720:Src/system_stm32f10x.c ****     
 721:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 722:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 723:Src/system_stm32f10x.c ****     
 724:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 725:Src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 726:Src/system_stm32f10x.c ****     
 727:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 728:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 729:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 730:Src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 731:Src/system_stm32f10x.c **** 
 732:Src/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 733:Src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 734:Src/system_stm32f10x.c ****         
 735:Src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 736:Src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 737:Src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 738:Src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 739:Src/system_stm32f10x.c ****   
 740:Src/system_stm32f10x.c ****     /* Enable PLL2 */
 741:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 742:Src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 743:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 744:Src/system_stm32f10x.c ****     {
 745:Src/system_stm32f10x.c ****     }
 746:Src/system_stm32f10x.c ****     
 747:Src/system_stm32f10x.c **** #else    
 748:Src/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 749:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 750:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 751:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 752:Src/system_stm32f10x.c **** 
 753:Src/system_stm32f10x.c ****     /* Enable PLL */
 754:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 755:Src/system_stm32f10x.c **** 
 756:Src/system_stm32f10x.c ****     /* Wait till PLL is ready */
 757:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
ARM GAS  /tmp/ccpLibrv.s 			page 20


 758:Src/system_stm32f10x.c ****     {
 759:Src/system_stm32f10x.c ****     }
 760:Src/system_stm32f10x.c **** 
 761:Src/system_stm32f10x.c ****     /* Select PLL as system clock source */
 762:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 763:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 764:Src/system_stm32f10x.c **** 
 765:Src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 766:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 767:Src/system_stm32f10x.c ****     {
 768:Src/system_stm32f10x.c ****     }
 769:Src/system_stm32f10x.c ****   }
 770:Src/system_stm32f10x.c ****   else
 771:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 772:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 773:Src/system_stm32f10x.c ****   } 
 774:Src/system_stm32f10x.c **** }
 775:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 776:Src/system_stm32f10x.c **** /**
 777:Src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 778:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 779:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 780:Src/system_stm32f10x.c ****   * @param  None
 781:Src/system_stm32f10x.c ****   * @retval None
 782:Src/system_stm32f10x.c ****   */
 783:Src/system_stm32f10x.c **** static void SetSysClockTo48(void)
 784:Src/system_stm32f10x.c **** {
 785:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 786:Src/system_stm32f10x.c ****   
 787:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 788:Src/system_stm32f10x.c ****   /* Enable HSE */    
 789:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 790:Src/system_stm32f10x.c ****  
 791:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 792:Src/system_stm32f10x.c ****   do
 793:Src/system_stm32f10x.c ****   {
 794:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 795:Src/system_stm32f10x.c ****     StartUpCounter++;  
 796:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 797:Src/system_stm32f10x.c **** 
 798:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 799:Src/system_stm32f10x.c ****   {
 800:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 801:Src/system_stm32f10x.c ****   }
 802:Src/system_stm32f10x.c ****   else
 803:Src/system_stm32f10x.c ****   {
 804:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 805:Src/system_stm32f10x.c ****   }  
 806:Src/system_stm32f10x.c **** 
 807:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 808:Src/system_stm32f10x.c ****   {
 809:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 810:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 811:Src/system_stm32f10x.c **** 
 812:Src/system_stm32f10x.c ****     /* Flash 1 wait state */
 813:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 814:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
ARM GAS  /tmp/ccpLibrv.s 			page 21


 815:Src/system_stm32f10x.c ****  
 816:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 817:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 818:Src/system_stm32f10x.c ****       
 819:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 820:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 821:Src/system_stm32f10x.c ****     
 822:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 823:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 824:Src/system_stm32f10x.c ****     
 825:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 826:Src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 827:Src/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 828:Src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 829:Src/system_stm32f10x.c ****         
 830:Src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 831:Src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 832:Src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 833:Src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 834:Src/system_stm32f10x.c ****   
 835:Src/system_stm32f10x.c ****     /* Enable PLL2 */
 836:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 837:Src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 838:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 839:Src/system_stm32f10x.c ****     {
 840:Src/system_stm32f10x.c ****     }
 841:Src/system_stm32f10x.c ****     
 842:Src/system_stm32f10x.c ****    
 843:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 844:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 845:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 846:Src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 847:Src/system_stm32f10x.c **** #else    
 848:Src/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 849:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 850:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 851:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 852:Src/system_stm32f10x.c **** 
 853:Src/system_stm32f10x.c ****     /* Enable PLL */
 854:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 855:Src/system_stm32f10x.c **** 
 856:Src/system_stm32f10x.c ****     /* Wait till PLL is ready */
 857:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 858:Src/system_stm32f10x.c ****     {
 859:Src/system_stm32f10x.c ****     }
 860:Src/system_stm32f10x.c **** 
 861:Src/system_stm32f10x.c ****     /* Select PLL as system clock source */
 862:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 863:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 864:Src/system_stm32f10x.c **** 
 865:Src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 866:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 867:Src/system_stm32f10x.c ****     {
 868:Src/system_stm32f10x.c ****     }
 869:Src/system_stm32f10x.c ****   }
 870:Src/system_stm32f10x.c ****   else
 871:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
ARM GAS  /tmp/ccpLibrv.s 			page 22


 872:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 873:Src/system_stm32f10x.c ****   } 
 874:Src/system_stm32f10x.c **** }
 875:Src/system_stm32f10x.c **** 
 876:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 877:Src/system_stm32f10x.c **** /**
 878:Src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 879:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 880:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 881:Src/system_stm32f10x.c ****   * @param  None
 882:Src/system_stm32f10x.c ****   * @retval None
 883:Src/system_stm32f10x.c ****   */
 884:Src/system_stm32f10x.c **** static void SetSysClockTo56(void)
 885:Src/system_stm32f10x.c **** {
 886:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 887:Src/system_stm32f10x.c ****   
 888:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 889:Src/system_stm32f10x.c ****   /* Enable HSE */    
 890:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 891:Src/system_stm32f10x.c ****  
 892:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 893:Src/system_stm32f10x.c ****   do
 894:Src/system_stm32f10x.c ****   {
 895:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 896:Src/system_stm32f10x.c ****     StartUpCounter++;  
 897:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 898:Src/system_stm32f10x.c **** 
 899:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 900:Src/system_stm32f10x.c ****   {
 901:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 902:Src/system_stm32f10x.c ****   }
 903:Src/system_stm32f10x.c ****   else
 904:Src/system_stm32f10x.c ****   {
 905:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 906:Src/system_stm32f10x.c ****   }  
 907:Src/system_stm32f10x.c **** 
 908:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 909:Src/system_stm32f10x.c ****   {
 910:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 911:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 912:Src/system_stm32f10x.c **** 
 913:Src/system_stm32f10x.c ****     /* Flash 2 wait state */
 914:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 915:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 916:Src/system_stm32f10x.c ****  
 917:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 918:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 919:Src/system_stm32f10x.c ****       
 920:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 921:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 922:Src/system_stm32f10x.c ****     
 923:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 924:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 925:Src/system_stm32f10x.c **** 
 926:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 927:Src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 928:Src/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
ARM GAS  /tmp/ccpLibrv.s 			page 23


 929:Src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 930:Src/system_stm32f10x.c ****         
 931:Src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 932:Src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 933:Src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 934:Src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 935:Src/system_stm32f10x.c ****   
 936:Src/system_stm32f10x.c ****     /* Enable PLL2 */
 937:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 938:Src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 939:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 940:Src/system_stm32f10x.c ****     {
 941:Src/system_stm32f10x.c ****     }
 942:Src/system_stm32f10x.c ****     
 943:Src/system_stm32f10x.c ****    
 944:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 945:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 946:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 947:Src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 948:Src/system_stm32f10x.c **** #else     
 949:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 950:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 951:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 952:Src/system_stm32f10x.c **** 
 953:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 954:Src/system_stm32f10x.c **** 
 955:Src/system_stm32f10x.c ****     /* Enable PLL */
 956:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 957:Src/system_stm32f10x.c **** 
 958:Src/system_stm32f10x.c ****     /* Wait till PLL is ready */
 959:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 960:Src/system_stm32f10x.c ****     {
 961:Src/system_stm32f10x.c ****     }
 962:Src/system_stm32f10x.c **** 
 963:Src/system_stm32f10x.c ****     /* Select PLL as system clock source */
 964:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 965:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 966:Src/system_stm32f10x.c **** 
 967:Src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 968:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 969:Src/system_stm32f10x.c ****     {
 970:Src/system_stm32f10x.c ****     }
 971:Src/system_stm32f10x.c ****   }
 972:Src/system_stm32f10x.c ****   else
 973:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 974:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 975:Src/system_stm32f10x.c ****   } 
 976:Src/system_stm32f10x.c **** }
 977:Src/system_stm32f10x.c **** 
 978:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 979:Src/system_stm32f10x.c **** /**
 980:Src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 981:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 982:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 983:Src/system_stm32f10x.c ****   * @param  None
 984:Src/system_stm32f10x.c ****   * @retval None
 985:Src/system_stm32f10x.c ****   */
ARM GAS  /tmp/ccpLibrv.s 			page 24


 986:Src/system_stm32f10x.c **** static void SetSysClockTo72(void)
 987:Src/system_stm32f10x.c **** {
 328              		.loc 1 987 1
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 8
 331              		@ frame_needed = 1, uses_anonymous_args = 0
 332              		@ link register save eliminated.
 333 0000 80B4     		push	{r7}
 334              	.LCFI10:
 335              		.cfi_def_cfa_offset 4
 336              		.cfi_offset 7, -4
 337 0002 83B0     		sub	sp, sp, #12
 338              	.LCFI11:
 339              		.cfi_def_cfa_offset 16
 340 0004 00AF     		add	r7, sp, #0
 341              	.LCFI12:
 342              		.cfi_def_cfa_register 7
 988:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 343              		.loc 1 988 17
 344 0006 0023     		movs	r3, #0
 345 0008 7B60     		str	r3, [r7, #4]
 346              		.loc 1 988 37
 347 000a 0023     		movs	r3, #0
 348 000c 3B60     		str	r3, [r7]
 989:Src/system_stm32f10x.c ****   
 990:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 991:Src/system_stm32f10x.c ****   /* Enable HSE */    
 992:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 349              		.loc 1 992 11
 350 000e 3A4B     		ldr	r3, .L25
 351 0010 1B68     		ldr	r3, [r3]
 352 0012 394A     		ldr	r2, .L25
 353 0014 43F48033 		orr	r3, r3, #65536
 354 0018 1360     		str	r3, [r2]
 355              	.L18:
 993:Src/system_stm32f10x.c ****  
 994:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 995:Src/system_stm32f10x.c ****   do
 996:Src/system_stm32f10x.c ****   {
 997:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 356              		.loc 1 997 20 discriminator 2
 357 001a 374B     		ldr	r3, .L25
 358 001c 1B68     		ldr	r3, [r3]
 359              		.loc 1 997 25 discriminator 2
 360 001e 03F40033 		and	r3, r3, #131072
 361              		.loc 1 997 15 discriminator 2
 362 0022 3B60     		str	r3, [r7]
 998:Src/system_stm32f10x.c ****     StartUpCounter++;  
 363              		.loc 1 998 19 discriminator 2
 364 0024 7B68     		ldr	r3, [r7, #4]
 365 0026 0133     		adds	r3, r3, #1
 366 0028 7B60     		str	r3, [r7, #4]
 999:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 367              		.loc 1 999 22 discriminator 2
 368 002a 3B68     		ldr	r3, [r7]
 369              		.loc 1 999 3 discriminator 2
 370 002c 002B     		cmp	r3, #0
ARM GAS  /tmp/ccpLibrv.s 			page 25


 371 002e 03D1     		bne	.L17
 372              		.loc 1 999 47 discriminator 1
 373 0030 7B68     		ldr	r3, [r7, #4]
 374              		.loc 1 999 28 discriminator 1
 375 0032 B3F5A06F 		cmp	r3, #1280
 376 0036 F0D1     		bne	.L18
 377              	.L17:
1000:Src/system_stm32f10x.c **** 
1001:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 378              		.loc 1 1001 11
 379 0038 2F4B     		ldr	r3, .L25
 380 003a 1B68     		ldr	r3, [r3]
 381              		.loc 1 1001 16
 382 003c 03F40033 		and	r3, r3, #131072
 383              		.loc 1 1001 6
 384 0040 002B     		cmp	r3, #0
 385 0042 02D0     		beq	.L19
1002:Src/system_stm32f10x.c ****   {
1003:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 386              		.loc 1 1003 15
 387 0044 0123     		movs	r3, #1
 388 0046 3B60     		str	r3, [r7]
 389 0048 01E0     		b	.L20
 390              	.L19:
1004:Src/system_stm32f10x.c ****   }
1005:Src/system_stm32f10x.c ****   else
1006:Src/system_stm32f10x.c ****   {
1007:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 391              		.loc 1 1007 15
 392 004a 0023     		movs	r3, #0
 393 004c 3B60     		str	r3, [r7]
 394              	.L20:
1008:Src/system_stm32f10x.c ****   }  
1009:Src/system_stm32f10x.c **** 
1010:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 395              		.loc 1 1010 17
 396 004e 3B68     		ldr	r3, [r7]
 397              		.loc 1 1010 6
 398 0050 012B     		cmp	r3, #1
 399 0052 4BD1     		bne	.L24
1011:Src/system_stm32f10x.c ****   {
1012:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1013:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 400              		.loc 1 1013 16
 401 0054 294B     		ldr	r3, .L25+4
 402 0056 1B68     		ldr	r3, [r3]
 403 0058 284A     		ldr	r2, .L25+4
 404 005a 43F01003 		orr	r3, r3, #16
 405 005e 1360     		str	r3, [r2]
1014:Src/system_stm32f10x.c **** 
1015:Src/system_stm32f10x.c ****     /* Flash 2 wait state */
1016:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 406              		.loc 1 1016 16
 407 0060 264B     		ldr	r3, .L25+4
 408 0062 1B68     		ldr	r3, [r3]
 409 0064 254A     		ldr	r2, .L25+4
 410 0066 23F00303 		bic	r3, r3, #3
ARM GAS  /tmp/ccpLibrv.s 			page 26


 411 006a 1360     		str	r3, [r2]
1017:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 412              		.loc 1 1017 16
 413 006c 234B     		ldr	r3, .L25+4
 414 006e 1B68     		ldr	r3, [r3]
 415 0070 224A     		ldr	r2, .L25+4
 416 0072 43F00203 		orr	r3, r3, #2
 417 0076 1360     		str	r3, [r2]
1018:Src/system_stm32f10x.c **** 
1019:Src/system_stm32f10x.c ****  
1020:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1021:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 418              		.loc 1 1021 15
 419 0078 1F4B     		ldr	r3, .L25
 420 007a 1F4A     		ldr	r2, .L25
 421 007c 5B68     		ldr	r3, [r3, #4]
 422 007e 5360     		str	r3, [r2, #4]
1022:Src/system_stm32f10x.c ****       
1023:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1024:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 423              		.loc 1 1024 15
 424 0080 1D4B     		ldr	r3, .L25
 425 0082 1D4A     		ldr	r2, .L25
 426 0084 5B68     		ldr	r3, [r3, #4]
 427 0086 5360     		str	r3, [r2, #4]
1025:Src/system_stm32f10x.c ****     
1026:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1027:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 428              		.loc 1 1027 15
 429 0088 1B4B     		ldr	r3, .L25
 430 008a 5B68     		ldr	r3, [r3, #4]
 431 008c 1A4A     		ldr	r2, .L25
 432 008e 43F48063 		orr	r3, r3, #1024
 433 0092 5360     		str	r3, [r2, #4]
1028:Src/system_stm32f10x.c **** 
1029:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
1030:Src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1031:Src/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1032:Src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1033:Src/system_stm32f10x.c ****         
1034:Src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1035:Src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1036:Src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1037:Src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1038:Src/system_stm32f10x.c ****   
1039:Src/system_stm32f10x.c ****     /* Enable PLL2 */
1040:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1041:Src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1042:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1043:Src/system_stm32f10x.c ****     {
1044:Src/system_stm32f10x.c ****     }
1045:Src/system_stm32f10x.c ****     
1046:Src/system_stm32f10x.c ****    
1047:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1048:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1049:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1050:Src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
ARM GAS  /tmp/ccpLibrv.s 			page 27


1051:Src/system_stm32f10x.c **** #else    
1052:Src/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1053:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 434              		.loc 1 1053 15
 435 0094 184B     		ldr	r3, .L25
 436 0096 5B68     		ldr	r3, [r3, #4]
 437 0098 174A     		ldr	r2, .L25
 438 009a 23F47C13 		bic	r3, r3, #4128768
 439 009e 5360     		str	r3, [r2, #4]
1054:Src/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1055:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 440              		.loc 1 1055 15
 441 00a0 154B     		ldr	r3, .L25
 442 00a2 5B68     		ldr	r3, [r3, #4]
 443 00a4 144A     		ldr	r2, .L25
 444 00a6 43F4E813 		orr	r3, r3, #1900544
 445 00aa 5360     		str	r3, [r2, #4]
1056:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1057:Src/system_stm32f10x.c **** 
1058:Src/system_stm32f10x.c ****     /* Enable PLL */
1059:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 446              		.loc 1 1059 13
 447 00ac 124B     		ldr	r3, .L25
 448 00ae 1B68     		ldr	r3, [r3]
 449 00b0 114A     		ldr	r2, .L25
 450 00b2 43F08073 		orr	r3, r3, #16777216
 451 00b6 1360     		str	r3, [r2]
1060:Src/system_stm32f10x.c **** 
1061:Src/system_stm32f10x.c ****     /* Wait till PLL is ready */
1062:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 452              		.loc 1 1062 10
 453 00b8 00BF     		nop
 454              	.L22:
 455              		.loc 1 1062 15 discriminator 1
 456 00ba 0F4B     		ldr	r3, .L25
 457 00bc 1B68     		ldr	r3, [r3]
 458              		.loc 1 1062 20 discriminator 1
 459 00be 03F00073 		and	r3, r3, #33554432
 460              		.loc 1 1062 10 discriminator 1
 461 00c2 002B     		cmp	r3, #0
 462 00c4 F9D0     		beq	.L22
1063:Src/system_stm32f10x.c ****     {
1064:Src/system_stm32f10x.c ****     }
1065:Src/system_stm32f10x.c ****     
1066:Src/system_stm32f10x.c ****     /* Select PLL as system clock source */
1067:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 463              		.loc 1 1067 15
 464 00c6 0C4B     		ldr	r3, .L25
 465 00c8 5B68     		ldr	r3, [r3, #4]
 466 00ca 0B4A     		ldr	r2, .L25
 467 00cc 23F00303 		bic	r3, r3, #3
 468 00d0 5360     		str	r3, [r2, #4]
1068:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 469              		.loc 1 1068 15
 470 00d2 094B     		ldr	r3, .L25
 471 00d4 5B68     		ldr	r3, [r3, #4]
 472 00d6 084A     		ldr	r2, .L25
ARM GAS  /tmp/ccpLibrv.s 			page 28


 473 00d8 43F00203 		orr	r3, r3, #2
 474 00dc 5360     		str	r3, [r2, #4]
1069:Src/system_stm32f10x.c **** 
1070:Src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1071:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 475              		.loc 1 1071 11
 476 00de 00BF     		nop
 477              	.L23:
 478              		.loc 1 1071 16 discriminator 1
 479 00e0 054B     		ldr	r3, .L25
 480 00e2 5B68     		ldr	r3, [r3, #4]
 481              		.loc 1 1071 23 discriminator 1
 482 00e4 03F00C03 		and	r3, r3, #12
 483              		.loc 1 1071 11 discriminator 1
 484 00e8 082B     		cmp	r3, #8
 485 00ea F9D1     		bne	.L23
 486              	.L24:
1072:Src/system_stm32f10x.c ****     {
1073:Src/system_stm32f10x.c ****     }
1074:Src/system_stm32f10x.c ****   }
1075:Src/system_stm32f10x.c ****   else
1076:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
1077:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
1078:Src/system_stm32f10x.c ****   }
1079:Src/system_stm32f10x.c **** }
 487              		.loc 1 1079 1
 488 00ec 00BF     		nop
 489 00ee 0C37     		adds	r7, r7, #12
 490              	.LCFI13:
 491              		.cfi_def_cfa_offset 4
 492 00f0 BD46     		mov	sp, r7
 493              	.LCFI14:
 494              		.cfi_def_cfa_register 13
 495              		@ sp needed
 496 00f2 80BC     		pop	{r7}
 497              	.LCFI15:
 498              		.cfi_restore 7
 499              		.cfi_def_cfa_offset 0
 500 00f4 7047     		bx	lr
 501              	.L26:
 502 00f6 00BF     		.align	2
 503              	.L25:
 504 00f8 00100240 		.word	1073876992
 505 00fc 00200240 		.word	1073881088
 506              		.cfi_endproc
 507              	.LFE66:
 509              		.text
 510              	.Letext0:
 511              		.file 2 "/home/pico/tools/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_defaul
 512              		.file 3 "/home/pico/tools/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 513              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 514              		.file 5 "Inc/stm32f10x.h"
 515              		.file 6 "Inc/system_stm32f10x.h"
ARM GAS  /tmp/ccpLibrv.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
     /tmp/ccpLibrv.s:20     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccpLibrv.s:17     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccpLibrv.s:27     .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccpLibrv.s:24     .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccpLibrv.s:31     .text.SystemInit:0000000000000000 $t
     /tmp/ccpLibrv.s:39     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccpLibrv.s:297    .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccpLibrv.s:104    .text.SystemInit:000000000000005c $d
     /tmp/ccpLibrv.s:111    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccpLibrv.s:118    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccpLibrv.s:282    .text.SystemCoreClockUpdate:00000000000000d0 $d
     /tmp/ccpLibrv.s:291    .text.SetSysClock:0000000000000000 $t
     /tmp/ccpLibrv.s:326    .text.SetSysClockTo72:0000000000000000 SetSysClockTo72
     /tmp/ccpLibrv.s:320    .text.SetSysClockTo72:0000000000000000 $t
     /tmp/ccpLibrv.s:504    .text.SetSysClockTo72:00000000000000f8 $d

NO UNDEFINED SYMBOLS
