
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2980 
WARNING: [Synth 8-6901] identifier 'valid_Psum' is used before its declaration [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv:108]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:190]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:196]
WARNING: [Synth 8-6901] identifier 'core2_if_en' is used before its declaration [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/super_sys.sv:18]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 536.910 ; gain = 233.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/RISC_V.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Controller.sv:3]
	Parameter R_type bound to: 5'b01100 
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter S_type bound to: 5'b01000 
	Parameter B_type bound to: 5'b11000 
	Parameter JAL_TYPE bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
	Parameter csr_type bound to: 5'b11100 
	Parameter GEMM_type bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Controller.sv:92]
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Controller.sv:160]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg' (1#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized0' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized0' (1#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Instrmem' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'ICACHE.mem'; please make sure the file is added to project and has read permission, ignoring [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:7]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
WARNING: [Synth 8-3848] Net instrmem in module/entity Instrmem does not have driver. [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:5]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Instrmem' (3#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized1' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized1' (3#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Fetch.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Decode.sv:6]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg__parameterized2' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter reset bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg__parameterized2' (4#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (5#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux16x1' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux16x1' (6#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/mux16x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Branch_block' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_block' (8#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Branch_block.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Decode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
	Parameter I_type bound to: 5'b00100 
	Parameter Load_type bound to: 5'b00000 
	Parameter B_type bound to: 5'b11000 
	Parameter S_type bound to: 5'b01000 
	Parameter J_type bound to: 5'b11011 
	Parameter Jalr_type bound to: 5'b11001 
	Parameter lui_type bound to: 5'b01101 
	Parameter auipc_type bound to: 5'b00101 
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/wb_stage.sv:46]
INFO: [Synth 8-6157] synthesizing module 'LS_controller' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:1]
	Parameter b bound to: 3'b000 
	Parameter h bound to: 3'b001 
	Parameter w bound to: 3'b010 
	Parameter bu bound to: 3'b100 
	Parameter hu bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:21]
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:46]
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:89]
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:98]
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:108]
INFO: [Synth 8-226] default block is never used [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'LS_controller' (10#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CSR_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
	Parameter mepc_addr bound to: 12'b001101000001 
	Parameter mcause_addr bound to: 12'b001101000010 
	Parameter mip_addr bound to: 12'b001101000100 
	Parameter mtvec_addr bound to: 12'b001100000101 
	Parameter mie_addr bound to: 12'b001100000100 
	Parameter mstatus_addr bound to: 12'b001100000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/CSR_reg.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'CSR_reg' (11#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/CSR_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (12#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/wb_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection' (13#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Hazard_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Rocc_Controller' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Rocc_controller.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rocc_Controller' (14#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Rocc_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/datapath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/timer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (17#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/RISC_V.sv:1]
WARNING: [Synth 8-7023] instance 'RISC_V_instance' of module 'RISC_V' has 15 connections declared, but only 10 given [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:19]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 7 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory.sv:90]
WARNING: [Synth 8-5856] 3D RAM mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'memory' (18#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup _reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (19#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (19#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (19#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup _reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (20#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (21#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (22#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (22#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (22#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element W_current_reg was removed.  [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/mac.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'mac' (23#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (24#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (25#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (26#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (27#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (28#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (29#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:2]
WARNING: [Synth 8-87] always_comb on 'mode_reg' did not result in combinational logic [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:21]
WARNING: [Synth 8-87] always_comb on 'if_mux_sel_reg' did not result in combinational logic [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:22]
WARNING: [Synth 8-87] always_comb on 'w_mux_sel_reg' did not result in combinational logic [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (30#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:93]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (31#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:55]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (32#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (32#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:177]
WARNING: [Synth 8-87] always_comb on 'system_bus_rd_data_reg' did not result in combinational logic [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (33#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (34#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/gemm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (35#1) [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design systolic_setup has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[12]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[11]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[12]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[19]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[18]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[17]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[16]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[15]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[11]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[10]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[9]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[8]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[7]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[6]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[5]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[4]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[3]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[2]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[1]
WARNING: [Synth 8-3331] design wb_stage has unconnected port instruction[0]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design Instrmem has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rst
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design Controller has unconnected port instruction[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1076.578 ; gain = 773.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:01:02 . Memory (MB): peak = 1076.578 ; gain = 773.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "is_GemmInstr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/ALU.sv:49]
INFO: [Synth 8-5544] ROM "mcause_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mip_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'Load_Ex_controller'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'store_controller'
WARNING: [Synth 8-327] inferring latch for variable 'mode_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:21]
WARNING: [Synth 8-327] inferring latch for variable 'if_mux_sel_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:22]
WARNING: [Synth 8-327] inferring latch for variable 'w_mux_sel_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:96]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                PREFETCH |                              001 |                              001
                 COMPUTE |                              010 |                              010
              CHECK_NEXT |                              011 |                              100
                   STORE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Load_Ex_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv:96]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  STORE0 |                              001 |                              001
                  STORE1 |                              010 |                              010
                  STORE2 |                              011 |                              011
                  STORE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'store_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'system_bus_rd_data_reg' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:190]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:03:12 . Memory (MB): peak = 1076.578 ; gain = 773.523
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'RISC_V_instance/Controller/Pipeline_csr_reg_r' (Pipeline_reg) to 'RISC_V_instance/Controller/Pipeline_csr_reg_wr'

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |datapath__GB0      |           1|     33030|
|2     |datapath__GB1      |           1|     14530|
|3     |RISC_V__GC0        |           1|       137|
|4     |memory__GB0        |           1|     40147|
|5     |memory__GB1        |           1|     12515|
|6     |memory__GB2        |           1|     13675|
|7     |memory__GB3        |           1|     19524|
|8     |memory__GB4        |           1|     26094|
|9     |acum_buffer        |           4|      8711|
|10    |gemm_datapath__GC0 |           1|      8527|
|11    |gemm__GC0          |           1|      4395|
|12    |top__GC0           |           1|       134|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 25    
	   3 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 29    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 128   
	               32 Bit    Registers := 62    
	               24 Bit    Registers := 24    
	                8 Bit    Registers := 1040  
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 837   
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 149   
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 26    
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 21    
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4369  
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 7     
	  14 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Pipeline_reg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Pipeline_reg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Rocc_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LS_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module CSR_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module wb_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Hazard_detection 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Pipeline_reg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Pipeline_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Pipeline_reg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Pipeline_reg__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Pipeline_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 96    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Branch_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
Module Decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
Module Pipeline_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pipeline_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pipeline_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Pipeline_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pipeline_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pipeline_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pipeline_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pipeline_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 7     
	  14 Input      1 Bit        Muxes := 2     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RISC_V 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 30    
	   2 Input      4 Bit       Adders := 28    
+---Registers : 
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4110  
Module buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 16    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 16    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module acum_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module pipeline_gen__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pipeline_gen__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module pipeline_gen__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module pipeline_gen__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module pipeline_gen__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module pipeline_gen__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module pipeline_gen__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
Module pipeline_gen__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module pipeline_gen__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
Module pipeline_gen__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module pipeline_gen__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module pipeline_gen__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module pipeline_gen__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
Module pipeline_gen__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
Module pipeline_gen__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
Module pipeline_gen__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_gen__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pipeline_gen__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pipeline_gen__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module pipeline_gen__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module pipeline_gen__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module pipeline_gen__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module pipeline_gen__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module pipeline_gen__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module pipeline_gen__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module pipeline_gen__parameterized27__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module pipeline_gen__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module pipeline_gen__parameterized29__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module pipeline_gen__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module pipeline_gen__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module pipeline_gen__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pipeline_gen__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module pipeline_gen__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module pipeline_gen__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module pipeline_gen__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module pipeline_gen__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module pipeline_gen__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
Module pipeline_gen__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module pipeline_gen__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
Module pipeline_gen__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module pipeline_gen__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module pipeline_gen__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module pipeline_gen__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
Module pipeline_gen__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
Module pipeline_gen__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
Module pipeline_gen__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_gen__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pipeline_gen__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pipeline_gen__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module pipeline_gen__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module pipeline_gen__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module pipeline_gen__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module pipeline_gen__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module pipeline_gen__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module pipeline_gen__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module pipeline_gen__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module pipeline_gen__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module pipeline_gen__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module pipeline_gen__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module pipeline_gen__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module muxes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module muxes__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module muxes__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
Module muxes__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__254 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module super_sys 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
Module pipeline_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline_gen 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module gemm_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 67    
Module gemm_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module Load_Ex_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 13    
Module store_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
Module buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memory_mapped 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
Module gemm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' into 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' into 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' into 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' into 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' into 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[12].internal_reg[12][0:0]' into 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[12].internal_reg[12][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv:19]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[4].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[0].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[4].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[0].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[5].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[1].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[5].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[1].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[6].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[2].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[6].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[2].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[7].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[0].genblk1[3].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[7].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[0].genblk1[3].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_9/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[1]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[2]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[3]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[4]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[5]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[6]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[7]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[8]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[9]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[10]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[11]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[12]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[13]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[14]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[15]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[16]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[17]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[18]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[19]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[20]' (LD) to 'gemm_instancei_10/memory_mapped_instance/system_bus_rd_data_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_mapped_instance/system_bus_rd_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\timer_instance/count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gemm_conf_read_ppl_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Fetch/Pipieline_reg_instance2/out_reg[31] )
DSP Report: Generating DSP ALU_instance/mul_output, operation Mode is: A*B.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: Generating DSP ALU_instance/mul_output, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: Generating DSP ALU_instance/mul_output, operation Mode is: A*B.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: Generating DSP ALU_instance/mul_output, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
DSP Report: operator ALU_instance/mul_output is absorbed into DSP ALU_instance/mul_output.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_stage_instance/CSR_reg_instance/mip_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_stage_instance/CSR_reg_instance/mcause_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Decode_instance/Regfile_instance /\register_memory_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:58 ; elapsed = 00:08:15 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |datapath__GB0      |           1|       239|
|2     |datapath__GB1      |           1|      7757|
|3     |RISC_V__GC0        |           1|        95|
|4     |memory__GB0        |           1|     29713|
|5     |memory__GB1        |           1|      9487|
|6     |memory__GB2        |           1|      9890|
|7     |memory__GB3        |           1|     14422|
|8     |memory__GB4        |           1|     21910|
|9     |acum_buffer        |           4|      8381|
|10    |gemm_datapath__GC0 |           1|     99242|
|11    |gemm__GC0          |           1|      2095|
|12    |top__GC0           |           1|        72|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:03 ; elapsed = 00:08:26 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:03 ; elapsed = 00:08:26 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1146.371 ; gain = 843.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:10 ; elapsed = 00:08:45 . Memory (MB): peak = 1146.371 ; gain = 843.316
Synthesis Optimization Complete : Time (s): cpu = 00:04:10 ; elapsed = 00:08:45 . Memory (MB): peak = 1146.371 ; gain = 843.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1146.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1146.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
421 Infos, 224 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:09:11 . Memory (MB): peak = 1146.371 ; gain = 843.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1146.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/WHOLE/WHOLE.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 09:12:23 2024...
