$date
	Mon Jan 09 21:10:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q4_tb $end
$var wire 4 ! s_d [3:0] $end
$var wire 1 " c_bo $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % c_bi $end
$var reg 1 & k $end
$scope module A1 $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 % c_bin $end
$var wire 1 & k $end
$var reg 1 " c_bout $end
$var reg 4 ) s_d [3:0] $end
$var reg 2 * temp [1:0] $end
$var reg 1 + u $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 ,
0+
bx *
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
0"
b0 !
$end
#10
1"
b1111 !
b1111 )
b100 ,
1+
1%
b1111 $
b1111 (
b1111 #
b1111 '
#20
0"
b100 ,
0+
0%
b0 #
b0 '
#30
b100 ,
b0 $
b0 (
b1111 #
b1111 '
#40
1"
b101 !
b101 )
b100 ,
1+
1%
b1010 $
b1010 (
b1010 #
b1010 '
#50
b0 !
b0 )
b100 ,
b101 $
b101 (
#60
0"
b0 *
b100 ,
0+
0%
b0 $
b0 (
b0 #
b0 '
1&
#70
1"
b1111 !
b1111 )
b11 *
b100 ,
1+
1%
b1111 $
b1111 (
b1111 #
b1111 '
#80
b1 !
b1 )
b10 *
b100 ,
1+
0%
b0 #
b0 '
#90
0"
b1111 !
b1111 )
b1 *
b100 ,
0+
b0 $
b0 (
b1111 #
b1111 '
#100
1"
b11 *
b100 ,
1+
1%
b1010 $
b1010 (
b1010 #
b1010 '
#110
0"
0+
b100 !
b100 )
b0 *
b100 ,
b101 $
b101 (
#120
