===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.7739 seconds

  ----Wall Time----  ----Name----
    5.1266 ( 12.6%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    4.3296 ( 10.6%)    Parse modules
    0.7661 (  1.9%)    Verify circuit
   30.5747 ( 75.0%)  'firrtl.circuit' Pipeline
    0.7643 (  1.9%)    LowerFIRRTLAnnotations
    2.7476 (  6.7%)    'firrtl.module' Pipeline
    0.8683 (  2.1%)      DropName
    1.8793 (  4.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0688 (  0.2%)    'firrtl.module' Pipeline
    0.0688 (  0.2%)      LowerCHIRRTLPass
    0.1356 (  0.3%)    InferWidths
    0.7829 (  1.9%)    MemToRegOfVec
    1.0132 (  2.5%)    InferResets
    0.0625 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0937 (  0.2%)    WireDFT
    0.6675 (  1.6%)    'firrtl.module' Pipeline
    0.6675 (  1.6%)      FlattenMemory
    0.8865 (  2.2%)    LowerFIRRTLTypes
    0.9901 (  2.4%)    'firrtl.module' Pipeline
    0.9547 (  2.3%)      ExpandWhens
    0.0353 (  0.1%)      SFCCompat
    0.8825 (  2.2%)    Inliner
    1.0222 (  2.5%)    'firrtl.module' Pipeline
    1.0222 (  2.5%)      RandomizeRegisterInit
    0.4764 (  1.2%)    CheckCombCycles
    0.0585 (  0.1%)      (A) circt::firrtl::InstanceGraph
    8.6836 ( 21.3%)    'firrtl.module' Pipeline
    8.1781 ( 20.1%)      Canonicalizer
    0.5055 (  1.2%)      InferReadWrite
    0.1939 (  0.5%)    PrefixModules
    0.0795 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.5209 (  3.7%)    IMConstProp
    0.0850 (  0.2%)    AddSeqMemPorts
    0.0850 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5528 (  1.4%)    CreateSiFiveMetadata
    0.0425 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0495 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.7056 (  1.7%)    SymbolDCE
    0.0790 (  0.2%)    BlackBoxReader
    0.0789 (  0.2%)      (A) circt::firrtl::InstanceGraph
    6.1370 ( 15.1%)    'firrtl.module' Pipeline
    0.4234 (  1.0%)      DropName
    5.7136 ( 14.0%)      Canonicalizer
    0.7750 (  1.9%)    IMDeadCodeElim
    0.0795 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0421 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2527 (  0.6%)    LowerXMR
    0.0334 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7159 (  1.8%)  LowerFIRRTLToHW
    0.0337 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    1.1777 (  2.9%)  'hw.module' Pipeline
    0.1796 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3190 (  0.8%)    Canonicalizer
    0.1584 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.5207 (  1.3%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    1.0395 (  2.5%)  'hw.module' Pipeline
    0.3115 (  0.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3654 (  0.9%)    Canonicalizer
    0.1475 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2150 (  0.5%)    HWCleanup
    0.2785 (  0.7%)  'hw.module' Pipeline
    0.0340 (  0.1%)    HWLegalizeModules
    0.2445 (  0.6%)    PrettifyVerilog
    0.2149 (  0.5%)  StripDebugInfoWithPred
    1.5477 (  3.8%)  ExportVerilog
    0.5259 (  1.3%)  'builtin.module' Pipeline
    0.4838 (  1.2%)    'hw.module' Pipeline
    0.4838 (  1.2%)      PrepareForEmission
   -0.5220 ( -1.3%)  Rest
   40.7739 (100.0%)  Total

{
  totalTime: 40.812,
  maxMemory: 585822208
}
