// Seed: 3457507726
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    input tri id_3,
    input uwire id_4
);
  id_6(
      id_6[1]
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    output supply0 id_10,
    output wire id_11,
    output tri0 id_12
    , id_18,
    output tri1 id_13,
    input tri0 id_14,
    output wor id_15,
    input supply0 id_16
);
  assign id_0 = id_18 - id_6;
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
