<dec f='llvm/llvm/include/llvm/MCA/Instruction.h' l='126' type='bool'/>
<use f='llvm/llvm/include/llvm/MCA/Instruction.h' l='154' u='w' c='_ZN4llvm3mca10WriteStateC1ERKNS0_15WriteDescriptorEtbb'/>
<use f='llvm/llvm/include/llvm/MCA/Instruction.h' l='190' u='r' c='_ZNK4llvm3mca10WriteState12isEliminatedEv'/>
<use f='llvm/llvm/include/llvm/MCA/Instruction.h' l='209' u='w' c='_ZN4llvm3mca10WriteState13setEliminatedEv'/>
<offset>176</offset>
<doc f='llvm/llvm/include/llvm/MCA/Instruction.h' l='122'>// True if this write has been eliminated at register renaming stage.
  // Example: a register move doesn&apos;t consume scheduler/pipleline resources if
  // it is eliminated at register renaming stage. It still consumes
  // decode bandwidth, and ROB entries.</doc>
