[03/07 12:09:39     0s] 
[03/07 12:09:39     0s] Cadence Innovus(TM) Implementation System.
[03/07 12:09:39     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/07 12:09:39     0s] 
[03/07 12:09:39     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/07 12:09:39     0s] Options:	-common_ui 
[03/07 12:09:39     0s] Date:		Tue Mar  7 12:09:39 2023
[03/07 12:09:39     0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/07 12:09:39     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/07 12:09:39     0s] 
[03/07 12:09:39     0s] License:
[03/07 12:09:39     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/07 12:09:39     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/07 12:09:56    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/07 12:09:56    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/07 12:09:56    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/07 12:09:56    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/07 12:09:56    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/07 12:09:56    11s] @(#)CDS: CPE v15.20-p002
[03/07 12:09:56    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/07 12:09:56    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/07 12:09:56    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/07 12:09:56    11s] @(#)CDS: RCDB 11.6
[03/07 12:09:56    11s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/07 12:09:56    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12759_pgmicro04_enrico.pizzol_BaSa1h.

[03/07 12:09:56    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12759_pgmicro04_enrico.pizzol_BaSa1h.
[03/07 12:09:56    11s] 
[03/07 12:09:58    12s] 
[03/07 12:09:58    12s] **INFO:  MMMC transition support version v31-84 
[03/07 12:09:58    12s] 
[03/07 12:09:59    13s] Loading fill procedures ...
[03/07 12:10:10    15s] [DEV]innovus 1> source physical/1_init.tcl 
Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[03/07 12:13:51    52s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/07 12:13:51    52s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[03/07 12:13:51    52s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[03/07 12:13:52    53s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[03/07 12:13:52    53s] 
[03/07 12:13:52    53s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/07 12:13:52    53s] 
[03/07 12:13:52    53s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/07 12:13:52    53s] Set DBUPerIGU to M2 pitch 630.
[03/07 12:13:52    54s] 
[03/07 12:13:52    54s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-200' for more detail.
[03/07 12:13:53    54s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/07 12:13:53    54s] To increase the message display limit, refer to the product command reference manual.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 12:13:53    54s] Type 'man IMPLF-201' for more detail.
[03/07 12:13:53    54s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/07 12:13:53    54s] To increase the message display limit, refer to the product command reference manual.
[03/07 12:13:53    54s] 
[03/07 12:13:53    54s] viaInitial starts at Tue Mar  7 12:13:53 2023
[03/07 12:13:53    54s] viaInitial ends at Tue Mar  7 12:13:53 2023
[03/07 12:13:53    54s] *** Begin netlist parsing (mem=546.6M) ***
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/07 12:13:53    54s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/07 12:13:53    54s] To increase the message display limit, refer to the product command reference manual.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    54s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/07 12:13:53    55s] Created 1225 new cells from 2 timing libraries.
[03/07 12:13:53    55s] Reading netlist ...
[03/07 12:13:53    55s] Backslashed names will retain backslash and a trailing blank character.
[03/07 12:13:53    55s] Reading verilog netlist 'innovus/riscv_steel_core.v.v'
[03/07 12:13:53    55s] 
[03/07 12:13:53    55s] *** Memory Usage v#1 (Current mem = 547.578M, initial mem = 170.871M) ***
[03/07 12:13:53    55s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=547.6M) ***
[03/07 12:13:53    55s] Top level cell is riscv_steel_core.
[03/07 12:13:54    55s] ** Removed 1 unused lib cells.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/07 12:13:54    55s] Type 'man IMPTS-282' for more detail.
[03/07 12:13:54    55s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/07 12:13:54    55s] To increase the message display limit, refer to the product command reference manual.
[03/07 12:13:54    55s] Hooked 1224 DB cells to tlib cells.
[03/07 12:13:54    55s] Starting recursive module instantiation check.
[03/07 12:13:54    55s] No recursion found.
[03/07 12:13:54    55s] Building hierarchical netlist for Cell riscv_steel_core ...
[03/07 12:13:54    55s] *** Netlist is unique.
[03/07 12:13:54    55s] ** info: there are 1283 modules.
[03/07 12:13:54    55s] ** info: there are 6817 stdCell insts.
[03/07 12:13:54    55s] 
[03/07 12:13:54    55s] *** Memory Usage v#1 (Current mem = 601.340M, initial mem = 170.871M) ***
[03/07 12:13:54    55s] Set Default Net Delay as 1000 ps.
[03/07 12:13:54    55s] Set Default Net Load as 0.5 pF. 
[03/07 12:13:54    55s] Set Default Input Pin Transition as 0.1 ps.
[03/07 12:13:54    55s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/07 12:13:54    55s] Type 'man IMPFP-3961' for more detail.
[03/07 12:13:54    56s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/07 12:13:54    56s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/07 12:13:54    56s] Cap table was created using Encounter 07.10-s219_1.
[03/07 12:13:54    56s] Process name: xc018m6_typ.
[03/07 12:13:54    56s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/07 12:13:54    56s] Type 'man IMPEXT-2773' for more detail.
[03/07 12:13:54    56s] Importing multi-corner RC tables ... 
[03/07 12:13:54    56s] Summary of Active RC-Corners : 
[03/07 12:13:54    56s]  
[03/07 12:13:54    56s]  Analysis View: default_emulate_view
[03/07 12:13:54    56s]     RC-Corner Name        : default_emulate_rc_corner
[03/07 12:13:54    56s]     RC-Corner Index       : 0
[03/07 12:13:54    56s]     RC-Corner Temperature : 25 Celsius
[03/07 12:13:54    56s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/07 12:13:54    56s]     RC-Corner PreRoute Res Factor         : 1
[03/07 12:13:54    56s]     RC-Corner PreRoute Cap Factor         : 1
[03/07 12:13:54    56s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/07 12:13:54    56s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/07 12:13:54    56s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/07 12:13:54    56s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/07 12:13:54    56s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/07 12:13:54    56s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/07 12:13:54    56s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/07 12:13:54    56s] *Info: initialize multi-corner CTS.
[03/07 12:13:55    56s] Reading timing constraints file 'innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc' ...
[03/07 12:13:55    56s] Current (total cpu=0:00:55.6, real=0:04:16, peak res=344.6M, current mem=711.7M)
[03/07 12:13:55    56s] riscv_steel_core
[03/07 12:13:55    56s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7404).
[03/07 12:13:55    56s] 
[03/07 12:13:55    56s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7405).
[03/07 12:13:55    56s] 
[03/07 12:13:55    56s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7406).
[03/07 12:13:55    56s] 
[03/07 12:13:55    56s] INFO (CTE): Reading of timing constraints file innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/07 12:13:55    56s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=362.0M, current mem=729.9M)
[03/07 12:13:55    56s] Current (total cpu=0:00:55.8, real=0:04:16, peak res=362.0M, current mem=729.9M)
[03/07 12:13:55    56s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/07 12:13:55    56s] Summary for sequential cells idenfication: 
[03/07 12:13:55    56s] Identified SBFF number: 128
[03/07 12:13:55    56s] Identified MBFF number: 0
[03/07 12:13:55    56s] Not identified SBFF number: 0
[03/07 12:13:55    56s] Not identified MBFF number: 0
[03/07 12:13:55    56s] Number of sequential cells which are not FFs: 106
[03/07 12:13:55    56s] 
[03/07 12:13:55    56s] Total number of combinational cells: 511
[03/07 12:13:55    56s] Total number of sequential cells: 234
[03/07 12:13:55    56s] Total number of tristate cells: 64
[03/07 12:13:55    56s] Total number of level shifter cells: 0
[03/07 12:13:55    56s] Total number of power gating cells: 0
[03/07 12:13:55    56s] Total number of isolation cells: 0
[03/07 12:13:55    56s] Total number of power switch cells: 0
[03/07 12:13:55    56s] Total number of pulse generator cells: 0
[03/07 12:13:55    56s] Total number of always on buffers: 0
[03/07 12:13:55    56s] Total number of retention cells: 0
[03/07 12:13:55    56s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/07 12:13:55    56s] Total number of usable buffers: 10
[03/07 12:13:55    56s] List of unusable buffers:
[03/07 12:13:55    56s] Total number of unusable buffers: 0
[03/07 12:13:55    56s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/07 12:13:55    56s] Total number of usable inverters: 13
[03/07 12:13:55    56s] List of unusable inverters:
[03/07 12:13:55    56s] Total number of unusable inverters: 0
[03/07 12:13:55    56s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/07 12:13:55    56s] Total number of identified usable delay cells: 14
[03/07 12:13:55    56s] List of identified unusable delay cells:
[03/07 12:13:55    56s] Total number of identified unusable delay cells: 0
[03/07 12:13:55    56s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :13.23
[03/07 12:13:55    56s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :13.42
[03/07 12:13:55    56s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :13.23
[03/07 12:13:55    56s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :13.42
[03/07 12:13:55    56s] Adjusting core size to PlacementGrid : width :544.95 height : 541.68
[03/07 12:13:55    56s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/07 12:13:55    56s] [DEV]innovus 2> eval_legacy { addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer METTP -type core_rings -jog_distance 0.315 -threshold 0.315 -nets {gnd vdd} -follow core -stacked_via_bottom_layer MET1 -layer {bottom MET3 top MET3 right MET4 left MET4} -width 0.44 -spacing 0.46 -offset 0.315 }
[03/07 12:14:41    62s] 
[03/07 12:14:41    62s] The power planner created 8 wires.
[03/07 12:14:41    62s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 902.1M) ***
[03/07 12:14:41    62s] source /tools/cadence/rhel5/INNOVUS_15.20/share/tcltools/icd8.6.4/lib/tcl8.6/history.tcl
[03/07 12:15:18    65s] route_special -connect { blockpin padpin padring corepin floatingstripe } -layer_change_range { MET1 METTP } -block_pin_target { nearesttarget } -pad_pin_port_connect { allport onegeom } -pad_pin_target { nearesttarget } -core_pin_target { firstafterrowend } -floating_stripe_target { blockring padring ring stripe ringpin blockpin followpin } -allow_jogging 1 -crossover_via_layer_range { MET1 METTP } -nets { vdd gnd } -allow_layer_change 1 -block_pin use_lef -target_via_layer_range { MET1 METTP }
[03/07 12:15:18    65s] *** Begin SPECIAL ROUTE on Tue Mar  7 12:15:18 2023 ***
[03/07 12:15:18    65s] SPECIAL ROUTE ran on directory: /home/inf01185/enrico.pizzol/cci-steel-repo/synthesis
[03/07 12:15:18    65s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.70Ghz)
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] Begin option processing ...
[03/07 12:15:18    65s] srouteConnectPowerBump set to false
[03/07 12:15:18    65s] routeSelectNet set to "vdd gnd"
[03/07 12:15:18    65s] routeSpecial set to true
[03/07 12:15:18    65s] srouteBlockPin set to "useLef"
[03/07 12:15:18    65s] srouteBottomLayerLimit set to 1
[03/07 12:15:18    65s] srouteBottomTargetLayerLimit set to 1
[03/07 12:15:18    65s] srouteConnectConverterPin set to false
[03/07 12:15:18    65s] srouteCrossoverViaBottomLayer set to 1
[03/07 12:15:18    65s] srouteCrossoverViaTopLayer set to 6
[03/07 12:15:18    65s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/07 12:15:18    65s] srouteFollowCorePinEnd set to 3
[03/07 12:15:18    65s] srouteJogControl set to "preferWithChanges differentLayer"
[03/07 12:15:18    65s] sroutePadPinAllPorts set to true
[03/07 12:15:18    65s] sroutePreserveExistingRoutes set to true
[03/07 12:15:18    65s] srouteRoutePowerBarPortOnBothDir set to true
[03/07 12:15:18    65s] srouteStopBlockPin set to "nearestTarget"
[03/07 12:15:18    65s] srouteTopLayerLimit set to 6
[03/07 12:15:18    65s] srouteTopTargetLayerLimit set to 6
[03/07 12:15:18    65s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1537.00 megs.
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] Reading DB technology information...
[03/07 12:15:18    65s] Finished reading DB technology information.
[03/07 12:15:18    65s] Reading floorplan and netlist information...
[03/07 12:15:18    65s] Finished reading floorplan and netlist information.
[03/07 12:15:18    65s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/07 12:15:18    65s] Read in 825 macros, 142 used
[03/07 12:15:18    65s] Read in 134 components
[03/07 12:15:18    65s]   134 core components: 134 unplaced, 0 placed, 0 fixed
[03/07 12:15:18    65s] Read in 266 logical pins
[03/07 12:15:18    65s] Read in 266 nets
[03/07 12:15:18    65s] Read in 7 special nets, 2 routed
[03/07 12:15:18    65s] 2 nets selected.
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] Begin power routing ...
[03/07 12:15:18    65s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[03/07 12:15:18    65s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/07 12:15:18    65s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/07 12:15:18    65s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/07 12:15:18    65s] Type 'man IMPSR-1256' for more detail.
[03/07 12:15:18    65s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/07 12:15:18    65s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[03/07 12:15:18    65s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/07 12:15:18    65s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/07 12:15:18    65s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/07 12:15:18    65s] Type 'man IMPSR-1256' for more detail.
[03/07 12:15:18    65s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/07 12:15:18    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/07 12:15:18    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/07 12:15:18    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/07 12:15:18    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/07 12:15:18    65s] CPU time for FollowPin 0 seconds
[03/07 12:15:18    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/07 12:15:18    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/07 12:15:18    65s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/07 12:15:18    65s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/07 12:15:18    65s] CPU time for FollowPin 0 seconds
[03/07 12:15:18    65s]   Number of IO ports routed: 0
[03/07 12:15:18    65s]   Number of Block ports routed: 0
[03/07 12:15:18    65s]   Number of Stripe ports routed: 0
[03/07 12:15:18    65s]   Number of Core ports routed: 224
[03/07 12:15:18    65s]   Number of Pad ports routed: 0
[03/07 12:15:18    65s]   Number of Power Bump ports routed: 0
[03/07 12:15:18    65s]   Number of Followpin connections: 112
[03/07 12:15:18    65s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1549.00 megs.
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s]  Begin updating DB with routing results ...
[03/07 12:15:18    65s]  Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
[03/07 12:15:18    65s] Pin and blockage extraction finished
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] sroute post-processing starts at Tue Mar  7 12:15:18 2023
[03/07 12:15:18    65s] The viaGen is rebuilding shadow vias for net gnd.
[03/07 12:15:18    65s] sroute post-processing ends at Tue Mar  7 12:15:18 2023
[03/07 12:15:18    65s] 
[03/07 12:15:18    65s] sroute post-processing starts at Tue Mar  7 12:15:18 2023
[03/07 12:15:18    65s] The viaGen is rebuilding shadow vias for net vdd.
[03/07 12:15:18    65s] sroute post-processing ends at Tue Mar  7 12:15:18 2023
[03/07 12:15:18    65s] sroute: Total CPU time used = 0:0:0
[03/07 12:15:18    65s] sroute: Total Real time used = 0:0:0
[03/07 12:15:18    65s] sroute: Total Memory used = 45.31 megs
[03/07 12:15:18    65s] sroute: Total Peak Memory used = 950.79 megs
[03/07 12:16:29    76s] eval_legacy { addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit MET4 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit MET2 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer METTP -padcore_ring_top_layer_limit MET4 -spacing 0.46 -merge_stripes_value 0.315 -direction horizontal -layer MET3 -block_ring_bottom_layer_limit MET2 -width 0.44 -stacked_via_bottom_layer MET1 }
[03/07 12:16:29    76s] 
[03/07 12:16:29    76s] Starting stripe generation ...
[03/07 12:16:29    76s] Non-Default setAddStripeOption Settings :
[03/07 12:16:29    76s]   NONE
[03/07 12:16:29    76s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/07 12:16:29    76s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/07 12:16:29    76s] Stripe generation is complete; vias are now being generated.
[03/07 12:16:29    76s] The power planner created 12 wires.
[03/07 12:16:29    76s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 952.3M) ***
[03/07 12:16:33    76s] undo
[03/07 12:16:47    78s] eval_legacy { addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit MET4 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit MET2 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer METTP -padcore_ring_top_layer_limit MET4 -spacing 0.46 -merge_stripes_value 0.315 -layer MET3 -block_ring_bottom_layer_limit MET2 -width 0.44 -stacked_via_bottom_layer MET1 }
[03/07 12:16:47    78s] 
[03/07 12:16:47    78s] Starting stripe generation ...
[03/07 12:16:47    78s] Non-Default setAddStripeOption Settings :
[03/07 12:16:47    78s]   NONE
[03/07 12:16:47    78s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/07 12:16:47    78s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/07 12:16:47    78s] Stripe generation is complete; vias are now being generated.
[03/07 12:16:47    78s] The power planner created 12 wires.
[03/07 12:16:47    78s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 952.3M) ***
source physical/3_pin_clock.tcl 
[03/07 12:16:59    79s] *scInfo: scPctBadScanCell = 100.00%
[03/07 12:16:59    79s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/07 12:16:59    79s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/07 12:16:59    79s] *** Starting place_design default flow ***
[03/07 12:16:59    79s] **INFO: Enable pre-place timing setting for timing analysis
[03/07 12:16:59    79s] Set Using Default Delay Limit as 101.
[03/07 12:16:59    79s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/07 12:16:59    79s] Set Default Net Delay as 0 ps.
[03/07 12:16:59    79s] Set Default Net Load as 0 pF. 
[03/07 12:16:59    79s] **INFO: Analyzing IO path groups for slack adjustment
[03/07 12:17:00    80s] Effort level <high> specified for reg2reg_tmp.12759 path_group
[03/07 12:17:00    80s] #################################################################################
[03/07 12:17:00    80s] # Design Stage: PreRoute
[03/07 12:17:00    80s] # Design Name: riscv_steel_core
[03/07 12:17:00    80s] # Design Mode: 90nm
[03/07 12:17:00    80s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:17:00    80s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:17:00    80s] # Signoff Settings: SI Off 
[03/07 12:17:00    80s] #################################################################################
[03/07 12:17:00    80s] Calculate delays in Single mode...
[03/07 12:17:00    80s] Topological Sorting (CPU = 0:00:00.0, MEM = 974.1M, InitMEM = 974.1M)
[03/07 12:17:00    80s] siFlow : Timing analysis mode is single, using late cdB files
[03/07 12:17:02    82s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/07 12:17:02    82s] End delay calculation. (MEM=1144.3 CPU=0:00:01.5 REAL=0:00:01.0)
[03/07 12:17:02    82s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1144.3M) ***
[03/07 12:17:03    82s] *** Start delete_buffer_trees ***
[03/07 12:17:03    82s] Info: Detect buffers to remove automatically.
[03/07 12:17:03    82s] Analyzing netlist ...
[03/07 12:17:03    82s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/07 12:17:03    83s] Updating netlist
[03/07 12:17:03    83s] 
[03/07 12:17:03    83s] *summary: 48 instances (buffers/inverters) removed
[03/07 12:17:03    83s] *** Finish delete_buffer_trees (0:00:00.4) ***
[03/07 12:17:03    83s] **INFO: Disable pre-place timing setting for timing analysis
[03/07 12:17:03    83s] Set Using Default Delay Limit as 1000.
[03/07 12:17:03    83s] Set Default Net Delay as 1000 ps.
[03/07 12:17:03    83s] Set Default Net Load as 0.5 pF. 
[03/07 12:17:03    83s] Deleted 0 physical inst  (cell - / prefix -).
[03/07 12:17:03    83s] *** Starting "NanoPlace(TM) placement v#2 (mem=1136.2M)" ...
[03/07 12:17:03    83s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/07 12:17:03    83s] Type 'man IMPTS-403' for more detail.
[03/07 12:17:08    87s] *** Build Buffered Sizing Timing Model
[03/07 12:17:08    87s] (cpu=0:00:04.5 mem=1136.4M) ***
[03/07 12:17:09    88s] *** Build Virtual Sizing Timing Model
[03/07 12:17:09    88s] (cpu=0:00:05.4 mem=1147.5M) ***
[03/07 12:17:09    88s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/07 12:17:09    88s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/07 12:17:09    88s] Define the scan chains before using this option.
[03/07 12:17:09    88s] Type 'man IMPSP-9042' for more detail.
[03/07 12:17:09    88s] #std cell=6783 (0 fixed + 6783 movable) #block=0 (0 floating + 0 preplaced)
[03/07 12:17:09    88s] #ioInst=0 #net=7263 #term=26685 #term/net=3.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=264
[03/07 12:17:09    88s] stdCell: 6783 single + 0 double + 0 multi
[03/07 12:17:09    88s] Total standard cell length = 36.1740 (mm), area = 0.1765 (mm^2)
[03/07 12:17:09    88s] Core basic site is core
[03/07 12:17:09    88s] Estimated cell power/ground rail width = 0.915 um
[03/07 12:17:09    88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:17:09    88s] Apply auto density screen in pre-place stage.
[03/07 12:17:09    88s] Auto density screen increases utilization from 0.598 to 0.603
[03/07 12:17:09    88s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1152.5M
[03/07 12:17:09    88s] Average module density = 0.603.
[03/07 12:17:09    88s] Density for the design = 0.603.
[03/07 12:17:09    88s]        = stdcell_area 57419 sites (176529 um^2) / alloc_area 95259 sites (292864 um^2).
[03/07 12:17:09    88s] Pin Density = 0.2779.
[03/07 12:17:09    88s]             = total # of pins 26685 / total area 96015.
[03/07 12:17:09    88s] === lastAutoLevel = 8 
[03/07 12:17:10    90s] Clock gating cells determined by native netlist tracing.
[03/07 12:17:10    90s] Effort level <high> specified for reg2reg path_group
[03/07 12:17:10    90s] Effort level <high> specified for reg2cgate path_group
[03/07 12:17:12    91s] Iteration  1: Total net bbox = 2.659e-09 (1.39e-09 1.27e-09)
[03/07 12:17:12    91s]               Est.  stn bbox = 2.892e-09 (1.51e-09 1.38e-09)
[03/07 12:17:12    91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.9M
[03/07 12:17:12    91s] Iteration  2: Total net bbox = 2.659e-09 (1.39e-09 1.27e-09)
[03/07 12:17:12    91s]               Est.  stn bbox = 2.892e-09 (1.51e-09 1.38e-09)
[03/07 12:17:12    91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.9M
[03/07 12:17:12    91s] Iteration  3: Total net bbox = 4.759e+02 (2.47e+02 2.29e+02)
[03/07 12:17:12    91s]               Est.  stn bbox = 6.864e+02 (3.48e+02 3.38e+02)
[03/07 12:17:12    91s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1179.9M
[03/07 12:17:12    91s] Total number of setup views is 1.
[03/07 12:17:12    91s] Total number of active setup views is 1.
[03/07 12:17:16    95s] Iteration  4: Total net bbox = 2.112e+05 (1.44e+05 6.76e+04)
[03/07 12:17:16    95s]               Est.  stn bbox = 2.624e+05 (1.76e+05 8.66e+04)
[03/07 12:17:16    95s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1181.9M
[03/07 12:17:21    99s] Iteration  5: Total net bbox = 2.479e+05 (1.42e+05 1.06e+05)
[03/07 12:17:21    99s]               Est.  stn bbox = 3.316e+05 (1.84e+05 1.47e+05)
[03/07 12:17:21    99s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1181.9M
[03/07 12:17:28   107s] Iteration  6: Total net bbox = 2.899e+05 (1.66e+05 1.24e+05)
[03/07 12:17:28   107s]               Est.  stn bbox = 3.892e+05 (2.12e+05 1.77e+05)
[03/07 12:17:28   107s]               cpu = 0:00:07.2 real = 0:00:07.0 mem = 1214.9M
[03/07 12:17:28   107s] 
[03/07 12:17:28   107s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:17:28   107s] enableMT= 3
[03/07 12:17:28   107s] useHNameCompare= 3 (lazy mode)
[03/07 12:17:28   107s] doMTMainInit= 1
[03/07 12:17:28   107s] doMTFlushLazyWireDelete= 1
[03/07 12:17:28   107s] useFastLRoute= 0
[03/07 12:17:28   107s] useFastCRoute= 1
[03/07 12:17:28   107s] doMTNetInitAdjWires= 1
[03/07 12:17:28   107s] wireMPoolNoThreadCheck= 1
[03/07 12:17:28   107s] allMPoolNoThreadCheck= 1
[03/07 12:17:28   107s] doNotUseMPoolInCRoute= 1
[03/07 12:17:28   107s] doMTSprFixZeroViaCodes= 1
[03/07 12:17:28   107s] doMTDtrRoute1CleanupA= 1
[03/07 12:17:28   107s] doMTDtrRoute1CleanupB= 1
[03/07 12:17:28   107s] doMTWireLenCalc= 0
[03/07 12:17:28   107s] doSkipQALenRecalc= 1
[03/07 12:17:28   107s] doMTMainCleanup= 1
[03/07 12:17:28   107s] doMTMoveCellTermsToMSLayer= 1
[03/07 12:17:28   107s] doMTConvertWiresToNewViaCode= 1
[03/07 12:17:28   107s] doMTRemoveAntenna= 1
[03/07 12:17:28   107s] doMTCheckConnectivity= 1
[03/07 12:17:28   107s] enableRuntimeLog= 0
[03/07 12:17:28   107s] Congestion driven padding in post-place stage.
[03/07 12:17:28   107s] Congestion driven padding increases utilization from 0.776 to 0.776
[03/07 12:17:28   107s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1215.9M
[03/07 12:17:29   107s] Iteration  7: Total net bbox = 3.339e+05 (1.85e+05 1.49e+05)
[03/07 12:17:29   107s]               Est.  stn bbox = 4.337e+05 (2.32e+05 2.02e+05)
[03/07 12:17:29   107s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1215.9M
[03/07 12:17:31   109s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 12:17:32   111s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 12:17:32   111s] Iteration  8: Total net bbox = 3.339e+05 (1.85e+05 1.49e+05)
[03/07 12:17:32   111s]               Est.  stn bbox = 4.337e+05 (2.32e+05 2.02e+05)
[03/07 12:17:32   111s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 1215.9M
[03/07 12:17:37   116s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:17:37   116s] Congestion driven padding in post-place stage.
[03/07 12:17:37   116s] Congestion driven padding increases utilization from 0.776 to 0.777
[03/07 12:17:37   116s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1215.9M
[03/07 12:17:37   116s] Iteration  9: Total net bbox = 3.420e+05 (1.89e+05 1.53e+05)
[03/07 12:17:37   116s]               Est.  stn bbox = 4.438e+05 (2.35e+05 2.08e+05)
[03/07 12:17:37   116s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1215.9M
[03/07 12:17:39   118s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 12:17:41   119s] nrCritNet: 0.00% ( 0 / 7263 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/07 12:17:41   119s] Iteration 10: Total net bbox = 3.420e+05 (1.89e+05 1.53e+05)
[03/07 12:17:41   119s]               Est.  stn bbox = 4.438e+05 (2.35e+05 2.08e+05)
[03/07 12:17:41   119s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 1215.9M
[03/07 12:17:50   129s] Iteration 11: Total net bbox = 3.532e+05 (1.93e+05 1.60e+05)
[03/07 12:17:50   129s]               Est.  stn bbox = 4.536e+05 (2.38e+05 2.15e+05)
[03/07 12:17:50   129s]               cpu = 0:00:09.6 real = 0:00:09.0 mem = 1215.9M
[03/07 12:17:50   129s] Iteration 12: Total net bbox = 3.532e+05 (1.93e+05 1.60e+05)
[03/07 12:17:50   129s]               Est.  stn bbox = 4.536e+05 (2.38e+05 2.15e+05)
[03/07 12:17:50   129s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1215.9M
[03/07 12:17:50   129s] *** cost = 3.532e+05 (1.93e+05 1.60e+05) (cpu for global=0:00:39.1) real=0:00:40.0***
[03/07 12:17:50   129s] Info: 40 clock gating cells identified, 40 (on average) moved
[03/07 12:17:51   129s] riscv_steel_core
[03/07 12:17:51   130s] Core Placement runtime cpu: 0:00:31.2 real: 0:00:32.0
[03/07 12:17:51   130s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/07 12:17:51   130s] Type 'man IMPSP-9025' for more detail.
[03/07 12:17:51   130s] #spOpts: mergeVia=F 
[03/07 12:17:51   130s] Core basic site is core
[03/07 12:17:51   130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:17:51   130s] *** Starting refinePlace (0:02:09 mem=1189.5M) ***
[03/07 12:17:51   130s] Total net length = 3.535e+05 (1.937e+05 1.598e+05) (ext = 3.856e+04)
[03/07 12:17:51   130s] # spcSbClkGt: 40
[03/07 12:17:51   130s] Starting refinePlace ...
[03/07 12:17:51   130s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:17:51   130s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[03/07 12:17:51   130s] Density distribution unevenness ratio = 7.127%
[03/07 12:17:51   130s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:17:51   130s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1189.5MB) @(0:02:09 - 0:02:10).
[03/07 12:17:51   130s] Move report: preRPlace moves 6783 insts, mean move: 1.43 um, max move: 7.96 um
[03/07 12:17:51   130s] 	Max move on inst (target_address_adder_stage3_reg[1]): (337.98, 308.83) --> (332.64, 306.22)
[03/07 12:17:51   130s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/07 12:17:51   130s] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:17:51   130s] Placement tweakage begins.
[03/07 12:17:51   130s] wire length = 4.358e+05
[03/07 12:17:53   131s] wire length = 4.214e+05
[03/07 12:17:53   131s] Placement tweakage ends.
[03/07 12:17:53   131s] Move report: tweak moves 1152 insts, mean move: 9.09 um, max move: 48.34 um
[03/07 12:17:53   131s] 	Max move on inst (integer_file_instance_RC_CG_HIER_INST26/g13): (442.26, 174.46) --> (418.32, 150.06)
[03/07 12:17:53   131s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:02.0, mem=1189.5MB) @(0:02:10 - 0:02:11).
[03/07 12:17:53   131s] Move report: legalization moves 2 insts, mean move: 4.41 um, max move: 4.41 um
[03/07 12:17:53   131s] 	Max move on inst (integer_file_instance_g30534): (135.45, 81.74) --> (131.04, 81.74)
[03/07 12:17:53   131s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1189.5MB) @(0:02:11 - 0:02:11).
[03/07 12:17:53   131s] Move report: Detail placement moves 6783 insts, mean move: 2.79 um, max move: 47.28 um
[03/07 12:17:53   131s] 	Max move on inst (integer_file_instance_RC_CG_HIER_INST24/g13): (125.62, 129.62) --> (171.99, 130.54)
[03/07 12:17:53   131s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1189.5MB
[03/07 12:17:53   131s] Statistics of distance of Instance movement in refine placement:
[03/07 12:17:53   131s]   maximum (X+Y) =        47.28 um
[03/07 12:17:53   131s]   inst (integer_file_instance_RC_CG_HIER_INST24/g13) with max move: (125.625, 129.624) -> (171.99, 130.54)
[03/07 12:17:53   131s]   mean    (X+Y) =         2.79 um
[03/07 12:17:53   131s] Total instances flipped for WireLenOpt: 332
[03/07 12:17:53   131s] Total instances moved : 6783
[03/07 12:17:53   131s] Summary Report:
[03/07 12:17:53   131s] Instances move: 6783 (out of 6783 movable)
[03/07 12:17:53   131s] Mean displacement: 2.79 um
[03/07 12:17:53   131s] Max displacement: 47.28 um (Instance: integer_file_instance_RC_CG_HIER_INST24/g13) (125.625, 129.624) -> (171.99, 130.54)
[03/07 12:17:53   131s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[03/07 12:17:53   131s] Total net length = 3.412e+05 (1.810e+05 1.602e+05) (ext = 3.880e+04)
[03/07 12:17:53   131s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: [03/07 12:17:53   131s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1189.5MB) @(0:02:09 - 0:02:11).
1189.5MB
[03/07 12:17:53   131s] *** Finished refinePlace (0:02:11 mem=1189.5M) ***
[03/07 12:17:53   131s] Total net length = 3.407e+05 (1.805e+05 1.602e+05) (ext = 3.878e+04)
[03/07 12:17:53   131s] *** End of Placement (cpu=0:00:48.5, real=0:00:50.0, mem=1189.5M) ***
[03/07 12:17:53   131s] #spOpts: mergeVia=F 
[03/07 12:17:53   131s] Core basic site is core
[03/07 12:17:53   131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:17:53   131s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[03/07 12:17:53   131s] Density distribution unevenness ratio = 7.128%
[03/07 12:17:53   131s] *** Free Virtual Timing Model ...(mem=1189.5M)
[03/07 12:17:53   131s] Starting IO pin assignment...
[03/07 12:17:53   131s] The design is not routed. Using flight-line based method for pin assignment.
[03/07 12:17:53   131s] Completed IO pin assignment.
[03/07 12:17:53   131s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:17:53   131s] UM:                                                                   final
[03/07 12:17:53   131s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:17:53   131s] UM:                                                                   global_place
[03/07 12:17:53   131s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/07 12:17:53   131s] Starting congestion repair ...
[03/07 12:17:53   131s] (I)       Reading DB...
[03/07 12:17:53   131s] (I)       congestionReportName   : 
[03/07 12:17:53   131s] [NR-eagl] buildTerm2TermWires    : 1
[03/07 12:17:53   131s] [NR-eagl] doTrackAssignment      : 1
[03/07 12:17:53   131s] (I)       dumpBookshelfFiles     : 0
[03/07 12:17:53   131s] [NR-eagl] numThreads             : 1
[03/07 12:17:53   131s] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:17:53   131s] (I)       honorPin               : false
[03/07 12:17:53   131s] (I)       honorPinGuide          : true
[03/07 12:17:53   131s] (I)       honorPartition         : false
[03/07 12:17:53   131s] (I)       allowPartitionCrossover: false
[03/07 12:17:53   131s] (I)       honorSingleEntry       : true
[03/07 12:17:53   131s] (I)       honorSingleEntryStrong : true
[03/07 12:17:53   131s] (I)       handleViaSpacingRule   : false
[03/07 12:17:53   131s] (I)       PDConstraint           : none
[03/07 12:17:53   131s] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:17:53   131s] (I)       routingEffortLevel     : 3
[03/07 12:17:53   131s] [NR-eagl] minRouteLayer          : 2
[03/07 12:17:53   131s] [NR-eagl] maxRouteLayer          : 2147483647
[03/07 12:17:53   131s] (I)       numRowsPerGCell        : 1
[03/07 12:17:53   131s] (I)       speedUpLargeDesign     : 0
[03/07 12:17:53   131s] (I)       speedUpBlkViolationClean: 0
[03/07 12:17:53   131s] (I)       autoGCellMerging       : 1
[03/07 12:17:53   131s] (I)       multiThreadingTA       : 0
[03/07 12:17:53   131s] (I)       punchThroughDistance   : -1
[03/07 12:17:53   131s] (I)       blockedPinEscape       : 0
[03/07 12:17:53   131s] (I)       blkAwareLayerSwitching : 0
[03/07 12:17:53   131s] (I)       betterClockWireModeling: 0
[03/07 12:17:53   131s] (I)       scenicBound            : 1.15
[03/07 12:17:53   131s] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:17:53   131s] (I)       source-to-sink ratio   : 0.00
[03/07 12:17:53   131s] (I)       targetCongestionRatio  : 1.00
[03/07 12:17:53   131s] (I)       layerCongestionRatio   : 0.70
[03/07 12:17:53   131s] (I)       m1CongestionRatio      : 0.10
[03/07 12:17:53   131s] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:17:53   131s] (I)       pinAccessEffort        : 0.10
[03/07 12:17:53   131s] (I)       localRouteEffort       : 1.00
[03/07 12:17:53   131s] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:17:53   131s] (I)       supplyScaleFactorH     : 1.00
[03/07 12:17:53   131s] (I)       supplyScaleFactorV     : 1.00
[03/07 12:17:53   131s] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:17:53   131s] (I)       skipTrackCommand             : 
[03/07 12:17:53   131s] (I)       readTROption           : true
[03/07 12:17:53   131s] (I)       extraSpacingBothSide   : false
[03/07 12:17:53   131s] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:17:53   131s] (I)       routeSelectedNetsOnly  : false
[03/07 12:17:53   131s] (I)       before initializing RouteDB syMemory usage = 1189.5 MB
[03/07 12:17:53   131s] (I)       starting read tracks
[03/07 12:17:53   131s] (I)       build grid graph
[03/07 12:17:53   131s] (I)       build grid graph start
[03/07 12:17:53   131s] (I)       build grid graph end
[03/07 12:17:53   131s] [NR-eagl] Layer1 has no routable track
[03/07 12:17:53   131s] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:17:53   131s] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:17:53   131s] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:17:53   131s] [NR-eagl] Layer5 has single uniform track structure
[03/07 12:17:53   131s] [NR-eagl] Layer6 has single uniform track structure
[03/07 12:17:53   131s] (I)       Layer1   numNetMinLayer=7263
[03/07 12:17:53   131s] (I)       Layer2   numNetMinLayer=0
[03/07 12:17:53   131s] (I)       Layer3   numNetMinLayer=0
[03/07 12:17:53   131s] (I)       Layer4   numNetMinLayer=0
[03/07 12:17:53   131s] (I)       Layer5   numNetMinLayer=0
[03/07 12:17:53   131s] (I)       Layer6   numNetMinLayer=0
[03/07 12:17:53   131s] [NR-eagl] numViaLayers=5
[03/07 12:17:53   131s] (I)       end build via table
[03/07 12:17:53   131s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=698 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:17:53   131s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:17:53   131s] (I)       num ignored nets =0
[03/07 12:17:53   131s] (I)       readDataFromPlaceDB
[03/07 12:17:53   131s] (I)       Read net information..
[03/07 12:17:53   131s] [NR-eagl] Read numTotalNets=7263  numIgnoredNets=0
[03/07 12:17:53   131s] (I)       Read testcase time = 0.000 seconds
[03/07 12:17:53   131s] 
[03/07 12:17:53   131s] (I)       totalGlobalPin=26303, totalPins=26685
[03/07 12:17:53   131s] (I)       Model blockage into capacity
[03/07 12:17:53   131s] (I)       Read numBlocks=698  numPreroutedWires=0  numCapScreens=0
[03/07 12:17:53   131s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:17:53   131s] (I)       blocked area on Layer2 : 389939200  (0.12%)
[03/07 12:17:53   131s] (I)       blocked area on Layer3 : 9682950400  (2.98%)
[03/07 12:17:53   131s] (I)       blocked area on Layer4 : 3187136000  (0.98%)
[03/07 12:17:53   131s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/07 12:17:53   131s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/07 12:17:53   131s] (I)       Modeling time = 0.000 seconds
[03/07 12:17:53   131s] 
[03/07 12:17:53   131s] [NR-eagl] There are 41 clock nets ( 0 with NDR ).
[03/07 12:17:53   131s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1189.5 MB
[03/07 12:17:53   131s] (I)       Layer1  viaCost=200.00
[03/07 12:17:53   131s] (I)       Layer2  viaCost=100.00
[03/07 12:17:53   131s] (I)       Layer3  viaCost=100.00
[03/07 12:17:53   131s] (I)       Layer4  viaCost=100.00
[03/07 12:17:53   131s] (I)       Layer5  viaCost=200.00
[03/07 12:17:53   131s] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:17:53   131s] (I)       routing area        :  (0, 0) - (571410, 568520)
[03/07 12:17:53   131s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[03/07 12:17:53   131s] (I)       Site Width          :   630  (dbu)
[03/07 12:17:53   131s] (I)       Row Height          :  4880  (dbu)
[03/07 12:17:53   131s] (I)       GCell Width         :  4880  (dbu)
[03/07 12:17:53   131s] (I)       GCell Height        :  4880  (dbu)
[03/07 12:17:53   131s] (I)       grid                :   117   116     6
[03/07 12:17:53   131s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/07 12:17:53   131s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/07 12:17:53   131s] (I)       Default wire width  :   230   280   280   280   280   440
[03/07 12:17:53   131s] (I)       Default wire space  :   230   280   280   280   280   460
[03/07 12:17:53   131s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/07 12:17:53   131s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/07 12:17:53   131s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/07 12:17:53   131s] (I)       Total num of tracks :     0   907   931   907   931   453
[03/07 12:17:53   131s] (I)       Num of masks        :     1     1     1     1     1     1
[03/07 12:17:53   131s] (I)       --------------------------------------------------------
[03/07 12:17:53   131s] 
[03/07 12:17:53   131s] (I)       After initializing earlyGlobalRoute syMemory usage = 1189.5 MB
[03/07 12:17:53   131s] (I)       Loading and dumping file time : 0.06 seconds
[03/07 12:17:53   131s] (I)       ============= Initialization =============
[03/07 12:17:53   131s] [NR-eagl] EstWL : 83514
[03/07 12:17:53   131s] 
[03/07 12:17:53   131s] (I)       total 2D Cap : 475142 = (213292 H, 261850 V)
[03/07 12:17:53   131s] (I)       botLay=Layer1  topLay=Layer6  numSeg=19125
[03/07 12:17:53   131s] (I)       ============  Phase 1a Route ============
[03/07 12:17:53   132s] (I)       Phase 1a runs 0.02 seconds
[03/07 12:17:53   132s] [NR-eagl] Usage: 83514 = (43261 H, 40253 V) = (20.28% H, 18.87% V) = (2.111e+05um H, 1.964e+05um V)
[03/07 12:17:53   132s] [NR-eagl] 
[03/07 12:17:53   132s] (I)       ============  Phase 1b Route ============
[03/07 12:17:53   132s] [NR-eagl] Usage: 83514 = (43261 H, 40253 V) = (20.28% H, 18.87% V) = (2.111e+05um H, 1.964e+05um V)
[03/07 12:17:53   132s] [NR-eagl] 
[03/07 12:17:53   132s] (I)       ============  Phase 1c Route ============
[03/07 12:17:53   132s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.00% V
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s] [NR-eagl] Usage: 83514 = (43261 H, 40253 V) = (20.28% H, 18.87% V) = (2.111e+05um H, 1.964e+05um V)
[03/07 12:17:53   132s] [NR-eagl] 
[03/07 12:17:53   132s] (I)       ============  Phase 1d Route ============
[03/07 12:17:53   132s] [NR-eagl] Usage: 83514 = (43261 H, 40253 V) = (20.28% H, 18.87% V) = (2.111e+05um H, 1.964e+05um V)
[03/07 12:17:53   132s] [NR-eagl] 
[03/07 12:17:53   132s] (I)       ============  Phase 1e Route ============
[03/07 12:17:53   132s] (I)       Phase 1e runs 0.00 seconds
[03/07 12:17:53   132s] [NR-eagl] Usage: 83514 = (43261 H, 40253 V) = (20.28% H, 18.87% V) = (2.111e+05um H, 1.964e+05um V)
[03/07 12:17:53   132s] [NR-eagl] 
[03/07 12:17:53   132s] (I)       ============  Phase 1l Route ============
[03/07 12:17:53   132s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.00% V
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s] (I)       dpBasedLA: time=0.02  totalOF=555747  totalVia=54792  totalWL=83512  total(Via+WL)=138304 
[03/07 12:17:53   132s] (I)       Total Global Routing Runtime: 0.07 seconds
[03/07 12:17:53   132s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/07 12:17:53   132s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:17:53   132s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s] ** np local hotspot detection info verbose **
[03/07 12:17:53   132s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/07 12:17:53   132s] Skipped repairing congestion.
[03/07 12:17:53   132s] (I)       ============= track Assignment ============
[03/07 12:17:53   132s] (I)       extract Global 3D Wires
[03/07 12:17:53   132s] (I)       Extract Global WL : time=0.00
[03/07 12:17:53   132s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/07 12:17:53   132s] (I)       track assignment initialization runtime=1876 millisecond
[03/07 12:17:53   132s] (I)       #threads=1 for track assignment
[03/07 12:17:53   132s] (I)       track assignment kernel runtime=119011 millisecond
[03/07 12:17:53   132s] (I)       End Greedy Track Assignment
[03/07 12:17:53   132s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26421
[03/07 12:17:53   132s] [NR-eagl] Layer2(MET2)(V) length: 1.242711e+05um, number of vias: 35531
[03/07 12:17:53   132s] [NR-eagl] Layer3(MET3)(H) length: 1.480947e+05um, number of vias: 4772
[03/07 12:17:53   132s] [NR-eagl] Layer4(MET4)(V) length: 6.971504e+04um, number of vias: 2166
[03/07 12:17:53   132s] [NR-eagl] Layer5(MET5)(H) length: 6.695617e+04um, number of vias: 214
[03/07 12:17:53   132s] [NR-eagl] Layer6(METTP)(V) length: 1.061949e+04um, number of vias: 0
[03/07 12:17:53   132s] [NR-eagl] Total length: 4.196565e+05um, number of vias: 69104
[03/07 12:17:53   132s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[03/07 12:17:53   132s] *** Finishing place_design default flow ***
[03/07 12:17:53   132s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/07 12:17:53   132s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/07 12:17:53   132s] ***** Total cpu  0:0:53
[03/07 12:17:53   132s] ***** Total real time  0:0:54
[03/07 12:17:53   132s] **place_design ... cpu = 0: 0:53, real = 0: 0:54, mem = 1131.9M **
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s] *** Summary of all messages that are not suppressed in this session:
[03/07 12:17:53   132s] Severity  ID               Count  Summary                                  
[03/07 12:17:53   132s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/07 12:17:53   132s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/07 12:17:53   132s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/07 12:17:53   132s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/07 12:17:53   132s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/07 12:17:53   132s] *** Message Summary: 4 warning(s), 2 error(s)
[03/07 12:17:53   132s] 
[03/07 12:17:53   132s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:17:53   132s] UM:                                                                   final
[03/07 12:17:53   132s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:17:53   132s] UM:         131.7            494                                      place_design
[03/07 12:17:53   132s] **WARN: (IMPPTN-1235):	Cannot find pin interrupt_request_internal on partition riscv_steel_core
[03/07 12:17:53   132s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 12:17:53   132s] Successfully spread [34] pins.
[03/07 12:17:53   132s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.9M).
[03/07 12:17:53   132s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 12:17:53   132s] Successfully spread [65] pins.
[03/07 12:17:53   132s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.9M).
[03/07 12:17:53   132s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 12:17:53   132s] Successfully spread [33] pins.
[03/07 12:17:53   132s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.9M).
[03/07 12:17:53   132s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/07 12:17:53   132s] Successfully spread [65] pins.
[03/07 12:17:53   132s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.9M).
[03/07 12:17:53   132s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/07 12:17:53   132s] (ccopt_design): create_ccopt_clock_tree_spec
[03/07 12:17:53   132s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[03/07 12:17:53   132s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/07 12:17:54   133s] Analyzing clock structure... 
[03/07 12:17:54   133s] Analyzing clock structure done.
[03/07 12:17:54   133s] Extracting original clock gating for clock... 
[03/07 12:17:54   133s]   clock_tree clock contains 1652 sinks and 0 clock gates.
[03/07 12:17:54   133s]   Extraction for clock complete.
[03/07 12:17:54   133s] Extracting original clock gating for clock done.
[03/07 12:17:54   133s] Checking clock tree convergence... 
[03/07 12:17:54   133s] Checking clock tree convergence done.
[03/07 12:17:54   133s] Preferred extra space for top nets is 0
[03/07 12:17:54   133s] Preferred extra space for trunk nets is 1
[03/07 12:17:54   133s] Preferred extra space for leaf nets is 1
[03/07 12:17:54   133s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[03/07 12:17:54   133s] Set place::cacheFPlanSiteMark to 1
[03/07 12:17:54   133s] #spOpts: no_cmu 
[03/07 12:17:54   133s] Core basic site is core
[03/07 12:17:54   133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:17:54   133s] Begin checking placement ... (start mem=1143.2M, init mem=1143.2M)
[03/07 12:17:54   133s] *info: Placed = 6783          
[03/07 12:17:54   133s] *info: Unplaced = 0           
[03/07 12:17:54   133s] Placement Density:59.80%(176529/295189)
[03/07 12:17:54   133s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1143.2M)
[03/07 12:17:54   133s] Validating CTS configuration... 
[03/07 12:17:54   133s]   Non-default CCOpt properties:
[03/07 12:17:54   133s]   preferred_extra_space is set for at least one key
[03/07 12:17:54   133s]   route_type is set for at least one key
[03/07 12:17:54   133s]   source_output_max_trans is set for at least one key
[03/07 12:17:54   133s] Core basic site is core
[03/07 12:17:54   133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:17:54   133s]   Route type trimming info:
[03/07 12:17:54   133s]     No route type modifications were made.
[03/07 12:17:54   133s]   Clock tree balancer configuration for clock_tree clock:
[03/07 12:17:54   133s]   Non-default CCOpt properties for clock tree clock:
[03/07 12:17:54   133s]     route_type (leaf): default_route_type_leaf (default: default)
[03/07 12:17:54   133s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/07 12:17:54   133s]     route_type (top): default_route_type_nonleaf (default: default)
[03/07 12:17:54   133s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/07 12:17:54   133s]   For power_domain auto-default and effective power_domain auto-default:
[03/07 12:17:54   133s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[03/07 12:17:54   133s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[03/07 12:17:54   133s]     Clock gates: 
[03/07 12:17:54   133s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 324858.013um^2
[03/07 12:17:54   133s]   Top Routing info:
[03/07 12:17:54   133s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 12:17:54   133s]     Unshielded; Mask Constraint: 0.
[03/07 12:17:54   133s]   Trunk Routing info:
[03/07 12:17:54   133s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 12:17:54   133s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 12:17:54   133s]   Leaf Routing info:
[03/07 12:17:54   133s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/07 12:17:54   133s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 12:17:54   133s] Updating RC grid for preRoute extraction ...
[03/07 12:17:54   133s] Initializing multi-corner capacitance tables ... 
[03/07 12:17:54   133s] Initializing multi-corner resistance tables ...
[03/07 12:17:55   134s]   For timing_corner default_emulate_delay_corner:setup, late:
[03/07 12:17:55   134s]     Slew time target (leaf):    0.369ns
[03/07 12:17:55   134s]     Slew time target (trunk):   0.369ns
[03/07 12:17:55   134s]     Slew time target (top):     0.369ns
[03/07 12:17:55   134s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.103ns
[03/07 12:17:55   134s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2390.104um
[03/07 12:17:55   134s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/07 12:17:56   134s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2334.012um, maxSlew=0.318ns, speed=8244.479um per ns, cellArea=42.151um^2 per 1000um}
[03/07 12:17:57   135s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1545.399um, maxSlew=0.250ns, speed=8226.771um per ns, cellArea=19.894um^2 per 1000um}
[03/07 12:17:57   135s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[03/07 12:17:57   135s] Type 'man IMPCCOPT-1041' for more detail.
[03/07 12:17:57   135s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[03/07 12:17:57   135s]     Sources:                     pin clock
[03/07 12:17:57   135s]     Total number of sinks:       1652
[03/07 12:17:57   135s]     Delay constrained sinks:     1652
[03/07 12:17:57   135s]     Non-leaf sinks:              0
[03/07 12:17:57   135s]     Ignore pins:                 0
[03/07 12:17:57   135s]    Timing corner default_emulate_delay_corner:setup.late:
[03/07 12:17:57   135s]     Skew target:                 0.103ns
[03/07 12:17:57   135s]   
[03/07 12:17:57   135s]   Via Selection for Estimated Routes (rule default):
[03/07 12:17:57   135s]   
[03/07 12:17:57   135s]   --------------------------------------------------------------
[03/07 12:17:57   135s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/07 12:17:57   135s]   Range                  (Ohm)    (fF)     (fs)     Only
[03/07 12:17:57   135s]   --------------------------------------------------------------
[03/07 12:17:57   135s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/07 12:17:57   135s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/07 12:17:57   135s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/07 12:17:57   135s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/07 12:17:57   135s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/07 12:17:57   135s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/07 12:17:57   135s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/07 12:17:57   135s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/07 12:17:57   135s]   --------------------------------------------------------------
[03/07 12:17:57   135s]   
[03/07 12:17:57   135s] Validating CTS configuration done.
[03/07 12:17:57   135s] Innovus will update I/O latencies
[03/07 12:17:57   135s] All good
[03/07 12:17:57   135s] Executing ccopt post-processing.
[03/07 12:17:57   135s] Synthesizing clock trees with CCOpt...
[03/07 12:17:57   135s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/07 12:17:57   135s] [NR-eagl] Started earlyGlobalRoute kernel
[03/07 12:17:57   135s] [NR-eagl] Initial Peak syMemory usage = 1219.5 MB
[03/07 12:17:57   135s] (I)       Reading DB...
[03/07 12:17:57   135s] (I)       congestionReportName   : 
[03/07 12:17:57   135s] [NR-eagl] buildTerm2TermWires    : 1
[03/07 12:17:57   135s] [NR-eagl] doTrackAssignment      : 1
[03/07 12:17:57   135s] (I)       dumpBookshelfFiles     : 0
[03/07 12:17:57   135s] [NR-eagl] numThreads             : 1
[03/07 12:17:57   135s] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:17:57   135s] (I)       honorPin               : false
[03/07 12:17:57   135s] (I)       honorPinGuide          : true
[03/07 12:17:57   135s] (I)       honorPartition         : false
[03/07 12:17:57   135s] (I)       allowPartitionCrossover: false
[03/07 12:17:57   135s] (I)       honorSingleEntry       : true
[03/07 12:17:57   135s] (I)       honorSingleEntryStrong : true
[03/07 12:17:57   135s] (I)       handleViaSpacingRule   : false
[03/07 12:17:57   135s] (I)       PDConstraint           : none
[03/07 12:17:57   135s] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:17:57   135s] (I)       routingEffortLevel     : 3
[03/07 12:17:57   135s] [NR-eagl] minRouteLayer          : 2
[03/07 12:17:57   135s] [NR-eagl] maxRouteLayer          : 2147483647
[03/07 12:17:57   135s] (I)       numRowsPerGCell        : 1
[03/07 12:17:57   135s] (I)       speedUpLargeDesign     : 0
[03/07 12:17:57   135s] (I)       speedUpBlkViolationClean: 0
[03/07 12:17:57   135s] (I)       autoGCellMerging       : 1
[03/07 12:17:57   135s] (I)       multiThreadingTA       : 0
[03/07 12:17:57   135s] (I)       punchThroughDistance   : -1
[03/07 12:17:57   135s] (I)       blockedPinEscape       : 0
[03/07 12:17:57   135s] (I)       blkAwareLayerSwitching : 0
[03/07 12:17:57   135s] (I)       betterClockWireModeling: 0
[03/07 12:17:57   135s] (I)       scenicBound            : 1.15
[03/07 12:17:57   135s] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:17:57   135s] (I)       source-to-sink ratio   : 0.00
[03/07 12:17:57   135s] (I)       targetCongestionRatio  : 1.00
[03/07 12:17:57   135s] (I)       layerCongestionRatio   : 0.70
[03/07 12:17:57   135s] (I)       m1CongestionRatio      : 0.10
[03/07 12:17:57   135s] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:17:57   135s] (I)       pinAccessEffort        : 0.10
[03/07 12:17:57   135s] (I)       localRouteEffort       : 1.00
[03/07 12:17:57   135s] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:17:57   135s] (I)       supplyScaleFactorH     : 1.00
[03/07 12:17:57   135s] (I)       supplyScaleFactorV     : 1.00
[03/07 12:17:57   135s] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:17:57   135s] (I)       skipTrackCommand             : 
[03/07 12:17:57   135s] (I)       readTROption           : true
[03/07 12:17:57   135s] (I)       extraSpacingBothSide   : false
[03/07 12:17:57   135s] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:17:57   135s] (I)       routeSelectedNetsOnly  : false
[03/07 12:17:57   135s] (I)       before initializing RouteDB syMemory usage = 1219.5 MB
[03/07 12:17:57   135s] (I)       starting read tracks
[03/07 12:17:57   135s] (I)       build grid graph
[03/07 12:17:57   135s] (I)       build grid graph start
[03/07 12:17:57   135s] (I)       build grid graph end
[03/07 12:17:57   135s] [NR-eagl] Layer1 has no routable track
[03/07 12:17:57   135s] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:17:57   135s] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:17:57   135s] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:17:57   135s] [NR-eagl] Layer5 has single uniform track structure
[03/07 12:17:57   135s] [NR-eagl] Layer6 has single uniform track structure
[03/07 12:17:57   135s] (I)       Layer1   numNetMinLayer=7263
[03/07 12:17:57   135s] (I)       Layer2   numNetMinLayer=0
[03/07 12:17:57   135s] (I)       Layer3   numNetMinLayer=0
[03/07 12:17:57   135s] (I)       Layer4   numNetMinLayer=0
[03/07 12:17:57   135s] (I)       Layer5   numNetMinLayer=0
[03/07 12:17:57   135s] (I)       Layer6   numNetMinLayer=0
[03/07 12:17:57   135s] [NR-eagl] numViaLayers=5
[03/07 12:17:57   135s] (I)       end build via table
[03/07 12:17:57   135s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=698 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:17:57   135s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:17:57   135s] (I)       num ignored nets =0
[03/07 12:17:57   135s] (I)       readDataFromPlaceDB
[03/07 12:17:57   135s] (I)       Read net information..
[03/07 12:17:57   135s] [NR-eagl] Read numTotalNets=7263  numIgnoredNets=0
[03/07 12:17:57   135s] (I)       Read testcase time = 0.000 seconds
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] (I)       totalGlobalPin=26303, totalPins=26685
[03/07 12:17:57   135s] (I)       Model blockage into capacity
[03/07 12:17:57   135s] (I)       Read numBlocks=698  numPreroutedWires=0  numCapScreens=0
[03/07 12:17:57   135s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:17:57   135s] (I)       blocked area on Layer2 : 389939200  (0.12%)
[03/07 12:17:57   135s] (I)       blocked area on Layer3 : 9682950400  (2.98%)
[03/07 12:17:57   135s] (I)       blocked area on Layer4 : 3187136000  (0.98%)
[03/07 12:17:57   135s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/07 12:17:57   135s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/07 12:17:57   135s] (I)       Modeling time = 0.010 seconds
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] [NR-eagl] There are 41 clock nets ( 0 with NDR ).
[03/07 12:17:57   135s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1219.5 MB
[03/07 12:17:57   135s] (I)       Layer1  viaCost=200.00
[03/07 12:17:57   135s] (I)       Layer2  viaCost=100.00
[03/07 12:17:57   135s] (I)       Layer3  viaCost=100.00
[03/07 12:17:57   135s] (I)       Layer4  viaCost=100.00
[03/07 12:17:57   135s] (I)       Layer5  viaCost=200.00
[03/07 12:17:57   135s] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:17:57   135s] (I)       routing area        :  (0, 0) - (571410, 568520)
[03/07 12:17:57   135s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[03/07 12:17:57   135s] (I)       Site Width          :   630  (dbu)
[03/07 12:17:57   135s] (I)       Row Height          :  4880  (dbu)
[03/07 12:17:57   135s] (I)       GCell Width         :  4880  (dbu)
[03/07 12:17:57   135s] (I)       GCell Height        :  4880  (dbu)
[03/07 12:17:57   135s] (I)       grid                :   117   116     6
[03/07 12:17:57   135s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/07 12:17:57   135s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/07 12:17:57   135s] (I)       Default wire width  :   230   280   280   280   280   440
[03/07 12:17:57   135s] (I)       Default wire space  :   230   280   280   280   280   460
[03/07 12:17:57   135s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/07 12:17:57   135s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/07 12:17:57   135s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/07 12:17:57   135s] (I)       Total num of tracks :     0   907   931   907   931   453
[03/07 12:17:57   135s] (I)       Num of masks        :     1     1     1     1     1     1
[03/07 12:17:57   135s] (I)       --------------------------------------------------------
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] (I)       After initializing earlyGlobalRoute syMemory usage = 1219.5 MB
[03/07 12:17:57   135s] (I)       Loading and dumping file time : 0.06 seconds
[03/07 12:17:57   135s] (I)       ============= Initialization =============
[03/07 12:17:57   135s] [NR-eagl] EstWL : 93024
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] (I)       total 2D Cap : 475142 = (213292 H, 261850 V)
[03/07 12:17:57   135s] (I)       botLay=Layer1  topLay=Layer6  numSeg=19125
[03/07 12:17:57   135s] (I)       ============  Phase 1a Route ============
[03/07 12:17:57   135s] (I)       Phase 1a runs 0.02 seconds
[03/07 12:17:57   135s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/07 12:17:57   135s] [NR-eagl] Usage: 93024 = (49261 H, 43763 V) = (23.10% H, 20.52% V) = (2.404e+05um H, 2.136e+05um V)
[03/07 12:17:57   135s] [NR-eagl] 
[03/07 12:17:57   135s] (I)       ============  Phase 1b Route ============
[03/07 12:17:57   135s] (I)       Phase 1b runs 0.00 seconds
[03/07 12:17:57   135s] [NR-eagl] Usage: 93024 = (49261 H, 43763 V) = (23.10% H, 20.52% V) = (2.404e+05um H, 2.136e+05um V)
[03/07 12:17:57   135s] [NR-eagl] 
[03/07 12:17:57   135s] (I)       ============  Phase 1c Route ============
[03/07 12:17:57   135s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] [NR-eagl] Usage: 93024 = (49261 H, 43763 V) = (23.10% H, 20.52% V) = (2.404e+05um H, 2.136e+05um V)
[03/07 12:17:57   135s] [NR-eagl] 
[03/07 12:17:57   135s] (I)       ============  Phase 1d Route ============
[03/07 12:17:57   135s] [NR-eagl] Usage: 93024 = (49261 H, 43763 V) = (23.10% H, 20.52% V) = (2.404e+05um H, 2.136e+05um V)
[03/07 12:17:57   135s] [NR-eagl] 
[03/07 12:17:57   135s] (I)       ============  Phase 1e Route ============
[03/07 12:17:57   135s] (I)       Phase 1e runs 0.00 seconds
[03/07 12:17:57   135s] [NR-eagl] Usage: 93024 = (49261 H, 43763 V) = (23.10% H, 20.52% V) = (2.404e+05um H, 2.136e+05um V)
[03/07 12:17:57   135s] [NR-eagl] 
[03/07 12:17:57   135s] (I)       ============  Phase 1l Route ============
[03/07 12:17:57   135s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] (I)       dpBasedLA: time=0.02  totalOF=571815  totalVia=54829  totalWL=93022  total(Via+WL)=147851 
[03/07 12:17:57   135s] (I)       Total Global Routing Runtime: 0.07 seconds
[03/07 12:17:57   135s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/07 12:17:57   135s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/07 12:17:57   135s] 
[03/07 12:17:57   135s] (I)       ============= track Assignment ============
[03/07 12:17:57   135s] (I)       extract Global 3D Wires
[03/07 12:17:57   135s] (I)       Extract Global WL : time=0.00
[03/07 12:17:57   135s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/07 12:17:57   135s] (I)       track assignment initialization runtime=1783 millisecond
[03/07 12:17:57   135s] (I)       #threads=1 for track assignment
[03/07 12:17:57   136s] (I)       track assignment kernel runtime=121292 millisecond
[03/07 12:17:57   136s] (I)       End Greedy Track Assignment
[03/07 12:17:57   136s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26421
[03/07 12:17:57   136s] [NR-eagl] Layer2(MET2)(V) length: 1.247884e+05um, number of vias: 35436
[03/07 12:17:57   136s] [NR-eagl] Layer3(MET3)(H) length: 1.527600e+05um, number of vias: 4751
[03/07 12:17:57   136s] [NR-eagl] Layer4(MET4)(V) length: 8.385484e+04um, number of vias: 2322
[03/07 12:17:57   136s] [NR-eagl] Layer5(MET5)(H) length: 9.196448e+04um, number of vias: 169
[03/07 12:17:57   136s] [NR-eagl] Layer6(METTP)(V) length: 1.294359e+04um, number of vias: 0
[03/07 12:17:57   136s] [NR-eagl] Total length: 4.663113e+05um, number of vias: 69099
[03/07 12:17:57   136s] [NR-eagl] End Peak syMemory usage = 1155.4 MB
[03/07 12:17:57   136s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.33 seconds
[03/07 12:17:57   136s] Core basic site is core
[03/07 12:17:57   136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:17:57   136s] Validating CTS configuration... 
[03/07 12:17:57   136s]   Non-default CCOpt properties:
[03/07 12:17:57   136s]   cts_merge_clock_gates is set for at least one key
[03/07 12:17:57   136s]   cts_merge_clock_logic is set for at least one key
[03/07 12:17:57   136s]   preferred_extra_space is set for at least one key
[03/07 12:17:57   136s]   route_type is set for at least one key
[03/07 12:17:57   136s]   source_output_max_trans is set for at least one key
[03/07 12:17:57   136s]   Route type trimming info:
[03/07 12:17:57   136s]     No route type modifications were made.
[03/07 12:17:57   136s]   Clock tree balancer configuration for clock_tree clock:
[03/07 12:17:57   136s]   Non-default CCOpt properties for clock tree clock:
[03/07 12:17:57   136s]     cts_merge_clock_gates: true (default: false)
[03/07 12:17:57   136s]     cts_merge_clock_logic: true (default: false)
[03/07 12:17:57   136s]     route_type (leaf): default_route_type_leaf (default: default)
[03/07 12:17:57   136s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/07 12:17:57   136s]     route_type (top): default_route_type_nonleaf (default: default)
[03/07 12:17:57   136s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/07 12:17:57   136s]   For power_domain auto-default and effective power_domain auto-default:
[03/07 12:17:57   136s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[03/07 12:17:57   136s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[03/07 12:17:57   136s]     Clock gates: 
[03/07 12:17:57   136s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 324858.013um^2
[03/07 12:17:57   136s]   Top Routing info:
[03/07 12:17:57   136s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 12:17:57   136s]     Unshielded; Mask Constraint: 0.
[03/07 12:17:57   136s]   Trunk Routing info:
[03/07 12:17:57   136s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 12:17:57   136s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 12:17:57   136s]   Leaf Routing info:
[03/07 12:17:57   136s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/07 12:17:57   136s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 12:17:57   136s] Updating RC grid for preRoute extraction ...
[03/07 12:17:57   136s] Initializing multi-corner capacitance tables ... 
[03/07 12:17:57   136s] Initializing multi-corner resistance tables ...
[03/07 12:17:57   136s]   For timing_corner default_emulate_delay_corner:setup, late:
[03/07 12:17:57   136s]     Slew time target (leaf):    0.369ns
[03/07 12:17:57   136s]     Slew time target (trunk):   0.369ns
[03/07 12:17:57   136s]     Slew time target (top):     0.369ns
[03/07 12:17:57   136s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.103ns
[03/07 12:17:57   136s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2390.104um
[03/07 12:17:57   136s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/07 12:17:58   137s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2334.012um, maxSlew=0.318ns, speed=8244.479um per ns, cellArea=42.151um^2 per 1000um}
[03/07 12:17:59   138s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1545.399um, maxSlew=0.250ns, speed=8226.771um per ns, cellArea=19.894um^2 per 1000um}
[03/07 12:17:59   138s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[03/07 12:17:59   138s] Type 'man IMPCCOPT-1041' for more detail.
[03/07 12:17:59   138s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[03/07 12:17:59   138s]     Sources:                     pin clock
[03/07 12:17:59   138s]     Total number of sinks:       1652
[03/07 12:17:59   138s]     Delay constrained sinks:     1652
[03/07 12:17:59   138s]     Non-leaf sinks:              0
[03/07 12:17:59   138s]     Ignore pins:                 0
[03/07 12:17:59   138s]    Timing corner default_emulate_delay_corner:setup.late:
[03/07 12:17:59   138s]     Skew target:                 0.103ns
[03/07 12:17:59   138s]   
[03/07 12:17:59   138s]   Via Selection for Estimated Routes (rule default):
[03/07 12:17:59   138s]   
[03/07 12:17:59   138s]   --------------------------------------------------------------
[03/07 12:17:59   138s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/07 12:17:59   138s]   Range                  (Ohm)    (fF)     (fs)     Only
[03/07 12:17:59   138s]   --------------------------------------------------------------
[03/07 12:17:59   138s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/07 12:17:59   138s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/07 12:17:59   138s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/07 12:17:59   138s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/07 12:17:59   138s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/07 12:17:59   138s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/07 12:17:59   138s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/07 12:17:59   138s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/07 12:17:59   138s]   --------------------------------------------------------------
[03/07 12:17:59   138s]   
[03/07 12:17:59   138s] Validating CTS configuration done.
[03/07 12:17:59   138s] Adding driver cell for primary IO roots...
[03/07 12:17:59   138s] Maximizing clock DAG abstraction... 
[03/07 12:17:59   138s] Maximizing clock DAG abstraction done.
[03/07 12:17:59   138s] Synthesizing clock trees... 
[03/07 12:17:59   138s]   Merging duplicate siblings in DAG... 
[03/07 12:17:59   138s]     Resynthesising clock tree into netlist... 
[03/07 12:17:59   138s]     Resynthesising clock tree into netlist done.
[03/07 12:17:59   138s]     Summary of the merge of duplicate siblings
[03/07 12:17:59   138s]     
[03/07 12:17:59   138s]     ----------------------------------------------------------
[03/07 12:17:59   138s]     Description                          Number of occurrences
[03/07 12:17:59   138s]     ----------------------------------------------------------
[03/07 12:17:59   138s]     Total clock gates                              0
[03/07 12:17:59   138s]     Globally unique enables                        0
[03/07 12:17:59   138s]     Potentially mergeable clock gates              0
[03/07 12:17:59   138s]     Actually merged                                0
[03/07 12:17:59   138s]     ----------------------------------------------------------
[03/07 12:17:59   138s]     
[03/07 12:17:59   138s]     
[03/07 12:17:59   138s]     Disconnecting clock tree from netlist... 
[03/07 12:17:59   138s]     Disconnecting clock tree from netlist done.
[03/07 12:17:59   138s]   Merging duplicate siblings in DAG done.
[03/07 12:17:59   138s]   Clustering... 
[03/07 12:17:59   138s]     Clock DAG stats before clustering:
[03/07 12:17:59   138s]       cell counts    : b=0, i=0, cg=0, l=40, total=40
[03/07 12:17:59   138s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=1106.784um^2
[03/07 12:17:59   138s]     Clustering clock_tree clock... 
[03/07 12:18:01   140s]     Clustering clock_tree clock done.
[03/07 12:18:01   140s]     Clock DAG stats after bottom-up phase:
[03/07 12:18:01   140s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:01   140s]       cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:01   140s]     Legalizing clock trees... 
[03/07 12:18:01   140s]       Resynthesising clock tree into netlist... 
[03/07 12:18:01   140s]       Resynthesising clock tree into netlist done.
[03/07 12:18:01   140s] #spOpts: mergeVia=F 
[03/07 12:18:01   140s] *** Starting refinePlace (0:02:20 mem=1220.7M) ***
[03/07 12:18:01   140s] Total net length = 4.142e+05 (2.224e+05 1.917e+05) (ext = 8.478e+04)
[03/07 12:18:01   140s] Starting refinePlace ...
[03/07 12:18:01   140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:01   140s] default core: bins with density >  0.75 = 8.33 % ( 12 / 144 )
[03/07 12:18:01   140s] Density distribution unevenness ratio = 5.867%
[03/07 12:18:01   140s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:18:01   140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1220.7MB) @(0:02:20 - 0:02:20).
[03/07 12:18:01   140s] Move report: preRPlace moves 431 insts, mean move: 12.17 um, max move: 81.88 um
[03/07 12:18:01   140s] 	Max move on inst (integer_file_instance_RC_CG_HIER_INST40/g13): (417.69, 13.42) --> (374.85, 52.46)
[03/07 12:18:01   140s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
[03/07 12:18:01   140s] wireLenOptFixPriorityInst 1652 inst fixed
[03/07 12:18:01   140s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:01   140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1220.7MB) @(0:02:20 - 0:02:20).
[03/07 12:18:01   140s] Move report: Detail placement moves 431 insts, mean move: 12.17 um, max move: 81.88 um
[03/07 12:18:01   140s] 	Max move on inst (integer_file_instance_RC_CG_HIER_INST40/g13): (417.69, 13.42) --> (374.85, 52.46)
[03/07 12:18:01   140s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1220.7MB
[03/07 12:18:01   140s] Statistics of distance of Instance movement in refine placement:
[03/07 12:18:01   140s]   maximum (X+Y) =        81.88 um
[03/07 12:18:01   140s]   inst (integer_file_instance_RC_CG_HIER_INST40/g13) with max move: (417.69, 13.42) -> (374.85, 52.46)
[03/07 12:18:01   140s]   mean    (X+Y) =        12.17 um
[03/07 12:18:01   140s] Summary Report:
[03/07 12:18:01   140s] Instances move: 431 (out of 6826 movable)
[03/07 12:18:01   140s] Mean displacement: 12.17 um
[03/07 12:18:01   140s] Max displacement: [03/07 12:18:01   140s] Total instances moved : 431
81.88 um (Instance: integer_file_instance_RC_CG_HIER_INST40/g13) (417.69, 13.42) -> (374.85, 52.46)
[03/07 12:18:01   140s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
[03/07 12:18:01   140s] Total net length = 4.142e+05 (2.224e+05 1.917e+05) (ext = 8.478e+04)
[03/07 12:18:01   140s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1220.7MB
[03/07 12:18:01   140s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1220.7MB) @(0:02:20 - 0:02:20).
[03/07 12:18:01   140s] *** Finished refinePlace (0:02:20 mem=1220.7M) ***
[03/07 12:18:01   140s]       Disconnecting clock tree from netlist... 
[03/07 12:18:01   140s]       Disconnecting clock tree from netlist done.
[03/07 12:18:02   140s]       
[03/07 12:18:02   140s]       Clock tree legalization - Histogram:
[03/07 12:18:02   140s]       ====================================
[03/07 12:18:02   140s]       
[03/07 12:18:02   140s]       ----------------------------------
[03/07 12:18:02   140s]       Movement (um)      Number of cells
[03/07 12:18:02   140s]       ----------------------------------
[03/07 12:18:02   140s]       [0,8.188)                86
[03/07 12:18:02   140s]       [8.188,16.376)            7
[03/07 12:18:02   140s]       [16.376,24.564)          12
[03/07 12:18:02   140s]       [24.564,32.752)          10
[03/07 12:18:02   140s]       [32.752,40.94)            2
[03/07 12:18:02   140s]       [40.94,49.128)            2
[03/07 12:18:02   140s]       [49.128,57.316)           6
[03/07 12:18:02   140s]       [57.316,65.504)           8
[03/07 12:18:02   140s]       [65.504,73.692)           8
[03/07 12:18:02   140s]       [73.692,81.88)           12
[03/07 12:18:02   140s]       ----------------------------------
[03/07 12:18:02   140s]       
[03/07 12:18:02   140s]       
[03/07 12:18:02   140s]       Clock tree legalization - Top 10 Movements:
[03/07 12:18:02   140s]       ===========================================
[03/07 12:18:02   140s]       
[03/07 12:18:02   140s]       -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:02   140s]       Movement (um)    Desired             Achieved            Node
[03/07 12:18:02   140s]                        location            location            
[03/07 12:18:02   140s]       -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:02   140s]           81.88        (421.860,16.725)    (379.020,55.765)    cell integer_file_instance_RC_CG_HIER_INST40/g13 (a lib_cell AND2X4) at (374.850,52.460), in power domain auto-default
[03/07 12:18:02   140s]           81.4         (421.860,14.995)    (394.140,68.675)    cell integer_file_instance_RC_CG_HIER_INST39/g13 (a lib_cell AND2X4) at (389.970,67.100), in power domain auto-default
[03/07 12:18:02   140s]           81.26        (421.860,16.725)    (483.600,36.245)    cell integer_file_instance_RC_CG_HIER_INST38/g13 (a lib_cell AND2X4) at (479.430,32.940), in power domain auto-default
[03/07 12:18:02   140s]           79.06        (421.860,16.725)    (491.160,26.485)    cell integer_file_instance_RC_CG_HIER_INST37/g13 (a lib_cell AND2X4) at (486.990,23.180), in power domain auto-default
[03/07 12:18:02   140s]           76.86        (421.860,16.725)    (498.720,16.725)    cell integer_file_instance_RC_CG_HIER_INST36/g13 (a lib_cell AND2X4) at (494.550,13.420), in power domain auto-default
[03/07 12:18:02   140s]           76.53        (421.860,16.725)    (374.610,46.005)    cell integer_file_instance_RC_CG_HIER_INST35/g13 (a lib_cell AND2X4) at (370.440,42.700), in power domain auto-default
[03/07 12:18:02   140s]           76.37        (421.860,14.995)    (464.070,49.155)    cell integer_file_instance_RC_CG_HIER_INST34/g13 (a lib_cell AND2X4) at (459.900,47.580), in power domain auto-default
[03/07 12:18:02   140s]           76.04        (421.860,14.995)    (409.260,78.435)    cell integer_file_instance_RC_CG_HIER_INST33/g13 (a lib_cell AND2X4) at (405.090,76.860), in power domain auto-default
[03/07 12:18:02   140s]           74.33        (421.860,16.725)    (367.050,36.245)    cell integer_file_instance_RC_CG_HIER_INST32/g13 (a lib_cell AND2X4) at (362.880,32.940), in power domain auto-default
[03/07 12:18:02   140s]           74.32        (421.860,16.725)    (386.580,55.765)    cell integer_file_instance_RC_CG_HIER_INST31/g13 (a lib_cell AND2X4) at (382.410,52.460), in power domain auto-default
[03/07 12:18:02   140s]       -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:02   140s]       
[03/07 12:18:02   140s]     Legalizing clock trees done.
[03/07 12:18:02   140s]     Clock DAG stats after 'Clustering':
[03/07 12:18:02   140s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:02   140s]       cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:02   140s]       wire lengths   : top=0.000um, trunk=7257.907um, leaf=36850.830um, total=44108.737um
[03/07 12:18:02   140s]       capacitance    : wire=6.472pF, gate=9.111pF, total=15.582pF
[03/07 12:18:02   140s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.047ns
[03/07 12:18:02   140s]     Clock tree state after 'Clustering':
[03/07 12:18:02   140s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.268),top(nil), margined worst slew is leaf(0.211),trunk(0.268),top(nil)
[03/07 12:18:02   140s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.399, avg=0.304, sd=0.028], skew [0.157 vs 0.103*, 89.9% {0.246, 0.298, 0.349}] (wid=0.103 ws=0.085) (gid=0.316 gs=0.107)
[03/07 12:18:02   140s]     Clock network insertion delays are now [0.243ns, 0.399ns] average 0.304ns std.dev 0.028ns
[03/07 12:18:02   140s]   Clustering done.
[03/07 12:18:02   140s]   Resynthesising clock tree into netlist... 
[03/07 12:18:02   141s]   Resynthesising clock tree into netlist done.
[03/07 12:18:02   141s]   Updating congestion map to accurately time the clock tree... *info: There are 10 candidate Buffer cells
[03/07 12:18:02   141s] *info: There are 13 candidate Inverter cells
[03/07 12:18:03   141s] 
[03/07 12:18:03   141s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=6826 and nets=15454 using extraction engine 'preRoute' .
[03/07 12:18:03   141s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:18:03   141s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:18:03   141s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:18:03   141s] RC Extraction called in multi-corner(1) mode.
[03/07 12:18:03   141s] RCMode: PreRoute
[03/07 12:18:03   141s]       RC Corner Indexes            0   
[03/07 12:18:03   141s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:18:03   141s] Resistance Scaling Factor    : 1.00000 
[03/07 12:18:03   141s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:18:03   141s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:18:03   141s] Shrink Factor                : 1.00000
[03/07 12:18:03   141s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:18:03   141s] Using capacitance table file ...
[03/07 12:18:03   141s] Updating RC grid for preRoute extraction ...
[03/07 12:18:03   141s] Initializing multi-corner capacitance tables ... 
[03/07 12:18:03   141s] Initializing multi-corner resistance tables ...
[03/07 12:18:03   141s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1206.609M)
[03/07 12:18:03   141s] 
[03/07 12:18:03   141s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/07 12:18:03   141s]   Updating congestion map to accurately time the clock tree done.
[03/07 12:18:03   141s]   Disconnecting clock tree from netlist... 
[03/07 12:18:03   141s]   Disconnecting clock tree from netlist done.
[03/07 12:18:03   142s]   Clock DAG stats After congestion update:
[03/07 12:18:03   142s]     cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:03   142s]     cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:03   142s]     wire lengths   : top=0.000um, trunk=7257.907um, leaf=36850.830um, total=44108.737um
[03/07 12:18:03   142s]     capacitance    : wire=6.537pF, gate=9.111pF, total=15.647pF
[03/07 12:18:03   142s]     net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.047ns
[03/07 12:18:03   142s]   Clock tree state After congestion update:
[03/07 12:18:03   142s]     clock_tree clock: worst slew is leaf(0.211),trunk(0.269),top(nil), margined worst slew is leaf(0.211),trunk(0.269),top(nil)
[03/07 12:18:03   142s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.400, avg=0.304, sd=0.028], skew [0.157 vs 0.103*, 89.8% {0.247, 0.298, 0.350}] (wid=0.103 ws=0.085) (gid=0.317 gs=0.108)
[03/07 12:18:03   142s]   Clock network insertion delays are now [0.243ns, 0.400ns] average 0.304ns std.dev 0.028ns
[03/07 12:18:03   142s]   Fixing clock tree slew time and max cap violations... 
[03/07 12:18:03   142s]     Fixing clock tree overload: 
[03/07 12:18:03   142s]     Fixing clock tree overload: .
[03/07 12:18:03   142s]     Fixing clock tree overload: ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:03   142s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/07 12:18:03   142s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:03   142s]       cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:03   142s]       wire lengths   : top=0.000um, trunk=7257.907um, leaf=36850.830um, total=44108.737um
[03/07 12:18:03   142s]       capacitance    : wire=6.537pF, gate=9.111pF, total=15.647pF
[03/07 12:18:03   142s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.047ns
[03/07 12:18:03   142s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/07 12:18:03   142s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.269),top(nil), margined worst slew is leaf(0.211),trunk(0.269),top(nil)
[03/07 12:18:03   142s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.400, avg=0.304, sd=0.028], skew [0.157 vs 0.103*, 89.8% {0.247, 0.298, 0.350}] (wid=0.103 ws=0.085) (gid=0.317 gs=0.108)
[03/07 12:18:03   142s]     Clock network insertion delays are now [0.243ns, 0.400ns] average 0.304ns std.dev 0.028ns
[03/07 12:18:03   142s]   Fixing clock tree slew time and max cap violations done.
[03/07 12:18:03   142s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/07 12:18:03   142s]     Fixing clock tree overload: 
[03/07 12:18:03   142s]     Fixing clock tree overload: .
[03/07 12:18:03   142s]     Fixing clock tree overload: ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:03   142s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:03   142s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/07 12:18:03   142s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:03   142s]       cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:03   142s]       wire lengths   : top=0.000um, trunk=7257.907um, leaf=36850.830um, total=44108.737um
[03/07 12:18:03   142s]       capacitance    : wire=6.537pF, gate=9.111pF, total=15.647pF
[03/07 12:18:03   142s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.047ns
[03/07 12:18:03   142s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/07 12:18:03   142s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.269),top(nil), margined worst slew is leaf(0.211),trunk(0.269),top(nil)
[03/07 12:18:03   142s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.400, avg=0.304, sd=0.028], skew [0.157 vs 0.103*, 89.8% {0.247, 0.298, 0.350}] (wid=0.103 ws=0.085) (gid=0.317 gs=0.108)
[03/07 12:18:03   142s]     Clock network insertion delays are now [0.243ns, 0.400ns] average 0.304ns std.dev 0.028ns
[03/07 12:18:03   142s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/07 12:18:03   142s]   Removing unnecessary root buffering... 
[03/07 12:18:03   142s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/07 12:18:03   142s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:03   142s]       cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:03   142s]       wire lengths   : top=0.000um, trunk=7257.907um, leaf=36850.830um, total=44108.737um
[03/07 12:18:03   142s]       capacitance    : wire=6.537pF, gate=9.111pF, total=15.647pF
[03/07 12:18:03   142s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.047ns
[03/07 12:18:03   142s]     Clock tree state after 'Removing unnecessary root buffering':
[03/07 12:18:03   142s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.269),top(nil), margined worst slew is leaf(0.211),trunk(0.269),top(nil)
[03/07 12:18:03   142s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.400, avg=0.304, sd=0.028], skew [0.157 vs 0.103*, 89.8% {0.247, 0.298, 0.350}] (wid=0.103 ws=0.085) (gid=0.317 gs=0.108)
[03/07 12:18:03   142s]     Clock network insertion delays are now [0.243ns, 0.400ns] average 0.304ns std.dev 0.028ns
[03/07 12:18:03   142s]   Removing unnecessary root buffering done.
[03/07 12:18:03   142s]   Equalizing net lengths... 
[03/07 12:18:03   142s]     Clock DAG stats after 'Equalizing net lengths':
[03/07 12:18:03   142s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:03   142s]       cell areas     : b=4230.374um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5337.158um^2
[03/07 12:18:03   142s]       wire lengths   : top=0.000um, trunk=7257.907um, leaf=36850.830um, total=44108.737um
[03/07 12:18:03   142s]       capacitance    : wire=6.537pF, gate=9.111pF, total=15.647pF
[03/07 12:18:03   142s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.047ns
[03/07 12:18:03   142s]     Clock tree state after 'Equalizing net lengths':
[03/07 12:18:03   142s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.269),top(nil), margined worst slew is leaf(0.211),trunk(0.269),top(nil)
[03/07 12:18:03   142s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.400, avg=0.304, sd=0.028], skew [0.157 vs 0.103*, 89.8% {0.247, 0.298, 0.350}] (wid=0.103 ws=0.085) (gid=0.317 gs=0.108)
[03/07 12:18:03   142s]     Clock network insertion delays are now [0.243ns, 0.400ns] average 0.304ns std.dev 0.028ns
[03/07 12:18:03   142s]   Equalizing net lengths done.
[03/07 12:18:03   142s]   Reducing insertion delay 1... 
[03/07 12:18:04   143s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/07 12:18:04   143s]       cell counts    : b=44, i=0, cg=0, l=40, total=84
[03/07 12:18:04   143s]       cell areas     : b=4291.862um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5398.646um^2
[03/07 12:18:04   143s]       wire lengths   : top=0.000um, trunk=7261.890um, leaf=36850.830um, total=44112.720um
[03/07 12:18:04   143s]       capacitance    : wire=6.537pF, gate=9.140pF, total=15.678pF
[03/07 12:18:04   143s]       net violations : underSlew={85,0.308ns} average 0.239ns std.dev 0.045ns
[03/07 12:18:04   143s]     Clock tree state after 'Reducing insertion delay 1':
[03/07 12:18:04   143s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.269),top(nil), margined worst slew is leaf(0.211),trunk(0.269),top(nil)
[03/07 12:18:04   143s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.392, avg=0.304, sd=0.027], skew [0.149 vs 0.103*, 90.6% {0.247, 0.298, 0.350}] (wid=0.103 ws=0.085) (gid=0.317 gs=0.108)
[03/07 12:18:04   143s]     Clock network insertion delays are now [0.243ns, 0.392ns] average 0.304ns std.dev 0.027ns
[03/07 12:18:04   143s]   Reducing insertion delay 1 done.
[03/07 12:18:04   143s]   Removing longest path buffering... 
[03/07 12:18:04   143s]     Clock DAG stats after removing longest path buffering:
[03/07 12:18:04   143s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:04   143s]       cell areas     : b=4193.482um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5300.266um^2
[03/07 12:18:04   143s]       wire lengths   : top=0.000um, trunk=6834.070um, leaf=37297.230um, total=44131.300um
[03/07 12:18:04   143s]       capacitance    : wire=6.540pF, gate=9.091pF, total=15.631pF
[03/07 12:18:04   143s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.050ns
[03/07 12:18:04   143s]     Clock tree state after removing longest path buffering:
[03/07 12:18:04   143s]       clock_tree clock: worst slew is leaf(0.327),trunk(0.269),top(nil), margined worst slew is leaf(0.327),trunk(0.269),top(nil)
[03/07 12:18:04   143s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.379, avg=0.303, sd=0.025], skew [0.136 vs 0.103*, 91% {0.247, 0.298, 0.350}] (wid=0.139 ws=0.121) (gid=0.317 gs=0.108)
[03/07 12:18:04   143s]     Clock network insertion delays are now [0.243ns, 0.379ns] average 0.303ns std.dev 0.025ns
[03/07 12:18:04   143s]     Clock DAG stats after 'Removing longest path buffering':
[03/07 12:18:04   143s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:04   143s]       cell areas     : b=4193.482um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5300.266um^2
[03/07 12:18:04   143s]       wire lengths   : top=0.000um, trunk=6834.070um, leaf=37297.230um, total=44131.300um
[03/07 12:18:04   143s]       capacitance    : wire=6.540pF, gate=9.091pF, total=15.631pF
[03/07 12:18:04   143s]       net violations : underSlew={84,0.308ns} average 0.237ns std.dev 0.050ns
[03/07 12:18:04   143s]     Clock tree state after 'Removing longest path buffering':
[03/07 12:18:04   143s]       clock_tree clock: worst slew is leaf(0.327),trunk(0.269),top(nil), margined worst slew is leaf(0.327),trunk(0.269),top(nil)
[03/07 12:18:04   143s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.379, avg=0.303, sd=0.025], skew [0.136 vs 0.103*, 91% {0.247, 0.298, 0.350}] (wid=0.139 ws=0.121) (gid=0.317 gs=0.108)
[03/07 12:18:04   143s]     Clock network insertion delays are now [0.243ns, 0.379ns] average 0.303ns std.dev 0.025ns
[03/07 12:18:04   143s]   Removing longest path buffering done.
[03/07 12:18:04   143s]   Reducing insertion delay 2... 
[03/07 12:18:06   144s]     Path optimization required 322 stage delay updates 
[03/07 12:18:06   144s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/07 12:18:06   144s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:06   144s]       cell areas     : b=4184.258um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5291.042um^2
[03/07 12:18:06   144s]       wire lengths   : top=0.000um, trunk=6460.797um, leaf=37608.681um, total=44069.478um
[03/07 12:18:06   144s]       capacitance    : wire=6.531pF, gate=9.081pF, total=15.613pF
[03/07 12:18:06   144s]       net violations : underSlew={84,0.308ns} average 0.238ns std.dev 0.044ns
[03/07 12:18:06   144s]     Clock tree state after 'Reducing insertion delay 2':
[03/07 12:18:06   144s]       clock_tree clock: worst slew is leaf(0.287),trunk(0.250),top(nil), margined worst slew is leaf(0.287),trunk(0.250),top(nil)
[03/07 12:18:06   144s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.243, max=0.360, avg=0.302, sd=0.022], skew [0.117 vs 0.103*, 95.4% {0.247, 0.298, 0.350}] (wid=0.131 ws=0.113) (gid=0.308 gs=0.099)
[03/07 12:18:06   144s]     Clock network insertion delays are now [0.243ns, 0.360ns] average 0.302ns std.dev 0.022ns
[03/07 12:18:06   144s]   Reducing insertion delay 2 done.
[03/07 12:18:06   144s]   Reducing clock tree power 1... 
[03/07 12:18:06   144s]     Resizing gates: 
[03/07 12:18:06   144s]     Resizing gates: .
[03/07 12:18:06   144s]     Resizing gates: ..
[03/07 12:18:06   144s]     Resizing gates: ...
[03/07 12:18:06   144s]     Resizing gates: ... 20% 
[03/07 12:18:06   144s]     Resizing gates: ... 20% .
[03/07 12:18:06   145s]     Resizing gates: ... 20% ..
[03/07 12:18:06   145s]     Resizing gates: ... 20% ...
[03/07 12:18:06   145s]     Resizing gates: ... 20% ... 40% 
[03/07 12:18:06   145s]     Resizing gates: ... 20% ... 40% .
[03/07 12:18:06   145s]     Resizing gates: ... 20% ... 40% ..
[03/07 12:18:06   145s]     Resizing gates: ... 20% ... 40% ...
[03/07 12:18:06   145s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/07 12:18:07   145s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/07 12:18:07   145s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/07 12:18:07   145s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/07 12:18:07   145s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:07   145s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:07   145s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:07   146s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:07   146s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:07   146s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/07 12:18:07   146s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:07   146s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:07   146s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:07   146s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:07   146s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:07   146s]     Clock tree state after 'Reducing clock tree power 1':
[03/07 12:18:07   146s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:07   146s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:07   146s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:07   146s]   Reducing clock tree power 1 done.
[03/07 12:18:07   146s]   Reducing clock tree power 2... 
[03/07 12:18:07   146s]     Path optimization required 0 stage delay updates 
[03/07 12:18:07   146s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/07 12:18:07   146s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:07   146s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:07   146s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:07   146s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:07   146s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:07   146s]     Clock tree state after 'Reducing clock tree power 2':
[03/07 12:18:07   146s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:07   146s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:07   146s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:07   146s]   Reducing clock tree power 2 done.
[03/07 12:18:07   146s]   Approximately balancing fragments step... 
[03/07 12:18:07   146s]     Resolving skew group constraints... 
[03/07 12:18:07   146s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/07 12:18:07   146s]     Resolving skew group constraints done.
[03/07 12:18:07   146s]     Approximately balancing fragments... 
[03/07 12:18:07   146s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/07 12:18:08   146s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/07 12:18:08   146s]           cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   146s]           cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   146s]           wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   146s]           capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   146s]           net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   146s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/07 12:18:08   146s]     Approximately balancing fragments done.
[03/07 12:18:08   146s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/07 12:18:08   146s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   146s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   146s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   146s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   146s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   146s]     Clock tree state after 'Approximately balancing fragments step':
[03/07 12:18:08   146s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:08   146s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:08   146s]   Approximately balancing fragments step done.
[03/07 12:18:08   146s]   Clock DAG stats after Approximately balancing fragments:
[03/07 12:18:08   146s]     cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   146s]     cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   146s]     wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   146s]     capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   146s]     net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   146s]   Clock tree state after Approximately balancing fragments:
[03/07 12:18:08   146s]     clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:08   146s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:08   146s]   Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:08   146s]   Improving fragments clock skew... 
[03/07 12:18:08   146s]     Clock DAG stats after 'Improving fragments clock skew':
[03/07 12:18:08   146s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   146s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   146s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   146s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   146s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   146s]     Clock tree state after 'Improving fragments clock skew':
[03/07 12:18:08   146s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:08   146s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:08   146s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:08   146s]   Improving fragments clock skew done.
[03/07 12:18:08   146s]   Approximately balancing step... 
[03/07 12:18:08   146s]     Resolving skew group constraints... 
[03/07 12:18:08   146s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/07 12:18:08   146s]     Resolving skew group constraints done.
[03/07 12:18:08   146s]     Approximately balancing... 
[03/07 12:18:08   146s]       Approximately balancing, wire and cell delays, iteration 1... 
[03/07 12:18:08   146s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/07 12:18:08   146s]           cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   146s]           cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   146s]           wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   146s]           capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   146s]           net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   146s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/07 12:18:08   146s]     Approximately balancing done.
[03/07 12:18:08   146s]     Clock DAG stats after 'Approximately balancing step':
[03/07 12:18:08   146s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   146s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   146s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   146s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   146s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   146s]     Clock tree state after 'Approximately balancing step':
[03/07 12:18:08   146s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:08   146s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:08   147s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:08   147s]   Approximately balancing step done.
[03/07 12:18:08   147s]   Fixing clock tree overload... 
[03/07 12:18:08   147s]     Fixing clock tree overload: 
[03/07 12:18:08   147s]     Fixing clock tree overload: .
[03/07 12:18:08   147s]     Fixing clock tree overload: ..
[03/07 12:18:08   147s]     Fixing clock tree overload: ...
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% 
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% .
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ..
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ...
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% 
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% .
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:08   147s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:08   147s]     Clock DAG stats after 'Fixing clock tree overload':
[03/07 12:18:08   147s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   147s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   147s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   147s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   147s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   147s]     Clock tree state after 'Fixing clock tree overload':
[03/07 12:18:08   147s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:08   147s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:08   147s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:08   147s]   Fixing clock tree overload done.
[03/07 12:18:08   147s]   Approximately balancing paths... 
[03/07 12:18:08   147s]     Added 0 buffers.
[03/07 12:18:08   147s]     Clock DAG stats after 'Approximately balancing paths':
[03/07 12:18:08   147s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:08   147s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:08   147s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:08   147s]       capacitance    : wire=6.549pF, gate=7.785pF, total=14.334pF
[03/07 12:18:08   147s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:08   147s]     Clock tree state after 'Approximately balancing paths':
[03/07 12:18:08   147s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:08   147s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.313 gs=0.083)
[03/07 12:18:08   147s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:08   147s]   Approximately balancing paths done.
[03/07 12:18:08   147s]   Resynthesising clock tree into netlist... 
[03/07 12:18:08   147s]   Resynthesising clock tree into netlist done.
[03/07 12:18:08   147s]   Updating congestion map to accurately time the clock tree... 
[03/07 12:18:08   147s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=6826 and nets=15454 using extraction engine 'preRoute' .
[03/07 12:18:08   147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:18:08   147s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:18:08   147s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:18:08   147s] RC Extraction called in multi-corner(1) mode.
[03/07 12:18:08   147s] RCMode: PreRoute
[03/07 12:18:08   147s]       RC Corner Indexes            0   
[03/07 12:18:08   147s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:18:08   147s] Resistance Scaling Factor    : 1.00000 
[03/07 12:18:08   147s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:18:08   147s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:18:08   147s] Shrink Factor                : 1.00000
[03/07 12:18:08   147s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:18:08   147s] Using capacitance table file ...
[03/07 12:18:08   147s] Updating RC grid for preRoute extraction ...
[03/07 12:18:08   147s] Initializing multi-corner capacitance tables ... 
[03/07 12:18:08   147s] Initializing multi-corner resistance tables ...
[03/07 12:18:08   147s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1167.551M)
[03/07 12:18:08   147s] 
[03/07 12:18:08   147s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/07 12:18:08   147s]   Updating congestion map to accurately time the clock tree done.
[03/07 12:18:08   147s]   Disconnecting clock tree from netlist... 
[03/07 12:18:08   147s]   Disconnecting clock tree from netlist done.
[03/07 12:18:09   147s]   Clock DAG stats After congestion update:
[03/07 12:18:09   147s]     cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:09   147s]     cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:09   147s]     wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:09   147s]     capacitance    : wire=6.550pF, gate=7.785pF, total=14.335pF
[03/07 12:18:09   147s]     net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:09   147s]   Clock tree state After congestion update:
[03/07 12:18:09   147s]     clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:09   147s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.312 gs=0.083)
[03/07 12:18:09   147s]   Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:09   147s]   Improving clock skew... 
[03/07 12:18:09   147s]     Clock DAG stats after 'Improving clock skew':
[03/07 12:18:09   147s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:09   147s]       cell areas     : b=1740.110um^2, i=0.000um^2, cg=0.000um^2, l=1060.668um^2, total=2800.778um^2
[03/07 12:18:09   147s]       wire lengths   : top=0.000um, trunk=6506.750um, leaf=37697.286um, total=44204.036um
[03/07 12:18:09   147s]       capacitance    : wire=6.550pF, gate=7.785pF, total=14.335pF
[03/07 12:18:09   147s]       net violations : underSlew={84,0.306ns} average 0.203ns std.dev 0.074ns
[03/07 12:18:09   147s]     Clock tree state after 'Improving clock skew':
[03/07 12:18:09   147s]       clock_tree clock: worst slew is leaf(0.323),trunk(0.202),top(nil), margined worst slew is leaf(0.323),trunk(0.202),top(nil)
[03/07 12:18:09   147s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.281, max=0.370, avg=0.328, sd=0.017], skew [0.089 vs 0.103, 100% {0.281, 0.327, 0.370}] (wid=0.136 ws=0.122) (gid=0.312 gs=0.083)
[03/07 12:18:09   147s]     Clock network insertion delays are now [0.281ns, 0.370ns] average 0.328ns std.dev 0.017ns
[03/07 12:18:09   147s]   Improving clock skew done.
[03/07 12:18:09   147s]   Reducing clock tree power 3... 
[03/07 12:18:09   147s]     Initial gate capacitance is (rise=7.785pF fall=7.785pF).
[03/07 12:18:09   147s]     Resizing gates: 
[03/07 12:18:09   147s]     Resizing gates: .
[03/07 12:18:09   147s]     Resizing gates: ..
[03/07 12:18:09   147s]     Resizing gates: ...
[03/07 12:18:09   148s]     Resizing gates: ... 20% 
[03/07 12:18:09   148s]     Resizing gates: ... 20% .
[03/07 12:18:09   148s]     Resizing gates: ... 20% ..
[03/07 12:18:09   148s]     Resizing gates: ... 20% ...
[03/07 12:18:09   148s]     Resizing gates: ... 20% ... 40% 
[03/07 12:18:09   148s]     Resizing gates: ... 20% ... 40% .
[03/07 12:18:09   148s]     Resizing gates: ... 20% ... 40% ..
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ...
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:10   148s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:10   149s]     Iteration 1: gate capacitance is (rise=7.639pF fall=7.639pF).
[03/07 12:18:10   149s]     Resizing gates: 
[03/07 12:18:10   149s]     Resizing gates: .
[03/07 12:18:10   149s]     Resizing gates: ..
[03/07 12:18:10   149s]     Resizing gates: ...
[03/07 12:18:10   149s]     Resizing gates: ... 20% 
[03/07 12:18:10   149s]     Resizing gates: ... 20% .
[03/07 12:18:10   149s]     Resizing gates: ... 20% ..
[03/07 12:18:10   149s]     Resizing gates: ... 20% ...
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% 
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% .
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ..
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ...
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:10   149s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:10   149s]     Stopping in iteration 2: unable to make further power recovery in this step.
[03/07 12:18:10   149s]     Iteration 2: gate capacitance is (rise=7.634pF fall=7.634pF).
[03/07 12:18:11   149s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/07 12:18:11   149s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:11   149s]       cell areas     : b=1537.200um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2425.702um^2
[03/07 12:18:11   149s]       wire lengths   : top=0.000um, trunk=6522.284um, leaf=37694.250um, total=44216.534um
[03/07 12:18:11   149s]       capacitance    : wire=6.553pF, gate=7.634pF, total=14.187pF
[03/07 12:18:11   149s]       net violations : underSlew={84,0.298ns} average 0.177ns std.dev 0.076ns
[03/07 12:18:11   149s]     Clock tree state after 'Reducing clock tree power 3':
[03/07 12:18:11   149s]       clock_tree clock: worst slew is leaf(0.344),trunk(0.183),top(nil), margined worst slew is leaf(0.344),trunk(0.183),top(nil)
[03/07 12:18:11   149s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.285, max=0.378, avg=0.348, sd=0.017], skew [0.093 vs 0.103, 99.1% {0.297, 0.348, 0.378}] (wid=0.134 ws=0.123) (gid=0.351 gs=0.121)
[03/07 12:18:11   149s]     Clock network insertion delays are now [0.285ns, 0.378ns] average 0.348ns std.dev 0.017ns
[03/07 12:18:11   149s] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/07 12:18:11   149s] {clock/default_emulate_constraint_mode,WC: 3710.14 -> 3778}
[03/07 12:18:11   149s]   Reducing clock tree power 3 done.
[03/07 12:18:11   149s]   Improving insertion delay... 
[03/07 12:18:11   149s]     Clock DAG stats after improving insertion delay:
[03/07 12:18:11   149s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:11   149s]       cell areas     : b=1537.200um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2425.702um^2
[03/07 12:18:11   149s]       wire lengths   : top=0.000um, trunk=6522.284um, leaf=37694.250um, total=44216.534um
[03/07 12:18:11   149s]       capacitance    : wire=6.553pF, gate=7.634pF, total=14.187pF
[03/07 12:18:11   149s]       net violations : underSlew={84,0.298ns} average 0.177ns std.dev 0.076ns
[03/07 12:18:11   149s]     Clock tree state after improving insertion delay:
[03/07 12:18:11   149s]       clock_tree clock: worst slew is leaf(0.344),trunk(0.183),top(nil), margined worst slew is leaf(0.344),trunk(0.183),top(nil)
[03/07 12:18:11   149s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.285, max=0.378, avg=0.348, sd=0.017], skew [0.093 vs 0.103, 99.1% {0.297, 0.348, 0.378}] (wid=0.134 ws=0.123) (gid=0.351 gs=0.121)
[03/07 12:18:11   149s]     Clock network insertion delays are now [0.285ns, 0.378ns] average 0.348ns std.dev 0.017ns
[03/07 12:18:11   149s]     Clock DAG stats after 'Improving insertion delay':
[03/07 12:18:11   149s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:11   149s]       cell areas     : b=1537.200um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2425.702um^2
[03/07 12:18:11   149s]       wire lengths   : top=0.000um, trunk=6522.284um, leaf=37694.250um, total=44216.534um
[03/07 12:18:11   149s]       capacitance    : wire=6.553pF, gate=7.634pF, total=14.187pF
[03/07 12:18:11   149s]       net violations : underSlew={84,0.298ns} average 0.177ns std.dev 0.076ns
[03/07 12:18:11   149s]     Clock tree state after 'Improving insertion delay':
[03/07 12:18:11   149s]       clock_tree clock: worst slew is leaf(0.344),trunk(0.183),top(nil), margined worst slew is leaf(0.344),trunk(0.183),top(nil)
[03/07 12:18:11   149s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.285, max=0.378, avg=0.348, sd=0.017], skew [0.093 vs 0.103, 99.1% {0.297, 0.348, 0.378}] (wid=0.134 ws=0.123) (gid=0.351 gs=0.121)
[03/07 12:18:11   149s]     Clock network insertion delays are now [0.285ns, 0.378ns] average 0.348ns std.dev 0.017ns
[03/07 12:18:11   149s] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/07 12:18:11   149s] {clock/default_emulate_constraint_mode,WC: 3710.14 -> 3778}
[03/07 12:18:11   149s]   Improving insertion delay done.
[03/07 12:18:11   149s]   Total capacitance is (rise=14.187pF fall=14.187pF), of which (rise=6.553pF fall=6.553pF) is wire, and (rise=7.634pF fall=7.634pF) is gate.
[03/07 12:18:11   149s]   Legalizer releasing space for clock trees... 
[03/07 12:18:11   149s]   Legalizer releasing space for clock trees done.
[03/07 12:18:11   149s]   Updating netlist... 
[03/07 12:18:11   149s] *
[03/07 12:18:11   149s] * Starting clock placement refinement...
[03/07 12:18:11   149s] *
[03/07 12:18:11   149s] * First pass: Refine non-clock instances...
[03/07 12:18:11   149s] *
[03/07 12:18:11   149s] #spOpts: mergeVia=F 
[03/07 12:18:11   149s] *** Starting refinePlace (0:02:29 mem=1232.8M) ***
[03/07 12:18:11   149s] Total net length = 4.160e+05 (2.241e+05 1.919e+05) (ext = 8.488e+04)
[03/07 12:18:11   149s] Starting refinePlace ...
[03/07 12:18:11   149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:11   149s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[03/07 12:18:11   149s] Density distribution unevenness ratio = 12.271%
[03/07 12:18:11   149s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:18:11   149s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1232.8MB) @(0:02:29 - 0:02:29).
[03/07 12:18:11   149s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:11   149s] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:18:11   149s] Move report: legalization moves 7 insts, mean move: 3.19 um, max move: 6.30 um
[03/07 12:18:11   149s] 	Max move on inst (g32690): (299.88, 140.30) --> (293.58, 140.30)
[03/07 12:18:11   149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1232.8MB) @(0:02:29 - 0:02:29).
[03/07 12:18:11   149s] Move report: Detail placement moves 7 insts, mean move: 3.19 um, max move: 6.30 um
[03/07 12:18:11   149s] 	Max move on inst (g32690): (299.88, 140.30) --> (293.58, 140.30)
[03/07 12:18:11   149s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1232.8MB
[03/07 12:18:11   149s] Statistics of distance of Instance movement in refine placement:
[03/07 12:18:11   149s]   maximum (X+Y) =         6.30 um
[03/07 12:18:11   149s]   inst (g32690) with max move: (299.88, 140.3) -> (293.58, 140.3)
[03/07 12:18:11   149s]   mean    (X+Y) =         3.19 um
[03/07 12:18:11   149s] Summary Report:
[03/07 12:18:11   149s] Instances move: 7 (out of 5091 movable)
[03/07 12:18:11   149s] Mean displacement: 3.19 um
[03/07 12:18:11   149s] Max displacement: 6.30 um (Instance: g32690) ([03/07 12:18:11   149s] Total instances moved : 7
299.88, 140.3) -> (293.58, 140.3)
[03/07 12:18:11   149s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AN22X1
[03/07 12:18:11   149s] 	Violation at original loc: Placement Blockage Violation
[03/07 12:18:11   149s] Total net length = 4.160e+05 (2.241e+05 1.919e+05) (ext = 8.488e+04)
[03/07 12:18:11   149s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1232.8MB
[03/07 12:18:11   149s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1232.8MB) @(0:02:29 - 0:02:29).
[03/07 12:18:11   149s] *** Finished refinePlace (0:02:29 mem=1232.8M) ***
[03/07 12:18:11   149s] *
[03/07 12:18:11   149s] * Second pass: Refine clock instances...
[03/07 12:18:11   149s] *
[03/07 12:18:11   149s] #spOpts: mergeVia=F 
[03/07 12:18:11   149s] *** Starting refinePlace (0:02:29 mem=1232.8M) ***
[03/07 12:18:11   149s] Total net length = 4.161e+05 (2.241e+05 1.919e+05) (ext = 8.488e+04)
[03/07 12:18:11   149s] Starting refinePlace ...
[03/07 12:18:11   149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:11   149s] default core: bins with density >  0.75 = 3.47 % ( 5 / 144 )
[03/07 12:18:11   149s] Density distribution unevenness ratio = 6.372%
[03/07 12:18:11   150s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:18:11   150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1232.8MB) @(0:02:29 - 0:02:29).
[03/07 12:18:11   150s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:11   150s] wireLenOptFixPriorityInst 1652 inst fixed
[03/07 12:18:11   150s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:11   150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1232.8MB) @(0:02:29 - 0:02:29).
[03/07 12:18:11   150s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:11   150s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1232.8MB
[03/07 12:18:11   150s] Statistics of distance of Instance movement in refine placement:
[03/07 12:18:11   150s]   maximum (X+Y) =         0.00 um
[03/07 12:18:11   150s]   mean    (X+Y) =         0.00 um
[03/07 12:18:11   150s] Total instances moved : 0
[03/07 12:18:11   150s] Summary Report:
[03/07 12:18:11   150s] Instances move: 0 (out of 6826 movable)
[03/07 12:18:11   150s] Mean displacement: 0.00 um
[03/07 12:18:11   150s] Max displacement: 0.00 um 
[03/07 12:18:11   150s] Total net length = 4.161e+05 (2.241e+05 1.919e+05) (ext = 8.488e+04)
[03/07 12:18:11   150s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1232.8MB
[03/07 12:18:11   150s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1232.8MB) @(0:02:29 - 0:02:29).
[03/07 12:18:11   150s] *** Finished refinePlace (0:02:29 mem=1232.8M) ***
[03/07 12:18:11   150s] *
[03/07 12:18:11   150s] * No clock instances moved during refinement.
[03/07 12:18:11   150s] *
[03/07 12:18:11   150s] * Finished with clock placement refinement.
[03/07 12:18:11   150s] *
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s] CCOPT: Starting clock implementation routing.
[03/07 12:18:12   150s] Net route status summary:
[03/07 12:18:12   150s]   Clock:        84 (unrouted=81, trialRouted=0, noStatus=0, routed=0, fixed=3)
[03/07 12:18:12   150s]   Non-clock:  7222 (unrouted=1, trialRouted=7182, noStatus=39, routed=0, fixed=0)
[03/07 12:18:12   150s] (Not counting 8148 nets with <2 term connections)
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=6826 and nets=15454 using extraction engine 'preRoute' .
[03/07 12:18:12   150s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:18:12   150s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:18:12   150s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:18:12   150s] RC Extraction called in multi-corner(1) mode.
[03/07 12:18:12   150s] RCMode: PreRoute
[03/07 12:18:12   150s]       RC Corner Indexes            0   
[03/07 12:18:12   150s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:18:12   150s] Resistance Scaling Factor    : 1.00000 
[03/07 12:18:12   150s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:18:12   150s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:18:12   150s] Shrink Factor                : 1.00000
[03/07 12:18:12   150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:18:12   150s] Using capacitance table file ...
[03/07 12:18:12   150s] Updating RC grid for preRoute extraction ...
[03/07 12:18:12   150s] Initializing multi-corner capacitance tables ... 
[03/07 12:18:12   150s] Initializing multi-corner resistance tables ...
[03/07 12:18:12   150s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1231.504M)
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s] CCOPT: Preparing to route 84 clock nets with NanoRoute.
[03/07 12:18:12   150s]   All net are default rule.
[03/07 12:18:12   150s]   Removed pre-existing routes for 84 nets.
[03/07 12:18:12   150s]   Preferred NanoRoute mode settings: Current
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s]   drouteAutoStop = "false"
[03/07 12:18:12   150s]   drouteEndIteration = "20"
[03/07 12:18:12   150s]   drouteExpDeterministicMultiThread = "true"
[03/07 12:18:12   150s]   envHonorGlobalRoute = "false"
[03/07 12:18:12   150s]   grouteExpUseNanoRoute2 = "false"
[03/07 12:18:12   150s]   routeAllowPinAsFeedthrough = "false"
[03/07 12:18:12   150s]   routeExpDeterministicMultiThread = "true"
[03/07 12:18:12   150s]   routeSelectedNetOnly = "true"
[03/07 12:18:12   150s]   routeWithEco = "true"
[03/07 12:18:12   150s]   routeWithSiDriven = "false"
[03/07 12:18:12   150s]   routeWithTimingDriven = "false"
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s] globalDetailRoute
[03/07 12:18:12   150s] 
[03/07 12:18:12   150s] #setNanoRouteMode -drouteAutoStop false
[03/07 12:18:12   150s] #setNanoRouteMode -drouteEndIteration 20
[03/07 12:18:12   150s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/07 12:18:12   150s] #setNanoRouteMode -routeSelectedNetOnly true
[03/07 12:18:12   150s] #setNanoRouteMode -routeWithEco true
[03/07 12:18:12   150s] #setNanoRouteMode -routeWithSiDriven false
[03/07 12:18:12   150s] #setNanoRouteMode -routeWithTimingDriven false
[03/07 12:18:12   150s] #Start globalDetailRoute on Tue Mar  7 12:18:12 2023
[03/07 12:18:12   150s] #
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/07 12:18:12   151s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/07 12:18:12   151s] #To increase the message display limit, refer to the product command reference manual.
[03/07 12:18:13   153s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:18:13   153s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:18:13   153s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:18:13   153s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:18:14   153s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/07 12:18:14   153s] #Start routing data preparation.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/07 12:18:14   153s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/07 12:18:14   153s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/07 12:18:14   153s] #Minimum voltage of a net in the design = 0.000.
[03/07 12:18:14   153s] #Maximum voltage of a net in the design = 1.800.
[03/07 12:18:14   153s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/07 12:18:14   153s] #Voltage range [0.000 - 1.800] has 15448 nets.
[03/07 12:18:16   155s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/07 12:18:16   155s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:18:16   155s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:18:16   155s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:18:16   155s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:18:16   155s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/07 12:18:16   155s] #Regenerating Ggrids automatically.
[03/07 12:18:16   155s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/07 12:18:16   155s] #Using automatically generated G-grids.
[03/07 12:18:16   155s] #Done routing data preparation.
[03/07 12:18:16   155s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 917.86 (MB), peak = 949.74 (MB)
[03/07 12:18:16   155s] #Merging special wires...
[03/07 12:18:16   155s] #reading routing guides ......
[03/07 12:18:16   155s] #Number of eco nets is 0
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #Start data preparation...
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #Data preparation is done on Tue Mar  7 12:18:16 2023
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #Analyzing routing resource...
[03/07 12:18:16   155s] #Routing resource analysis is done on Tue Mar  7 12:18:16 2023
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #  Resource Analysis:
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 12:18:16   155s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 12:18:16   155s] #  --------------------------------------------------------------
[03/07 12:18:16   155s] #  Metal 1        H         931           0        3600    74.17%
[03/07 12:18:16   155s] #  Metal 2        V         907           0        3600     0.00%
[03/07 12:18:16   155s] #  Metal 3        H         931           0        3600    10.89%
[03/07 12:18:16   155s] #  Metal 4        V         907           0        3600     0.00%
[03/07 12:18:16   155s] #  Metal 5        H         931           0        3600     0.00%
[03/07 12:18:16   155s] #  Metal 6        V         453           0        3600     0.00%
[03/07 12:18:16   155s] #  --------------------------------------------------------------
[03/07 12:18:16   155s] #  Total                   5060       0.00%  21600    14.18%
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #  84 nets (0.54%) with 1 preferred extra spacing.
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #Routing guide is on.
[03/07 12:18:16   155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 919.21 (MB), peak = 949.74 (MB)
[03/07 12:18:16   155s] #
[03/07 12:18:16   155s] #start global routing iteration 1...
[03/07 12:18:17   156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.04 (MB), peak = 949.74 (MB)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #start global routing iteration 2...
[03/07 12:18:17   156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 926.43 (MB), peak = 949.74 (MB)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Total number of trivial nets (e.g. < 2 pins) = 8148 (skipped).
[03/07 12:18:17   156s] #Total number of selected nets for routing = 84.
[03/07 12:18:17   156s] #Total number of unselected nets (but routable) for routing = 7222 (skipped).
[03/07 12:18:17   156s] #Total number of nets in the design = 15454.
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #7222 skipped nets do not have any wires.
[03/07 12:18:17   156s] #84 routable nets have only global wires.
[03/07 12:18:17   156s] #84 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Routed net constraints summary:
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #        Rules   Pref Extra Space   Unconstrained  
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #      Default                 84               0  
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #        Total                 84               0  
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Routing constraints summary of the whole design:
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #        Rules   Pref Extra Space   Unconstrained  
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #      Default                 84            7222  
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #        Total                 84            7222  
[03/07 12:18:17   156s] #------------------------------------------------
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #                 OverCon       OverCon       OverCon          
[03/07 12:18:17   156s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/07 12:18:17   156s] #     Layer           (1)           (2)           (3)   OverCon
[03/07 12:18:17   156s] #  ------------------------------------------------------------
[03/07 12:18:17   156s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:18:17   156s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:18:17   156s] #   Metal 3     25(0.71%)     41(1.16%)      7(0.20%)   (2.06%)
[03/07 12:18:17   156s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:18:17   156s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:18:17   156s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:18:17   156s] #  ------------------------------------------------------------
[03/07 12:18:17   156s] #     Total     25(0.13%)     41(0.21%)      7(0.04%)   (0.38%)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/07 12:18:17   156s] #  Overflow after GR: 0.85% H + 0.00% V
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Complete Global Routing.
[03/07 12:18:17   156s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:18:17   156s] #Total wire length = 45702 um.
[03/07 12:18:17   156s] #Total half perimeter of net bounding box = 24702 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET1 = 38 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET2 = 1578 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET3 = 18068 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET4 = 22162 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET5 = 3789 um.
[03/07 12:18:17   156s] #Total wire length on LAYER METTP = 66 um.
[03/07 12:18:17   156s] #Total number of vias = 5615
[03/07 12:18:17   156s] #Up-Via Summary (total 5615):
[03/07 12:18:17   156s] #           
[03/07 12:18:17   156s] #-----------------------
[03/07 12:18:17   156s] #  Metal 1         1822
[03/07 12:18:17   156s] #  Metal 2         1597
[03/07 12:18:17   156s] #  Metal 3         1738
[03/07 12:18:17   156s] #  Metal 4          450
[03/07 12:18:17   156s] #  Metal 5            8
[03/07 12:18:17   156s] #-----------------------
[03/07 12:18:17   156s] #                  5615 
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Total number of involved priority nets 84
[03/07 12:18:17   156s] #Maximum src to sink distance for priority net 949.8
[03/07 12:18:17   156s] #Average of max src_to_sink distance for priority net 283.5
[03/07 12:18:17   156s] #Average of ave src_to_sink distance for priority net 192.5
[03/07 12:18:17   156s] #Max overcon = 3 tracks.
[03/07 12:18:17   156s] #Total overcon = 0.38%.
[03/07 12:18:17   156s] #Worst layer Gcell overcon rate = 2.06%.
[03/07 12:18:17   156s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 926.70 (MB), peak = 949.74 (MB)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.73 (MB), peak = 949.74 (MB)
[03/07 12:18:17   156s] #Start Track Assignment.
[03/07 12:18:17   156s] #Done with 1301 horizontal wires in 1 hboxes and 1416 vertical wires in 1 hboxes.
[03/07 12:18:17   156s] #Done with 127 horizontal wires in 1 hboxes and 108 vertical wires in 1 hboxes.
[03/07 12:18:17   156s] #Complete Track Assignment.
[03/07 12:18:17   156s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:18:17   156s] #Total wire length = 48854 um.
[03/07 12:18:17   156s] #Total half perimeter of net bounding box = 24702 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET1 = 2568 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET2 = 1610 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET3 = 18370 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET4 = 22154 um.
[03/07 12:18:17   156s] #Total wire length on LAYER MET5 = 4071 um.
[03/07 12:18:17   156s] #Total wire length on LAYER METTP = 80 um.
[03/07 12:18:17   156s] #Total number of vias = 5615
[03/07 12:18:17   156s] #Up-Via Summary (total 5615):
[03/07 12:18:17   156s] #           
[03/07 12:18:17   156s] #-----------------------
[03/07 12:18:17   156s] #  Metal 1         1822
[03/07 12:18:17   156s] #  Metal 2         1597
[03/07 12:18:17   156s] #  Metal 3         1738
[03/07 12:18:17   156s] #  Metal 4          450
[03/07 12:18:17   156s] #  Metal 5            8
[03/07 12:18:17   156s] #-----------------------
[03/07 12:18:17   156s] #                  5615 
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.95 (MB), peak = 949.74 (MB)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Cpu time = 00:00:03
[03/07 12:18:17   156s] #Elapsed time = 00:00:03
[03/07 12:18:17   156s] #Increased memory = 15.03 (MB)
[03/07 12:18:17   156s] #Total memory = 924.99 (MB)
[03/07 12:18:17   156s] #Peak memory = 949.74 (MB)
[03/07 12:18:17   156s] #
[03/07 12:18:17   156s] #Start Detail Routing..
[03/07 12:18:17   156s] #start initial detail routing ...
[03/07 12:18:28   167s] # ECO: 4.0% of the total area was rechecked for DRC, and 88.0% required routing.
[03/07 12:18:28   167s] #    number of violations = 0
[03/07 12:18:28   167s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 962.29 (MB), peak = 962.30 (MB)
[03/07 12:18:28   167s] #start 1st optimization iteration ...
[03/07 12:18:28   167s] #    number of violations = 0
[03/07 12:18:28   167s] #    number of process antenna violations = 15
[03/07 12:18:28   167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 946.08 (MB), peak = 991.35 (MB)
[03/07 12:18:28   167s] #start 2nd optimization iteration ...
[03/07 12:18:28   167s] #    number of violations = 0
[03/07 12:18:28   167s] #    number of process antenna violations = 3
[03/07 12:18:28   167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.07 (MB), peak = 991.35 (MB)
[03/07 12:18:28   167s] #start 3rd optimization iteration ...
[03/07 12:18:28   167s] #    number of violations = 0
[03/07 12:18:28   167s] #    number of process antenna violations = 3
[03/07 12:18:28   167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.07 (MB), peak = 991.35 (MB)
[03/07 12:18:28   167s] #start 4th optimization iteration ...
[03/07 12:18:28   167s] #    number of violations = 0
[03/07 12:18:28   167s] #    number of process antenna violations = 3
[03/07 12:18:28   167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.07 (MB), peak = 991.35 (MB)
[03/07 12:18:28   167s] #start 5th optimization iteration ...
[03/07 12:18:28   167s] #    number of violations = 0
[03/07 12:18:28   167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.07 (MB), peak = 991.35 (MB)
[03/07 12:18:28   167s] #Complete Detail Routing.
[03/07 12:18:28   167s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:18:28   167s] #Total wire length = 46736 um.
[03/07 12:18:28   167s] #Total half perimeter of net bounding box = 24702 um.
[03/07 12:18:28   167s] #Total wire length on LAYER MET1 = 84 um.
[03/07 12:18:28   167s] #Total wire length on LAYER MET2 = 2864 um.
[03/07 12:18:28   167s] #Total wire length on LAYER MET3 = 21213 um.
[03/07 12:18:28   167s] #Total wire length on LAYER MET4 = 21671 um.
[03/07 12:18:28   167s] #Total wire length on LAYER MET5 = 905 um.
[03/07 12:18:28   167s] #Total wire length on LAYER METTP = 0 um.
[03/07 12:18:28   167s] #Total number of vias = 5973
[03/07 12:18:28   167s] #Up-Via Summary (total 5973):
[03/07 12:18:28   167s] #           
[03/07 12:18:28   167s] #-----------------------
[03/07 12:18:28   167s] #  Metal 1         1812
[03/07 12:18:28   167s] #  Metal 2         1739
[03/07 12:18:28   167s] #  Metal 3         2062
[03/07 12:18:28   167s] #  Metal 4          360
[03/07 12:18:28   167s] #-----------------------
[03/07 12:18:28   167s] #                  5973 
[03/07 12:18:28   167s] #
[03/07 12:18:28   167s] #Total number of DRC violations = 0
[03/07 12:18:28   167s] #Cpu time = 00:00:11
[03/07 12:18:28   167s] #Elapsed time = 00:00:11
[03/07 12:18:28   167s] #Increased memory = 10.75 (MB)
[03/07 12:18:28   167s] #Total memory = 935.73 (MB)
[03/07 12:18:28   167s] #Peak memory = 991.35 (MB)
[03/07 12:18:28   167s] #detailRoute Statistics:
[03/07 12:18:28   167s] #Cpu time = 00:00:11
[03/07 12:18:28   167s] #Elapsed time = 00:00:11
[03/07 12:18:28   167s] #Increased memory = 10.75 (MB)
[03/07 12:18:28   167s] #Total memory = 935.73 (MB)
[03/07 12:18:28   167s] #Peak memory = 991.35 (MB)
[03/07 12:18:28   167s] #
[03/07 12:18:28   167s] #globalDetailRoute statistics:
[03/07 12:18:28   167s] #Cpu time = 00:00:17
[03/07 12:18:28   167s] #Elapsed time = 00:00:16
[03/07 12:18:28   167s] #Increased memory = 80.31 (MB)
[03/07 12:18:28   167s] #Total memory = 924.64 (MB)
[03/07 12:18:28   167s] #Peak memory = 991.35 (MB)
[03/07 12:18:28   167s] #Number of warnings = 45
[03/07 12:18:28   167s] #Total number of warnings = 45
[03/07 12:18:28   167s] #Number of fails = 0
[03/07 12:18:28   167s] #Total number of fails = 0
[03/07 12:18:28   167s] #Complete globalDetailRoute on Tue Mar  7 12:18:28 2023
[03/07 12:18:28   167s] #
[03/07 12:18:28   167s] Checking guided vs. routed lengths for 84 nets...
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     
[03/07 12:18:28   167s]     Guided max path lengths
[03/07 12:18:28   167s]     =======================
[03/07 12:18:28   167s]     
[03/07 12:18:28   167s]     ---------------------------------------
[03/07 12:18:28   167s]     From (um)    To (um)    Number of paths
[03/07 12:18:28   167s]     ---------------------------------------
[03/07 12:18:28   167s]        0.000     100.000          20
[03/07 12:18:28   167s]      100.000     200.000          13
[03/07 12:18:28   167s]      200.000     300.000           7
[03/07 12:18:28   167s]      300.000     400.000          27
[03/07 12:18:28   167s]      400.000     500.000          15
[03/07 12:18:28   167s]      500.000     600.000           1
[03/07 12:18:28   167s]      600.000     700.000           0
[03/07 12:18:28   167s]      700.000     800.000           0
[03/07 12:18:28   167s]      800.000     900.000           1
[03/07 12:18:28   167s]     ---------------------------------------
[03/07 12:18:28   167s]     
[03/07 12:18:28   167s]     Deviation of routing from guided max path lengths
[03/07 12:18:28   167s]     =================================================
[03/07 12:18:28   167s]     
[03/07 12:18:28   167s]     -------------------------------------
[03/07 12:18:28   167s]     From (%)    To (%)    Number of paths
[03/07 12:18:28   167s]     -------------------------------------
[03/07 12:18:28   167s]     below        0.000          11
[03/07 12:18:28   167s]       0.000     10.000          56
[03/07 12:18:28   167s]      10.000     20.000          11
[03/07 12:18:28   167s]      20.000     30.000           4
[03/07 12:18:28   167s]      30.000     40.000           0
[03/07 12:18:28   167s]      40.000     50.000           1
[03/07 12:18:28   167s]      50.000     60.000           1
[03/07 12:18:28   167s]     -------------------------------------
[03/07 12:18:28   167s]     
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Top 10 notable deviations of routed length from guided length
[03/07 12:18:28   167s]     =============================================================
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_319 (101 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   334.311um, total =  1431.431um
[03/07 12:18:28   167s]     Routed length:  max path =   491.280um, total =  1537.300um
[03/07 12:18:28   167s]     Deviation:      max path =    46.953%,  total =     7.396%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_317 (101 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   336.521um, total =  1311.287um
[03/07 12:18:28   167s]     Routed length:  max path =   430.350um, total =  1392.155um
[03/07 12:18:28   167s]     Deviation:      max path =    27.882%,  total =     6.167%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_261 (33 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   382.741um, total =  1216.485um
[03/07 12:18:28   167s]     Routed length:  max path =   467.690um, total =  1258.275um
[03/07 12:18:28   167s]     Deviation:      max path =    22.195%,  total =     3.435%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_257 (33 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   362.928um, total =  1158.186um
[03/07 12:18:28   167s]     Routed length:  max path =   434.330um, total =  1239.980um
[03/07 12:18:28   167s]     Deviation:      max path =    19.674%,  total =     7.062%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_251 (65 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   821.639um, total =  1372.203um
[03/07 12:18:28   167s]     Routed length:  max path =   952.630um, total =  1456.760um
[03/07 12:18:28   167s]     Deviation:      max path =    15.943%,  total =     6.162%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_246 (2 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   394.085um, total =   394.085um
[03/07 12:18:28   167s]     Routed length:  max path =   454.870um, total =   454.870um
[03/07 12:18:28   167s]     Deviation:      max path =    15.424%,  total =    15.424%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_315 (81 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   360.632um, total =  1212.066um
[03/07 12:18:28   167s]     Routed length:  max path =   411.030um, total =  1292.175um
[03/07 12:18:28   167s]     Deviation:      max path =    13.975%,  total =     6.609%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_265 (33 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   389.948um, total =  1023.189um
[03/07 12:18:28   167s]     Routed length:  max path =   443.340um, total =  1085.995um
[03/07 12:18:28   167s]     Deviation:      max path =    13.692%,  total =     6.138%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_253 (33 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   294.097um, total =   921.419um
[03/07 12:18:28   167s]     Routed length:  max path =   332.280um, total =   960.180um
[03/07 12:18:28   167s]     Deviation:      max path =    12.983%,  total =     4.207%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s]     Net CTS_247 (33 terminals)
[03/07 12:18:28   167s]     Guided length:  max path =   290.434um, total =   442.024um
[03/07 12:18:28   167s]     Routed length:  max path =   302.900um, total =   497.180um
[03/07 12:18:28   167s]     Deviation:      max path =     4.292%,  total =    12.478%
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] Set FIXED routing status on 84 net(s)
[03/07 12:18:28   167s] Set FIXED placed status on 83 instance(s)
[03/07 12:18:28   167s] Net route status summary:
[03/07 12:18:28   167s]   Clock:        84 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=84)
[03/07 12:18:28   167s]   Non-clock:  7222 (unrouted=7222, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/07 12:18:28   167s] (Not counting 8148 nets with <2 term connections)
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] CCOPT: Done with clock implementation routing.
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] CCOPT: Starting congestion repair using flow wrapper.
[03/07 12:18:28   167s] Trial Route Overflow 0(H) 0(V)
[03/07 12:18:28   167s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/07 12:18:28   167s] Starting congestion repair ...
[03/07 12:18:28   167s] (I)       Reading DB...
[03/07 12:18:28   167s] (I)       congestionReportName   : 
[03/07 12:18:28   167s] [NR-eagl] buildTerm2TermWires    : 1
[03/07 12:18:28   167s] [NR-eagl] doTrackAssignment      : 1
[03/07 12:18:28   167s] (I)       dumpBookshelfFiles     : 0
[03/07 12:18:28   167s] [NR-eagl] numThreads             : 1
[03/07 12:18:28   167s] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:18:28   167s] (I)       honorPin               : false
[03/07 12:18:28   167s] (I)       honorPinGuide          : true
[03/07 12:18:28   167s] (I)       honorPartition         : false
[03/07 12:18:28   167s] (I)       allowPartitionCrossover: false
[03/07 12:18:28   167s] (I)       honorSingleEntry       : true
[03/07 12:18:28   167s] (I)       honorSingleEntryStrong : true
[03/07 12:18:28   167s] (I)       handleViaSpacingRule   : false
[03/07 12:18:28   167s] (I)       PDConstraint           : none
[03/07 12:18:28   167s] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:18:28   167s] (I)       routingEffortLevel     : 3
[03/07 12:18:28   167s] [NR-eagl] minRouteLayer          : 2
[03/07 12:18:28   167s] [NR-eagl] maxRouteLayer          : 2147483647
[03/07 12:18:28   167s] (I)       numRowsPerGCell        : 1
[03/07 12:18:28   167s] (I)       speedUpLargeDesign     : 0
[03/07 12:18:28   167s] (I)       speedUpBlkViolationClean: 0
[03/07 12:18:28   167s] (I)       autoGCellMerging       : 1
[03/07 12:18:28   167s] (I)       multiThreadingTA       : 0
[03/07 12:18:28   167s] (I)       punchThroughDistance   : -1
[03/07 12:18:28   167s] (I)       blockedPinEscape       : 0
[03/07 12:18:28   167s] (I)       blkAwareLayerSwitching : 0
[03/07 12:18:28   167s] (I)       betterClockWireModeling: 0
[03/07 12:18:28   167s] (I)       scenicBound            : 1.15
[03/07 12:18:28   167s] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:18:28   167s] (I)       source-to-sink ratio   : 0.00
[03/07 12:18:28   167s] (I)       targetCongestionRatio  : 1.00
[03/07 12:18:28   167s] (I)       layerCongestionRatio   : 0.70
[03/07 12:18:28   167s] (I)       m1CongestionRatio      : 0.10
[03/07 12:18:28   167s] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:18:28   167s] (I)       pinAccessEffort        : 0.10
[03/07 12:18:28   167s] (I)       localRouteEffort       : 1.00
[03/07 12:18:28   167s] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:18:28   167s] (I)       supplyScaleFactorH     : 1.00
[03/07 12:18:28   167s] (I)       supplyScaleFactorV     : 1.00
[03/07 12:18:28   167s] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:18:28   167s] (I)       skipTrackCommand             : 
[03/07 12:18:28   167s] (I)       readTROption           : true
[03/07 12:18:28   167s] (I)       extraSpacingBothSide   : false
[03/07 12:18:28   167s] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:18:28   167s] (I)       routeSelectedNetsOnly  : false
[03/07 12:18:28   167s] (I)       before initializing RouteDB syMemory usage = 1323.1 MB
[03/07 12:18:28   167s] (I)       starting read tracks
[03/07 12:18:28   167s] (I)       build grid graph
[03/07 12:18:28   167s] (I)       build grid graph start
[03/07 12:18:28   167s] (I)       build grid graph end
[03/07 12:18:28   167s] [NR-eagl] Layer1 has no routable track
[03/07 12:18:28   167s] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:18:28   167s] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:18:28   167s] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:18:28   167s] [NR-eagl] Layer5 has single uniform track structure
[03/07 12:18:28   167s] [NR-eagl] Layer6 has single uniform track structure
[03/07 12:18:28   167s] (I)       Layer1   numNetMinLayer=7222
[03/07 12:18:28   167s] (I)       Layer2   numNetMinLayer=84
[03/07 12:18:28   167s] (I)       Layer3   numNetMinLayer=0
[03/07 12:18:28   167s] (I)       Layer4   numNetMinLayer=0
[03/07 12:18:28   167s] (I)       Layer5   numNetMinLayer=0
[03/07 12:18:28   167s] (I)       Layer6   numNetMinLayer=0
[03/07 12:18:28   167s] [NR-eagl] numViaLayers=5
[03/07 12:18:28   167s] (I)       end build via table
[03/07 12:18:28   167s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=698 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:18:28   167s] [NR-eagl] numPreroutedNet = 84  numPreroutedWires = 3911
[03/07 12:18:28   167s] (I)       num ignored nets =0
[03/07 12:18:28   167s] (I)       readDataFromPlaceDB
[03/07 12:18:28   167s] (I)       Read net information..
[03/07 12:18:28   167s] [NR-eagl] Read numTotalNets=7306  numIgnoredNets=84
[03/07 12:18:28   167s] (I)       Read testcase time = 0.000 seconds
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] (I)       totalGlobalPin=24537, totalPins=24952
[03/07 12:18:28   167s] (I)       Model blockage into capacity
[03/07 12:18:28   167s] (I)       Read numBlocks=698  numPreroutedWires=3911  numCapScreens=0
[03/07 12:18:28   167s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:18:28   167s] (I)       blocked area on Layer2 : 389939200  (0.12%)
[03/07 12:18:28   167s] (I)       blocked area on Layer3 : 9682950400  (2.98%)
[03/07 12:18:28   167s] (I)       blocked area on Layer4 : 3187136000  (0.98%)
[03/07 12:18:28   167s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/07 12:18:28   167s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/07 12:18:28   167s] (I)       Modeling time = 0.000 seconds
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1323.1 MB
[03/07 12:18:28   167s] (I)       Layer1  viaCost=200.00
[03/07 12:18:28   167s] (I)       Layer2  viaCost=100.00
[03/07 12:18:28   167s] (I)       Layer3  viaCost=100.00
[03/07 12:18:28   167s] (I)       Layer4  viaCost=100.00
[03/07 12:18:28   167s] (I)       Layer5  viaCost=200.00
[03/07 12:18:28   167s] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:18:28   167s] (I)       routing area        :  (0, 0) - (571410, 568520)
[03/07 12:18:28   167s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[03/07 12:18:28   167s] (I)       Site Width          :   630  (dbu)
[03/07 12:18:28   167s] (I)       Row Height          :  4880  (dbu)
[03/07 12:18:28   167s] (I)       GCell Width         :  4880  (dbu)
[03/07 12:18:28   167s] (I)       GCell Height        :  4880  (dbu)
[03/07 12:18:28   167s] (I)       grid                :   117   116     6
[03/07 12:18:28   167s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/07 12:18:28   167s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/07 12:18:28   167s] (I)       Default wire width  :   230   280   280   280   280   440
[03/07 12:18:28   167s] (I)       Default wire space  :   230   280   280   280   280   460
[03/07 12:18:28   167s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/07 12:18:28   167s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/07 12:18:28   167s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/07 12:18:28   167s] (I)       Total num of tracks :     0   907   931   907   931   453
[03/07 12:18:28   167s] (I)       Num of masks        :     1     1     1     1     1     1
[03/07 12:18:28   167s] (I)       --------------------------------------------------------
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] (I)       After initializing earlyGlobalRoute syMemory usage = 1323.1 MB
[03/07 12:18:28   167s] (I)       Loading and dumping file time : 0.06 seconds
[03/07 12:18:28   167s] (I)       ============= Initialization =============
[03/07 12:18:28   167s] [NR-eagl] EstWL : 88337
[03/07 12:18:28   167s] 
[03/07 12:18:28   167s] (I)       total 2D Cap : 475142 = (213292 H, 261850 V)
[03/07 12:18:28   167s] (I)       botLay=Layer1  topLay=Layer6  numSeg=17405
[03/07 12:18:28   167s] (I)       ============  Phase 1a Route ============
[03/07 12:18:28   167s] (I)       Phase 1a runs 0.02 seconds
[03/07 12:18:28   167s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/07 12:18:28   167s] [NR-eagl] Usage: 88337 = (47484 H, 40853 V) = (22.26% H, 19.15% V) = (2.317e+05um H, 1.994e+05um V)
[03/07 12:18:28   167s] [NR-eagl] 
[03/07 12:18:28   167s] (I)       ============  Phase 1b Route ============
[03/07 12:18:28   167s] (I)       Phase 1b runs 0.01 seconds
[03/07 12:18:28   167s] [NR-eagl] Usage: 88346 = (47486 H, 40860 V) = (22.26% H, 19.16% V) = (2.317e+05um H, 1.994e+05um V)
[03/07 12:18:28   167s] [NR-eagl] 
[03/07 12:18:28   167s] (I)       ============  Phase 1c Route ============
[03/07 12:18:28   167s] (I)       [03/07 12:18:28   167s] [NR-eagl] earlyGlobalRoute overflow: 0.10% H + 0.00% V
[03/07 12:18:28   167s] 
Level2 Grid: 24 x 24
[03/07 12:18:28   167s] (I)       Phase 1c runs 0.00 seconds
[03/07 12:18:28   167s] [NR-eagl] Usage: 88346 = (47486 H, 40860 V) = (22.26% H, 19.16% V) = (2.317e+05um H, 1.994e+05um V)
[03/07 12:18:28   167s] [NR-eagl] 
[03/07 12:18:28   167s] (I)       ============  Phase 1d Route ============
[03/07 12:18:28   167s] (I)       Phase 1d runs 0.00 seconds
[03/07 12:18:28   167s] [NR-eagl] Usage: 88352 = (47486 H, 40866 V) = (22.26% H, 19.16% V) = (2.317e+05um H, 1.994e+05um V)
[03/07 12:18:28   167s] [NR-eagl] 
[03/07 12:18:28   167s] (I)       ============  Phase 1e Route ============
[03/07 12:18:28   167s] (I)       Phase 1e runs 0.00 seconds
[03/07 12:18:28   167s] [NR-eagl] Usage: 88352 = (47486 H, 40866 V) = (22.26% H, 19.16% V) = (2.317e+05um H, 1.994e+05um V)
[03/07 12:18:28   167s] [NR-eagl] 
[03/07 12:18:28   167s] (I)       ============  Phase 1l Route ============
[03/07 12:18:28   167s] [NR-eagl] earlyGlobalRoute overflow: 0.04% H + 0.07% V
[03/07 12:18:28   167s] 
[03/07 12:18:28   168s] (I)       dpBasedLA: time=0.02  totalOF=1880256  totalVia=54462  totalWL=88350  total(Via+WL)=142812 
[03/07 12:18:28   168s] (I)       Total Global Routing Runtime: 0.09 seconds
[03/07 12:18:28   168s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.10% V
[03/07 12:18:28   168s] [NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.11% V
[03/07 12:18:28   168s] 
[03/07 12:18:28   168s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:18:28   168s] 
[03/07 12:18:28   168s] ** np local hotspot detection info verbose **
[03/07 12:18:28   168s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 12:18:28   168s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:18:28   168s] 
[03/07 12:18:28   168s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/07 12:18:28   168s] Skipped repairing congestion.
[03/07 12:18:28   168s] (I)       ============= track Assignment ============
[03/07 12:18:28   168s] (I)       extract Global 3D Wires
[03/07 12:18:28   168s] (I)       Extract Global WL : time=0.00
[03/07 12:18:28   168s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/07 12:18:28   168s] (I)       track assignment initialization runtime=1789 millisecond
[03/07 12:18:28   168s] (I)       #threads=1 for track assignment
[03/07 12:18:29   168s] (I)       track assignment kernel runtime=106994 millisecond
[03/07 12:18:29   168s] (I)       End Greedy Track Assignment
[03/07 12:18:29   168s] [NR-eagl] Layer1(MET1)(F) length: 8.428000e+01um, number of vias: 26501
[03/07 12:18:29   168s] [NR-eagl] Layer2(MET2)(V) length: 1.126980e+05um, number of vias: 34215
[03/07 12:18:29   168s] [NR-eagl] Layer3(MET3)(H) length: 1.385970e+05um, number of vias: 7704
[03/07 12:18:29   168s] [NR-eagl] Layer4(MET4)(V) length: 8.800931e+04um, number of vias: 4534
[03/07 12:18:29   168s] [NR-eagl] Layer5(MET5)(H) length: 1.194723e+05um, number of vias: 536
[03/07 12:18:29   168s] [NR-eagl] Layer6(METTP)(V) length: 3.075741e+04um, number of vias: 0
[03/07 12:18:29   168s] [NR-eagl] Total length: 4.896182e+05um, number of vias: 73490
[03/07 12:18:29   168s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[03/07 12:18:29   168s] 
[03/07 12:18:29   168s] CCOPT: Done with congestion repair using flow wrapper.
[03/07 12:18:29   168s] 
[03/07 12:18:29   168s] Core basic site is core
[03/07 12:18:29   168s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:18:29   168s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=6826 and nets=15454 using extraction engine 'preRoute' .
[03/07 12:18:29   168s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:18:29   168s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:18:29   168s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:18:29   168s] RC Extraction called in multi-corner(1) mode.
[03/07 12:18:29   168s] RCMode: PreRoute
[03/07 12:18:29   168s]       RC Corner Indexes            0   
[03/07 12:18:29   168s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:18:29   168s] Resistance Scaling Factor    : 1.00000 
[03/07 12:18:29   168s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:18:29   168s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:18:29   168s] Shrink Factor                : 1.00000
[03/07 12:18:29   168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:18:29   168s] Using capacitance table file ...
[03/07 12:18:29   168s] Updating RC grid for preRoute extraction ...
[03/07 12:18:29   168s] Initializing multi-corner capacitance tables ... 
[03/07 12:18:29   168s] Initializing multi-corner resistance tables ...
[03/07 12:18:29   168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1331.070M)
[03/07 12:18:29   168s] 
[03/07 12:18:29   168s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/07 12:18:29   168s] There was no routing performed, so no routing correlation information will be displayed.
[03/07 12:18:29   168s]     
[03/07 12:18:29   168s]     Routing Correlation Report
[03/07 12:18:29   168s]     ==========================
[03/07 12:18:29   168s]     
[03/07 12:18:29   168s]     No data available
[03/07 12:18:29   168s]     
[03/07 12:18:29   168s]     
[03/07 12:18:29   169s]     Clock DAG stats after routing clock trees:
[03/07 12:18:29   169s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:29   169s]       cell areas     : b=1537.200um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2425.702um^2
[03/07 12:18:29   169s]       wire lengths   : top=0.000um, trunk=6885.300um, leaf=39851.115um, total=46736.415um
[03/07 12:18:29   169s]       capacitance    : wire=6.716pF, gate=7.634pF, total=14.350pF
[03/07 12:18:29   169s]       net violations : underSlew={84,0.319ns} average 0.261ns std.dev 0.039ns
[03/07 12:18:29   169s]     Clock tree state after routing clock trees:
[03/07 12:18:29   169s]       clock_tree clock: worst slew is leaf(0.197),trunk(0.160),top(nil), margined worst slew is leaf(0.197),trunk(0.160),top(nil)
[03/07 12:18:29   169s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.222, max=0.292, avg=0.246, sd=0.013], skew [0.069 vs 0.103, 100% {0.222, 0.254, 0.292}] (wid=0.000 ws=0.000) (gid=0.292 gs=0.069)
[03/07 12:18:29   169s]     Clock network insertion delays are now [0.222ns, 0.292ns] average 0.246ns std.dev 0.013ns
[03/07 12:18:29   169s]     Legalizer reserving space for clock trees... 
[03/07 12:18:29   169s]     Legalizer reserving space for clock trees done.
[03/07 12:18:29   169s]     PostConditioning... 
[03/07 12:18:29   169s]       Update timing... 
[03/07 12:18:29   169s]         Updating timing graph... 
[03/07 12:18:29   169s]           
[03/07 12:18:30   169s] #################################################################################
[03/07 12:18:30   169s] # Design Stage: PreRoute
[03/07 12:18:30   169s] # Design Name: riscv_steel_core
[03/07 12:18:30   169s] # Design Mode: 90nm
[03/07 12:18:30   169s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:18:30   169s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:18:30   169s] # Signoff Settings: SI Off 
[03/07 12:18:30   169s] #################################################################################
[03/07 12:18:30   169s] Calculate delays in Single mode...
[03/07 12:18:30   169s] Topological Sorting (CPU = 0:00:00.0, MEM = 1397.8M, InitMEM = 1397.8M)
[03/07 12:18:32   171s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:18:32   171s] End delay calculation. (MEM=1455.07 CPU=0:00:01.9 REAL=0:00:02.0)
[03/07 12:18:32   171s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1455.1M) ***
[03/07 12:18:32   171s]         Updating timing graph done.
[03/07 12:18:32   171s]         Updating latch analysis... 
[03/07 12:18:32   171s]         Updating latch analysis done.
[03/07 12:18:32   171s]       Update timing done.
[03/07 12:18:32   171s]       Invalidating timing
[03/07 12:18:32   171s]       PostConditioning active optimizations:
[03/07 12:18:32   171s]        - DRV fixing with cell sizing
[03/07 12:18:32   171s]       
[03/07 12:18:32   171s]       Currently running CTS, using active skew data
[03/07 12:18:32   171s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[03/07 12:18:32   171s]       Clock DAG stats PostConditioning initial state:
[03/07 12:18:32   171s]         cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:32   171s]         cell areas     : b=1537.200um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2425.702um^2
[03/07 12:18:32   171s]         wire lengths   : top=0.000um, trunk=6885.300um, leaf=39851.115um, total=46736.415um
[03/07 12:18:32   171s]         capacitance    : wire=6.716pF, gate=7.634pF, total=14.350pF
[03/07 12:18:32   171s]         net violations : overSlew={1,0.024ns} average 0.024ns std.dev 0.000ns, overSlew (inc. unfixable)={1,0.024ns} average 0.024ns std.dev 0.000ns, underSlew={83,0.299ns} average 0.175ns std.dev 0.078ns
[03/07 12:18:32   171s]       Recomputing CTS skew targets... 
[03/07 12:18:32   171s]         Resolving skew group constraints... 
[03/07 12:18:32   172s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/07 12:18:32   172s]         Resolving skew group constraints done.
[03/07 12:18:32   172s]       Recomputing CTS skew targets done.
[03/07 12:18:32   172s]       Fixing DRVs... 
[03/07 12:18:32   172s]         Fixing clock tree DRVs: 
[03/07 12:18:32   172s]         Fixing clock tree DRVs: .
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ..
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ...
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% 
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% .
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% ..
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% ...
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/07 12:18:32   172s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/07 12:18:33   172s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 12:18:33   172s]         CCOpt-PostConditioning: considered: 84, tested: 84, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
[03/07 12:18:33   172s]         
[03/07 12:18:33   172s]         PRO Statistics: Fix DRVs (cell sizing):
[03/07 12:18:33   172s]         =======================================
[03/07 12:18:33   172s]         
[03/07 12:18:33   172s]         Cell changes by Net Type:
[03/07 12:18:33   172s]         
[03/07 12:18:33   172s]         ------------------------------
[03/07 12:18:33   172s]         Net Type    Attempted    Sized
[03/07 12:18:33   172s]         ------------------------------
[03/07 12:18:33   172s]         top             0          0
[03/07 12:18:33   172s]         trunk           0          0
[03/07 12:18:33   172s]         leaf            1          1
[03/07 12:18:33   172s]         ------------------------------
[03/07 12:18:33   172s]         Total           1          1
[03/07 12:18:33   172s]         ------------------------------
[03/07 12:18:33   172s]         
[03/07 12:18:33   172s]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 21.521um^2
[03/07 12:18:33   172s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/07 12:18:33   172s]         
[03/07 12:18:33   172s]         Clock DAG stats PostConditioning after DRV fixing:
[03/07 12:18:33   172s]           cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:33   172s]           cell areas     : b=1558.721um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2447.222um^2
[03/07 12:18:33   172s]           wire lengths   : top=0.000um, trunk=6885.300um, leaf=39851.115um, total=46736.415um
[03/07 12:18:33   172s]           capacitance    : wire=6.716pF, gate=7.644pF, total=14.360pF
[03/07 12:18:33   172s]           net violations : underSlew={84,0.299ns} average 0.173ns std.dev 0.080ns
[03/07 12:18:33   172s]         Clock tree state PostConditioning after DRV fixing:
[03/07 12:18:33   172s]           clock_tree clock: worst slew is leaf(0.359),trunk(0.194),top(nil), margined worst slew is leaf(0.359),trunk(0.194),top(nil)
[03/07 12:18:33   172s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.285, max=0.393, avg=0.358, sd=0.019], skew [0.108 vs 0.103*, 98.5% {0.308, 0.359, 0.393}] (wid=0.168 ws=0.160) (gid=0.357 gs=0.133)
[03/07 12:18:33   172s]         Clock network insertion delays are now [0.285ns, 0.393ns] average 0.358ns std.dev 0.019ns
[03/07 12:18:33   172s]       Fixing DRVs done.
[03/07 12:18:33   172s]       
[03/07 12:18:33   172s]       Slew Diagnostics: After DRV fixing
[03/07 12:18:33   172s]       ==================================
[03/07 12:18:33   172s]       
[03/07 12:18:33   172s]       Global causes: DRV fixing with buffering is disabled
[03/07 12:18:33   172s]       
[03/07 12:18:33   172s]       Top 5 overslews:
[03/07 12:18:33   172s]       
[03/07 12:18:33   172s]       ---------------------------------
[03/07 12:18:33   172s]       Node    Net    Overslew    Causes
[03/07 12:18:33   172s]       ---------------------------------
[03/07 12:18:33   172s]         (empty table)
[03/07 12:18:33   172s]       ---------------------------------
[03/07 12:18:33   172s]       
[03/07 12:18:33   172s]       Reconnecting optimized routes... 
[03/07 12:18:33   172s]       Reconnecting optimized routes done.
[03/07 12:18:33   172s]       Refining placement... 
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] * Starting clock placement refinement...
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] * First pass: Refine non-clock instances...
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] #spOpts: mergeVia=F 
[03/07 12:18:33   172s] *** Starting refinePlace (0:02:52 mem=1326.8M) ***
[03/07 12:18:33   172s] Total net length = 4.152e+05 (2.237e+05 1.915e+05) (ext = 8.486e+04)
[03/07 12:18:33   172s] Starting refinePlace ...
[03/07 12:18:33   172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[03/07 12:18:33   172s] Density distribution unevenness ratio = 12.265%
[03/07 12:18:33   172s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:18:33   172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1326.8MB) @(0:02:52 - 0:02:52).
[03/07 12:18:33   172s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:18:33   172s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1326.8MB) @(0:02:52 - 0:02:52).
[03/07 12:18:33   172s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1326.8MB
[03/07 12:18:33   172s] Statistics of distance of Instance movement in refine placement:
[03/07 12:18:33   172s]   maximum (X+Y) =         0.00 um
[03/07 12:18:33   172s]   mean    (X+Y) =         0.00 um
[03/07 12:18:33   172s] Total instances moved : 0
[03/07 12:18:33   172s] Summary Report:
[03/07 12:18:33   172s] Instances move: 0 (out of 5091 movable)
[03/07 12:18:33   172s] Mean displacement: 0.00 um
[03/07 12:18:33   172s] Max displacement: 0.00 um 
[03/07 12:18:33   172s] Total net length = 4.152e+05 (2.237e+05 1.915e+05) (ext = 8.486e+04)
[03/07 12:18:33   172s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1326.8MB
[03/07 12:18:33   172s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1326.8MB) @(0:02:52 - 0:02:52).
[03/07 12:18:33   172s] *** Finished refinePlace (0:02:52 mem=1326.8M) ***
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] * Second pass: Refine clock instances...
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] #spOpts: mergeVia=F 
[03/07 12:18:33   172s] *** Starting refinePlace (0:02:52 mem=1326.8M) ***
[03/07 12:18:33   172s] Total net length = 4.152e+05 (2.237e+05 1.915e+05) (ext = 8.486e+04)
[03/07 12:18:33   172s] Starting refinePlace ...
[03/07 12:18:33   172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] default core: bins with density >  0.75 = 3.47 % ( 5 / 144 )
[03/07 12:18:33   172s] Density distribution unevenness ratio = 6.367%
[03/07 12:18:33   172s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:18:33   172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1326.8MB) @(0:02:52 - 0:02:52).
[03/07 12:18:33   172s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] wireLenOptFixPriorityInst 1652 inst fixed
[03/07 12:18:33   172s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1326.8MB) @(0:02:52 - 0:02:52).
[03/07 12:18:33   172s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:33   172s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1326.8MB
[03/07 12:18:33   172s] Statistics of distance of Instance movement in refine placement:
[03/07 12:18:33   172s]   maximum (X+Y) =         0.00 um
[03/07 12:18:33   172s]   mean    (X+Y) =         0.00 um
[03/07 12:18:33   172s] Total instances moved : 0
[03/07 12:18:33   172s] Summary Report:
[03/07 12:18:33   172s] Instances move: 0 (out of 6826 movable)
[03/07 12:18:33   172s] Mean displacement: 0.00 um
[03/07 12:18:33   172s] Max displacement: 0.00 um 
[03/07 12:18:33   172s] Total net length = 4.152e+05 (2.237e+05 1.915e+05) (ext = 8.486e+04)
[03/07 12:18:33   172s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1326.8MB
[03/07 12:18:33   172s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1326.8MB) @(0:02:52 - 0:02:52).
[03/07 12:18:33   172s] *** Finished refinePlace (0:02:52 mem=1326.8M) ***
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] * No clock instances moved during refinement.
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] * Finished with clock placement refinement.
[03/07 12:18:33   172s] *
[03/07 12:18:33   172s] 
[03/07 12:18:33   172s]       Refining placement done.
[03/07 12:18:33   172s]       Set dirty flag on 2 insts, 4 nets
[03/07 12:18:33   172s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'riscv_steel_core' of instances=6826 and nets=15454 using extraction engine 'preRoute' .
[03/07 12:18:33   172s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:18:33   172s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:18:33   172s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:18:33   172s] RC Extraction called in multi-corner(1) mode.
[03/07 12:18:33   172s] RCMode: PreRoute
[03/07 12:18:33   172s]       RC Corner Indexes            0   
[03/07 12:18:33   172s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:18:33   172s] Resistance Scaling Factor    : 1.00000 
[03/07 12:18:33   172s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:18:33   172s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:18:33   172s] Shrink Factor                : 1.00000
[03/07 12:18:33   172s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:18:33   172s] Using capacitance table file ...
[03/07 12:18:33   172s] Updating RC grid for preRoute extraction ...
[03/07 12:18:33   172s] Initializing multi-corner capacitance tables ... 
[03/07 12:18:33   172s] Initializing multi-corner resistance tables ...
[03/07 12:18:33   172s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1326.781M)
[03/07 12:18:33   172s] 
[03/07 12:18:33   172s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/07 12:18:34   173s]       Clock DAG stats PostConditioning final:
[03/07 12:18:34   173s]         cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:34   173s]         cell areas     : b=1558.721um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2447.222um^2
[03/07 12:18:34   173s]         wire lengths   : top=0.000um, trunk=6885.300um, leaf=39851.115um, total=46736.415um
[03/07 12:18:34   173s]         capacitance    : wire=6.716pF, gate=7.644pF, total=14.360pF
[03/07 12:18:34   173s]         net violations : underSlew={84,0.299ns} average 0.173ns std.dev 0.080ns
[03/07 12:18:34   173s]     PostConditioning done.
[03/07 12:18:34   173s] Net route status summary:
[03/07 12:18:34   173s]   Clock:        84 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=84)
[03/07 12:18:34   173s]   Non-clock:  7222 (unrouted=0, trialRouted=7222, noStatus=0, routed=0, fixed=0)
[03/07 12:18:34   173s] (Not counting 8148 nets with <2 term connections)
[03/07 12:18:34   173s]     Clock DAG stats after post-conditioning:
[03/07 12:18:34   173s]       cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:34   173s]       cell areas     : b=1558.721um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2447.222um^2
[03/07 12:18:34   173s]       wire lengths   : top=0.000um, trunk=6885.300um, leaf=39851.115um, total=46736.415um
[03/07 12:18:34   173s]       capacitance    : wire=6.716pF, gate=7.644pF, total=14.360pF
[03/07 12:18:34   173s]       net violations : underSlew={84,0.299ns} average 0.173ns std.dev 0.080ns
[03/07 12:18:34   173s]     Clock tree state after post-conditioning:
[03/07 12:18:34   173s]       clock_tree clock: worst slew is leaf(0.359),trunk(0.194),top(nil), margined worst slew is leaf(0.359),trunk(0.194),top(nil)
[03/07 12:18:34   173s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.285, max=0.393, avg=0.358, sd=0.019], skew [0.108 vs 0.103*, 98.5% {0.308, 0.359, 0.393}] (wid=0.168 ws=0.160) (gid=0.357 gs=0.133)
[03/07 12:18:34   173s]     Clock network insertion delays are now [0.285ns, 0.393ns] average 0.358ns std.dev 0.019ns
[03/07 12:18:34   173s]   Updating netlist done.
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Clock DAG stats at end of CTS:
[03/07 12:18:34   173s]   ==============================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   --------------------------------
[03/07 12:18:34   173s]   Cell type      Count    Area
[03/07 12:18:34   173s]   --------------------------------
[03/07 12:18:34   173s]   Buffers         43      1558.721
[03/07 12:18:34   173s]   Inverters        0         0.000
[03/07 12:18:34   173s]   Clock Gates      0         0.000
[03/07 12:18:34   173s]   Clock Logic     40       888.502
[03/07 12:18:34   173s]   All             83      2447.222
[03/07 12:18:34   173s]   --------------------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Clock DAG wire lengths at end of CTS:
[03/07 12:18:34   173s]   =====================================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   --------------------
[03/07 12:18:34   173s]   Type     Wire Length
[03/07 12:18:34   173s]   --------------------
[03/07 12:18:34   173s]   Top           0.000
[03/07 12:18:34   173s]   Trunk      6885.300
[03/07 12:18:34   173s]   Leaf      39851.115
[03/07 12:18:34   173s]   Total     46736.415
[03/07 12:18:34   173s]   --------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Clock DAG capacitances at end of CTS:
[03/07 12:18:34   173s]   =====================================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   --------------------
[03/07 12:18:34   173s]   Type     Capacitance
[03/07 12:18:34   173s]   --------------------
[03/07 12:18:34   173s]   Wire        6.716
[03/07 12:18:34   173s]   Gate        7.644
[03/07 12:18:34   173s]   Total      14.360
[03/07 12:18:34   173s]   --------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Clock DAG net violations at end of CTS:
[03/07 12:18:34   173s]   =======================================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   ------------------------------------------------------
[03/07 12:18:34   173s]   Type         Count    Max viol    Average    Std. Dev.
[03/07 12:18:34   173s]   ------------------------------------------------------
[03/07 12:18:34   173s]   underSlew     84      0.299ns     0.173ns     0.080ns
[03/07 12:18:34   173s]   ------------------------------------------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Clock tree summary at end of CTS:
[03/07 12:18:34   173s]   =================================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   -------------------------------------------------------
[03/07 12:18:34   173s]   Clock Tree          Worst Trunk Slew    Worst Leaf Slew
[03/07 12:18:34   173s]   -------------------------------------------------------
[03/07 12:18:34   173s]   clock_tree clock         0.194               0.359
[03/07 12:18:34   173s]   -------------------------------------------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Skew group summary at end of CTS:
[03/07 12:18:34   173s]   =================================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:34   173s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/07 12:18:34   173s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:34   173s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.285     0.393     0.108    0.103*           0.160           0.077           0.358        0.019     98.5% {0.308, 0.359, 0.393}
[03/07 12:18:34   173s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Min/max skew group path pins for unmet skew targets:
[03/07 12:18:34   173s]   ====================================================
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   --------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:34   173s]   Half-corner                                Skew Group                               Min/Max    Delay    Pin
[03/07 12:18:34   173s]   --------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:34   173s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.285    csr_file_instance_utime_reg[13]/C
[03/07 12:18:34   173s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.393    csr_file_instance_minstret_reg[43]/C
[03/07 12:18:34   173s]   --------------------------------------------------------------------------------------------------------------------------------------------
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Clock network insertion delays are now [0.285ns, 0.393ns] average 0.358ns std.dev 0.019ns
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s]   Found a total of 0 clock tree pins with a slew violation.
[03/07 12:18:34   173s]   
[03/07 12:18:34   173s] Synthesizing clock trees done.
[03/07 12:18:34   173s] Connecting clock gate test enables... 
[03/07 12:18:34   173s] Connecting clock gate test enables done.
[03/07 12:18:34   173s] Innovus updating I/O latencies
[03/07 12:18:34   173s] #################################################################################
[03/07 12:18:34   173s] # Design Stage: PreRoute
[03/07 12:18:34   173s] # Design Name: riscv_steel_core
[03/07 12:18:34   173s] # Design Mode: 90nm
[03/07 12:18:34   173s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:18:34   173s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:18:34   173s] # Signoff Settings: SI Off 
[03/07 12:18:34   173s] #################################################################################
[03/07 12:18:34   173s] Calculate delays in Single mode...
[03/07 12:18:34   173s] Topological Sorting (CPU = 0:00:00.0, MEM = 1393.6M, InitMEM = 1393.6M)
[03/07 12:18:34   174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/07 12:18:34   174s] End delay calculation. (MEM=1450.78 CPU=0:00:00.2 REAL=0:00:00.0)
[03/07 12:18:34   174s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1450.8M) ***
[03/07 12:18:34   174s] 	Current asserted source latency: 0
[03/07 12:18:34   174s] 	Executing: set_clock_latency -source -early -max -rise -0.357679 [get_pins 
[03/07 12:18:34   174s] clock]
[03/07 12:18:34   174s] 	Current asserted source latency: 0
[03/07 12:18:34   174s] 	Executing: set_clock_latency -source -late -max -rise -0.357679 [get_pins 
[03/07 12:18:34   174s] clock]
[03/07 12:18:34   174s] 	Current asserted source latency: 0
[03/07 12:18:34   174s] 	Executing: set_clock_latency -source -early -max -fall -0.373387 [get_pins 
[03/07 12:18:34   174s] clock]
[03/07 12:18:34   174s] 	Current asserted source latency: 0
[03/07 12:18:34   174s] 	Executing: set_clock_latency -source -late -max -fall -0.373387 [get_pins 
[03/07 12:18:34   174s] clock]
[03/07 12:18:34   174s] Setting all clocks to propagated mode.
[03/07 12:18:34   174s] Resetting all latency settings from fanout cone of clock 'clock'
[03/07 12:18:35   174s] Clock DAG stats after update timingGraph:
[03/07 12:18:35   174s]   cell counts    : b=43, i=0, cg=0, l=40, total=83
[03/07 12:18:35   174s]   cell areas     : b=1558.721um^2, i=0.000um^2, cg=0.000um^2, l=888.502um^2, total=2447.222um^2
[03/07 12:18:35   174s]   wire lengths   : top=0.000um, trunk=6885.300um, leaf=39851.115um, total=46736.415um
[03/07 12:18:35   174s]   capacitance    : wire=6.716pF, gate=7.644pF, total=14.360pF
[03/07 12:18:35   174s]   net violations : underSlew={84,0.299ns} average 0.173ns std.dev 0.080ns
[03/07 12:18:35   174s] Clock tree state after update timingGraph:
[03/07 12:18:35   174s]   clock_tree clock: worst slew is leaf(0.359),trunk(0.194),top(nil), margined worst slew is leaf(0.359),trunk(0.194),top(nil)
[03/07 12:18:35   174s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.285, max=0.393, avg=0.358, sd=0.019], skew [0.108 vs 0.103*, 98.5% {0.308, 0.359, 0.393}] (wid=0.168 ws=0.160) (gid=0.357 gs=0.133)
[03/07 12:18:35   174s] Clock network insertion delays are now [0.285ns, 0.393ns] average 0.358ns std.dev 0.019ns
[03/07 12:18:35   174s] Logging CTS constraint violations... 
[03/07 12:18:35   174s]   No violations found.
[03/07 12:18:35   174s] Logging CTS constraint violations done.
[03/07 12:18:35   174s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/07 12:18:35   174s] Synthesizing clock trees with CCOpt done.
[03/07 12:18:35   174s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:18:35   174s] UM:                                                                   cts
[03/07 12:18:35   174s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/07 12:18:35   174s] #spOpts: mergeVia=F 
[03/07 12:18:35   174s] Info: 1 threads available for lower-level modules during optimization.
[03/07 12:18:35   174s] GigaOpt running with 1 threads.
[03/07 12:18:37   176s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1322.7M, totSessionCpu=0:02:56 **
[03/07 12:18:37   176s] Added -handlePreroute to trialRouteMode
[03/07 12:18:37   176s] *** opt_design -post_cts ***
[03/07 12:18:37   176s] DRC Margin: user margin 0.0; extra margin 0.2
[03/07 12:18:37   176s] Hold Target Slack: user slack 0
[03/07 12:18:37   176s] Setup Target Slack: user slack 0; extra slack 0.1
[03/07 12:18:37   176s] setUsefulSkewMode -noEcoRoute
[03/07 12:18:37   176s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/07 12:18:37   176s] 'set_default_switching_activity' finished successfully.
[03/07 12:18:37   176s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[03/07 12:18:37   177s] Summary for sequential cells idenfication: 
[03/07 12:18:37   177s] Identified SBFF number: 128
[03/07 12:18:37   177s] Identified MBFF number: 0
[03/07 12:18:37   177s] Not identified SBFF number: 0
[03/07 12:18:37   177s] Not identified MBFF number: 0
[03/07 12:18:37   177s] Number of sequential cells which are not FFs: 106
[03/07 12:18:37   177s] 
[03/07 12:18:37   177s] Start to check current routing status for nets...
[03/07 12:18:37   177s] Using hname+ instead name for net compare
[03/07 12:18:37   177s] All nets are already routed correctly.
[03/07 12:18:37   177s] End to check current routing status for nets (mem=1322.7M)
[03/07 12:18:38   177s] Compute RC Scale Done ...
[03/07 12:18:38   177s] #################################################################################
[03/07 12:18:38   177s] # Design Stage: PreRoute
[03/07 12:18:38   177s] # Design Name: riscv_steel_core
[03/07 12:18:38   177s] # Design Mode: 90nm
[03/07 12:18:38   177s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:18:38   177s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:18:38   177s] # Signoff Settings: SI Off 
[03/07 12:18:38   177s] #################################################################################
[03/07 12:18:38   178s] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:18:38   178s] Calculate delays in Single mode...
[03/07 12:18:38   178s] Topological Sorting (CPU = 0:00:00.0, MEM = 1480.2M, InitMEM = 1480.2M)
[03/07 12:18:40   180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/07 12:18:40   180s] End delay calculation. (MEM=1480.2 CPU=0:00:02.0 REAL=0:00:02.0)
[03/07 12:18:40   180s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1480.2M) ***
[03/07 12:18:41   180s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:03:00 mem=1480.2M)
[03/07 12:18:41   180s] 
[03/07 12:18:41   180s] ------------------------------------------------------------
[03/07 12:18:41   180s]              Initial Summary                             
[03/07 12:18:41   180s] ------------------------------------------------------------
[03/07 12:18:41   180s] 
[03/07 12:18:41   180s] Setup views included:
[03/07 12:18:41   180s]  default_emulate_view 
[03/07 12:18:41   180s] 
[03/07 12:18:41   180s] +--------------------+---------+
[03/07 12:18:41   180s] |     Setup mode     |   all   |
[03/07 12:18:41   180s] +--------------------+---------+
[03/07 12:18:41   180s] |           WNS (ns):| -2.371  |
[03/07 12:18:41   180s] |           TNS (ns):| -16.741 |
[03/07 12:18:41   180s] |    Violating Paths:|   20    |
[03/07 12:18:41   180s] |          All Paths:|  1756   |
[03/07 12:18:41   180s] +--------------------+---------+
[03/07 12:18:41   180s] 
[03/07 12:18:41   180s] +----------------+-------------------------------+------------------+
[03/07 12:18:41   180s] |                |              Real             |       Total      |
[03/07 12:18:41   180s] |    DRVs        +------------------+------------+------------------|
[03/07 12:18:41   180s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/07 12:18:41   180s] +----------------+------------------+------------+------------------+
[03/07 12:18:41   180s] |   max_cap      |     76 (76)      |   -0.086   |     76 (76)      |
[03/07 12:18:41   180s] |   max_tran     |     66 (212)     |   -0.610   |     66 (212)     |
[03/07 12:18:41   180s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:18:41   180s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:18:41   180s] +----------------+------------------+------------+------------------+
[03/07 12:18:41   180s] 
[03/07 12:18:41   180s] Density: 60.465%
[03/07 12:18:41   180s] ------------------------------------------------------------
[03/07 12:18:41   180s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1372.0M, totSessionCpu=0:03:00 **
[03/07 12:18:41   180s] ** INFO : this run is activating low effort ccoptDesign flow
[03/07 12:18:41   180s] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:18:41   180s] #spOpts: mergeVia=F 
[03/07 12:18:41   180s] **INFO : Setting latch borrow mode to budget during optimization
[03/07 12:18:42   181s] *** Starting optimizing excluded clock nets MEM= 1372.0M) ***
[03/07 12:18:42   181s] *info: No excluded clock nets to be optimized.
[03/07 12:18:42   181s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.1M) ***
[03/07 12:18:42   181s] *** Starting optimizing excluded clock nets MEM= 1372.1M) ***
[03/07 12:18:42   181s] *info: No excluded clock nets to be optimized.
[03/07 12:18:42   181s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.1M) ***
[03/07 12:18:42   182s] Begin: GigaOpt DRV Optimization
[03/07 12:18:42   182s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/07 12:18:42   182s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/07 12:18:42   182s] Info: 84 nets with fixed/cover wires excluded.
[03/07 12:18:42   182s] Info: 84 clock nets excluded from IPO operation.
[03/07 12:18:42   182s] Summary for sequential cells idenfication: 
[03/07 12:18:42   182s] Identified SBFF number: 128
[03/07 12:18:42   182s] Identified MBFF number: 0
[03/07 12:18:42   182s] Not identified SBFF number: 0
[03/07 12:18:42   182s] Not identified MBFF number: 0
[03/07 12:18:42   182s] Number of sequential cells which are not FFs: 106
[03/07 12:18:42   182s] 
[03/07 12:18:42   182s] PhyDesignGrid: maxLocalDensity 3.00
[03/07 12:18:48   187s] DEBUG: @coeDRVCandCache::init.
[03/07 12:18:48   187s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:18:48   187s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/07 12:18:48   187s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:18:48   187s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/07 12:18:48   187s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:18:48   187s] Info: violation cost 144.035873 (cap = 34.149746, tran = 106.886116, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[03/07 12:18:48   187s] |   101   |   454   |   101   |    101  |     0   |     0   |     0   |     0   | -2.37 |          0|          0|          0|  60.46  |            |           |
[03/07 12:18:51   190s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:18:51   191s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |         72|          0|         72|  60.89  |   0:00:03.0|    1530.9M|
[03/07 12:18:51   191s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:18:51   191s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  60.89  |   0:00:00.0|    1530.9M|
[03/07 12:18:51   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:18:51   191s] 
[03/07 12:18:51   191s] *** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1530.9M) ***
[03/07 12:18:51   191s] 
[03/07 12:18:51   191s] *** Starting refinePlace (0:03:10 mem=1530.9M) ***
[03/07 12:18:51   191s] Total net length = 4.166e+05 (2.241e+05 1.925e+05) (ext = 8.446e+04)
[03/07 12:18:51   191s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/07 12:18:51   191s] Type 'man IMPSP-5140' for more detail.
[03/07 12:18:51   191s] **WARN: (IMPSP-315):	Found 6898 instances insts with no PG Term connections.
[03/07 12:18:51   191s] Type 'man IMPSP-315' for more detail.
[03/07 12:18:51   191s] default core: bins with density >  0.75 = 9.72 % ( 14 / 144 )
[03/07 12:18:51   191s] Density distribution unevenness ratio = 7.706%
[03/07 12:18:51   191s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1530.9MB) @(0:03:10 - 0:03:10).
[03/07 12:18:51   191s] Starting refinePlace ...
[03/07 12:18:51   191s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:51   191s] default core: bins with density >  0.75 = 5.56 % ( 8 / 144 )
[03/07 12:18:51   191s] Density distribution unevenness ratio = 7.304%
[03/07 12:18:52   191s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:18:52   191s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1530.9MB) @(0:03:10 - 0:03:11).
[03/07 12:18:52   191s] Move report: preRPlace moves 183 insts, mean move: 1.25 um, max move: 7.40 um
[03/07 12:18:52   191s] 	Max move on inst (FE_OFC125_instruction_address_10_): (260.82, 389.18) --> (258.30, 384.30)
[03/07 12:18:52   191s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[03/07 12:18:52   191s] wireLenOptFixPriorityInst 1652 inst fixed
[03/07 12:18:52   191s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:18:52   191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1530.9MB) @(0:03:11 - 0:03:11).
[03/07 12:18:52   191s] Move report: Detail placement moves 183 insts, mean move: 1.25 um, max move: 7.40 um
[03/07 12:18:52   191s] 	Max move on inst (FE_OFC125_instruction_address_10_): (260.82, 389.18) --> (258.30, 384.30)
[03/07 12:18:52   191s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1530.9MB
[03/07 12:18:52   191s] Statistics of distance of Instance movement in refine placement:
[03/07 12:18:52   191s]   maximum (X+Y) =         7.40 um
[03/07 12:18:52   191s]   inst (FE_OFC125_instruction_address_10_) with max move: (260.82, 389.18) -> (258.3, 384.3)
[03/07 12:18:52   191s]   mean    (X+Y) =         1.25 um
[03/07 12:18:52   191s] Total instances moved : 183
[03/07 12:18:52   191s] Summary Report:
[03/07 12:18:52   191s] Instances move: 183 (out of 6815 movable)
[03/07 12:18:52   191s] Mean displacement: 1.25 um
[03/07 12:18:52   191s] Max displacement: 7.40 um (Instance: FE_OFC125_instruction_address_10_) (260.82, 389.18) -> (258.3, 384.3)
[03/07 12:18:52   191s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[03/07 12:18:52   191s] Total net length = 4.166e+05 (2.241e+05 1.925e+05) (ext = 8.446e+04)
[03/07 12:18:52   191s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1530.9MB) @(0:03:10 - 0:03:11).
[03/07 12:18:52   191s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1530.9MB
[03/07 12:18:52   191s] *** Finished refinePlace (0:03:11 mem=1530.9M) ***
[03/07 12:18:52   191s] *** maximum move = 7.40 um ***
[03/07 12:18:52   191s] *** Finished re-routing un-routed nets (1530.9M) ***
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1530.9M) ***
[03/07 12:18:52   191s] DEBUG: @coeDRVCandCache::cleanup.
[03/07 12:18:52   191s] End: GigaOpt DRV Optimization
[03/07 12:18:52   191s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/07 12:18:52   191s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] ------------------------------------------------------------
[03/07 12:18:52   191s]      Summary (cpu=0.16min real=0.17min mem=1382.0M)                             
[03/07 12:18:52   191s] ------------------------------------------------------------
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] Setup views included:
[03/07 12:18:52   191s]  default_emulate_view 
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] +--------------------+---------+
[03/07 12:18:52   191s] |     Setup mode     |   all   |
[03/07 12:18:52   191s] +--------------------+---------+
[03/07 12:18:52   191s] |           WNS (ns):| -0.356  |
[03/07 12:18:52   191s] |           TNS (ns):| -0.602  |
[03/07 12:18:52   191s] |    Violating Paths:|    3    |
[03/07 12:18:52   191s] |          All Paths:|  1756   |
[03/07 12:18:52   191s] +--------------------+---------+
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] +----------------+-------------------------------+------------------+
[03/07 12:18:52   191s] |                |              Real             |       Total      |
[03/07 12:18:52   191s] |    DRVs        +------------------+------------+------------------|
[03/07 12:18:52   191s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/07 12:18:52   191s] +----------------+------------------+------------+------------------+
[03/07 12:18:52   191s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:18:52   191s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:18:52   191s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:18:52   191s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:18:52   191s] +----------------+------------------+------------+------------------+
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] Density: 60.890%
[03/07 12:18:52   191s] Routing Overflow: 0.08% H and 0.11% V
[03/07 12:18:52   191s] ------------------------------------------------------------
[03/07 12:18:52   191s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 1380.0M, totSessionCpu=0:03:11 **
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] Active setup views:
[03/07 12:18:52   191s]  default_emulate_view
[03/07 12:18:52   191s]   Dominating endpoints: 0
[03/07 12:18:52   191s]   Dominating TNS: -0.000
[03/07 12:18:52   191s] 
[03/07 12:18:52   191s] *** Timing NOT met, worst failing slack is -0.356
[03/07 12:18:52   191s] *** Check timing (0:00:00.0)
[03/07 12:18:52   191s] Begin: GigaOpt Optimization in TNS mode
[03/07 12:18:52   191s] Info: 84 nets with fixed/cover wires excluded.
[03/07 12:18:52   191s] Info: 84 clock nets excluded from IPO operation.
[03/07 12:18:52   191s] PhyDesignGrid: maxLocalDensity 0.95
[03/07 12:18:57   197s] *info: 84 clock nets excluded
[03/07 12:18:57   197s] *info: 7 special nets excluded.
[03/07 12:18:58   197s] *info: 157 no-driver nets excluded.
[03/07 12:18:58   197s] *info: 84 nets with fixed/cover wires excluded.
[03/07 12:18:58   197s] Effort level <high> specified for reg2reg path_group
[03/07 12:18:58   198s] Effort level <high> specified for reg2cgate path_group
[03/07 12:18:59   199s] ** GigaOpt Optimizer WNS Slack -0.356 TNS Slack -0.602 Density 60.89
[03/07 12:18:59   199s] Optimizer TNS Opt
[03/07 12:19:00   199s] Active Path Group: reg2reg  
[03/07 12:19:00   199s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/07 12:19:00   199s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[03/07 12:19:00   199s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/07 12:19:00   199s] |  -0.356|   -0.356|  -0.602|   -0.602|    60.89%|   0:00:00.0| 1530.9M|default_emulate_view|  reg2reg| program_counter_reg[31]/D                          |
[03/07 12:19:00   200s] |   0.000|    0.048|   0.000|    0.000|    60.90%|   0:00:00.0| 1530.9M|default_emulate_view|       NA| NA                                                 |
[03/07 12:19:00   200s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/07 12:19:00   200s] 
[03/07 12:19:00   200s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1530.9M) ***
[03/07 12:19:00   200s] 
[03/07 12:19:00   200s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:00.0 mem=1530.9M) ***
[03/07 12:19:00   200s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 60.90
[03/07 12:19:01   200s] *** Starting refinePlace (0:03:20 mem=1530.9M) ***
[03/07 12:19:01   200s] Total net length = 4.169e+05 (2.244e+05 1.925e+05) (ext = 8.449e+04)
[03/07 12:19:01   200s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/07 12:19:01   200s] Type 'man IMPSP-5140' for more detail.
[03/07 12:19:01   200s] **WARN: (IMPSP-315):	Found 6898 instances insts with no PG Term connections.
[03/07 12:19:01   200s] Type 'man IMPSP-315' for more detail.
[03/07 12:19:01   200s] default core: bins with density >  0.75 = 9.72 % ( 14 / 144 )
[03/07 12:19:01   200s] Density distribution unevenness ratio = 7.711%
[03/07 12:19:01   200s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1530.9MB) @(0:03:20 - 0:03:20).
[03/07 12:19:01   200s] Starting refinePlace ...
[03/07 12:19:01   200s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:19:01   200s] default core: bins with density >  0.75 = 5.56 % ( 8 / 144 )
[03/07 12:19:01   200s] Density distribution unevenness ratio = 7.309%
[03/07 12:19:01   200s]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:19:01   200s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1530.9MB) @(0:03:20 - 0:03:20).
[03/07 12:19:01   200s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:19:01   200s] wireLenOptFixPriorityInst 1652 inst fixed
[03/07 12:19:01   200s] Move report: legalization moves 7 insts, mean move: 4.32 um, max move: 6.77 um
[03/07 12:19:01   200s] 	Max move on inst (g4719): (300.51, 437.98) --> (302.40, 433.10)
[03/07 12:19:01   200s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1530.9MB) @(0:03:20 - 0:03:20).
[03/07 12:19:01   200s] Move report: Detail placement moves 7 insts, mean move: 4.32 um, max move: 6.77 um
[03/07 12:19:01   200s] 	Max move on inst (g4719): (300.51, 437.98) --> (302.40, 433.10)
[03/07 12:19:01   200s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1530.9MB
[03/07 12:19:01   200s] Statistics of distance of Instance movement in refine placement:
[03/07 12:19:01   200s]   maximum (X+Y) =         6.77 um
[03/07 12:19:01   200s]   inst (g4719) with max move: (300.51, 437.98) -> (302.4, 433.1)
[03/07 12:19:01   200s]   mean    (X+Y) =         4.32 um
[03/07 12:19:01   200s] Total instances moved : 7
[03/07 12:19:01   200s] Summary Report:
[03/07 12:19:01   200s] Instances move: 7 (out of 6815 movable)
[03/07 12:19:01   200s] Mean displacement: 4.32 um
[03/07 12:19:01   200s] Max displacement: 6.77 um (Instance: g4719) (300.51, 437.98) -> (302.4, 433.1)
[03/07 12:19:01   200s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NO2I1X1
[03/07 12:19:01   200s] Total net length = 4.169e+05 (2.244e+05 1.925e+05) (ext = 8.449e+04)
[03/07 12:19:01   200s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/07 12:19:01   200s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1530.9MB) @(0:03:20 - 0:03:20).
1530.9MB
[03/07 12:19:01   200s] *** Finished refinePlace (0:03:20 mem=1530.9M) ***
[03/07 12:19:01   200s] *** maximum move = 6.77 um ***
[03/07 12:19:01   200s] *** Finished re-routing un-routed nets (1530.9M) ***
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1530.9M) ***
[03/07 12:19:01   200s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 60.90
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1530.9M) ***
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] End: GigaOpt Optimization in TNS mode
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] ------------------------------------------------------------
[03/07 12:19:01   200s]      Summary (cpu=0.15min real=0.15min mem=1380.0M)                             
[03/07 12:19:01   200s] ------------------------------------------------------------
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] Setup views included:
[03/07 12:19:01   200s]  default_emulate_view 
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:01   200s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/07 12:19:01   200s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:01   200s] |           WNS (ns):|  0.048  |  0.048  |  0.955  |  0.608  |
[03/07 12:19:01   200s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/07 12:19:01   200s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/07 12:19:01   200s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[03/07 12:19:01   200s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] +----------------+-------------------------------+------------------+
[03/07 12:19:01   200s] |                |              Real             |       Total      |
[03/07 12:19:01   200s] |    DRVs        +------------------+------------+------------------|
[03/07 12:19:01   200s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/07 12:19:01   200s] +----------------+------------------+------------+------------------+
[03/07 12:19:01   200s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:01   200s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:01   200s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:01   200s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:01   200s] +----------------+------------------+------------+------------------+
[03/07 12:19:01   200s] 
[03/07 12:19:01   200s] Density: 60.903%
[03/07 12:19:01   200s] Routing Overflow: 0.08% H and 0.11% V
[03/07 12:19:01   200s] ------------------------------------------------------------
[03/07 12:19:01   200s] **opt_design ... cpu = 0:00:24, real = 0:00:24, mem = 1378.0M, totSessionCpu=0:03:20 **
[03/07 12:19:01   200s] **INFO: Flow update: Design timing is met.
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] ------------------------------------------------------------
[03/07 12:19:02   201s]      Summary (cpu=0.00min real=0.00min mem=1376.0M)                             
[03/07 12:19:02   201s] ------------------------------------------------------------
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] Setup views included:
[03/07 12:19:02   201s]  default_emulate_view 
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:02   201s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/07 12:19:02   201s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:02   201s] |           WNS (ns):|  0.048  |  0.048  |  0.955  |  0.608  |
[03/07 12:19:02   201s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/07 12:19:02   201s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/07 12:19:02   201s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[03/07 12:19:02   201s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] +----------------+-------------------------------+------------------+
[03/07 12:19:02   201s] |                |              Real             |       Total      |
[03/07 12:19:02   201s] |    DRVs        +------------------+------------+------------------|
[03/07 12:19:02   201s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/07 12:19:02   201s] +----------------+------------------+------------+------------------+
[03/07 12:19:02   201s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:02   201s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:02   201s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:02   201s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:02   201s] +----------------+------------------+------------+------------------+
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] Density: 60.903%
[03/07 12:19:02   201s] Routing Overflow: 0.08% H and 0.11% V
[03/07 12:19:02   201s] ------------------------------------------------------------
[03/07 12:19:02   201s] **opt_design ... cpu = 0:00:25, real = 0:00:25, mem = 1376.0M, totSessionCpu=0:03:21 **
[03/07 12:19:02   201s] **INFO: Flow update: Design timing is met.
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] ------------------------------------------------------------
[03/07 12:19:02   201s]      Summary (cpu=0.00min real=0.00min mem=1376.0M)                             
[03/07 12:19:02   201s] ------------------------------------------------------------
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] Setup views included:
[03/07 12:19:02   201s]  default_emulate_view 
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:02   201s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/07 12:19:02   201s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:02   201s] |           WNS (ns):|  0.048  |  0.048  |  0.955  |  0.608  |
[03/07 12:19:02   201s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/07 12:19:02   201s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/07 12:19:02   201s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[03/07 12:19:02   201s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] +----------------+-------------------------------+------------------+
[03/07 12:19:02   201s] |                |              Real             |       Total      |
[03/07 12:19:02   201s] |    DRVs        +------------------+------------+------------------|
[03/07 12:19:02   201s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/07 12:19:02   201s] +----------------+------------------+------------+------------------+
[03/07 12:19:02   201s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:02   201s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:02   201s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:02   201s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:02   201s] +----------------+------------------+------------+------------------+
[03/07 12:19:02   201s] 
[03/07 12:19:02   201s] Density: 60.903%
[03/07 12:19:02   201s] Routing Overflow: 0.08% H and 0.11% V
[03/07 12:19:02   201s] ------------------------------------------------------------
[03/07 12:19:02   201s] **opt_design ... cpu = 0:00:25, real = 0:00:25, mem = 1376.0M, totSessionCpu=0:03:21 **
[03/07 12:19:02   201s] Info: 84 nets with fixed/cover wires excluded.
[03/07 12:19:02   201s] Info: 84 clock nets excluded from IPO operation.
[03/07 12:19:04   204s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:19:04   204s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:19:04   204s] [PSP] Started earlyGlobalRoute kernel
[03/07 12:19:04   204s] [PSP] Initial Peak syMemory usage = 1380.0 MB
[03/07 12:19:04   204s] (I)       Reading DB...
[03/07 12:19:04   204s] (I)       congestionReportName   : 
[03/07 12:19:04   204s] [NR-eagl] buildTerm2TermWires    : 1
[03/07 12:19:04   204s] [NR-eagl] doTrackAssignment      : 1
[03/07 12:19:04   204s] (I)       dumpBookshelfFiles     : 0
[03/07 12:19:04   204s] [NR-eagl] numThreads             : 1
[03/07 12:19:04   204s] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:19:04   204s] (I)       honorPin               : false
[03/07 12:19:04   204s] (I)       honorPinGuide          : true
[03/07 12:19:04   204s] (I)       honorPartition         : false
[03/07 12:19:04   204s] (I)       allowPartitionCrossover: false
[03/07 12:19:04   204s] (I)       honorSingleEntry       : true
[03/07 12:19:04   204s] (I)       honorSingleEntryStrong : true
[03/07 12:19:04   204s] (I)       handleViaSpacingRule   : false
[03/07 12:19:04   204s] (I)       PDConstraint           : none
[03/07 12:19:04   204s] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:19:04   204s] (I)       routingEffortLevel     : 3
[03/07 12:19:04   204s] [NR-eagl] minRouteLayer          : 2
[03/07 12:19:04   204s] [NR-eagl] maxRouteLayer          : 2147483647
[03/07 12:19:04   204s] (I)       numRowsPerGCell        : 1
[03/07 12:19:04   204s] (I)       speedUpLargeDesign     : 0
[03/07 12:19:04   204s] (I)       speedUpBlkViolationClean: 0
[03/07 12:19:04   204s] (I)       autoGCellMerging       : 1
[03/07 12:19:04   204s] (I)       multiThreadingTA       : 0
[03/07 12:19:04   204s] (I)       punchThroughDistance   : -1
[03/07 12:19:04   204s] (I)       blockedPinEscape       : 0
[03/07 12:19:04   204s] (I)       blkAwareLayerSwitching : 0
[03/07 12:19:04   204s] (I)       betterClockWireModeling: 0
[03/07 12:19:04   204s] (I)       scenicBound            : 1.15
[03/07 12:19:04   204s] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:19:04   204s] (I)       source-to-sink ratio   : 0.00
[03/07 12:19:04   204s] (I)       targetCongestionRatio  : 1.00
[03/07 12:19:04   204s] (I)       layerCongestionRatio   : 0.70
[03/07 12:19:04   204s] (I)       m1CongestionRatio      : 0.10
[03/07 12:19:04   204s] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:19:04   204s] (I)       pinAccessEffort        : 0.10
[03/07 12:19:04   204s] (I)       localRouteEffort       : 1.00
[03/07 12:19:04   204s] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:19:04   204s] (I)       supplyScaleFactorH     : 1.00
[03/07 12:19:04   204s] (I)       supplyScaleFactorV     : 1.00
[03/07 12:19:04   204s] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:19:04   204s] (I)       skipTrackCommand             : 
[03/07 12:19:04   204s] (I)       readTROption           : true
[03/07 12:19:04   204s] (I)       extraSpacingBothSide   : false
[03/07 12:19:04   204s] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:19:04   204s] (I)       routeSelectedNetsOnly  : false
[03/07 12:19:04   204s] (I)       before initializing RouteDB syMemory usage = 1380.0 MB
[03/07 12:19:04   204s] (I)       starting read tracks
[03/07 12:19:04   204s] (I)       build grid graph
[03/07 12:19:04   204s] (I)       build grid graph start
[03/07 12:19:04   204s] (I)       build grid graph end
[03/07 12:19:04   204s] [NR-eagl] Layer1 has no routable track
[03/07 12:19:04   204s] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:19:04   204s] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:19:04   204s] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:19:04   204s] [NR-eagl] Layer5 has single uniform track structure
[03/07 12:19:04   204s] [NR-eagl] Layer6 has single uniform track structure
[03/07 12:19:04   204s] (I)       Layer1   numNetMinLayer=7294
[03/07 12:19:04   204s] (I)       Layer2   numNetMinLayer=84
[03/07 12:19:04   204s] (I)       Layer3   numNetMinLayer=0
[03/07 12:19:04   204s] (I)       Layer4   numNetMinLayer=0
[03/07 12:19:04   204s] (I)       Layer5   numNetMinLayer=0
[03/07 12:19:04   204s] (I)       Layer6   numNetMinLayer=0
[03/07 12:19:04   204s] [NR-eagl] numViaLayers=5
[03/07 12:19:04   204s] (I)       end build via table
[03/07 12:19:04   204s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=698 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:19:04   204s] [NR-eagl] numPreroutedNet = 84  numPreroutedWires = 3934
[03/07 12:19:04   204s] (I)       num ignored nets =0
[03/07 12:19:04   204s] (I)       readDataFromPlaceDB
[03/07 12:19:04   204s] (I)       Read net information..
[03/07 12:19:04   204s] [NR-eagl] Read numTotalNets=7378  numIgnoredNets=84
[03/07 12:19:04   204s] (I)       Read testcase time = 0.000 seconds
[03/07 12:19:04   204s] 
[03/07 12:19:04   204s] (I)       totalGlobalPin=24602, totalPins=25096
[03/07 12:19:04   204s] (I)       Model blockage into capacity
[03/07 12:19:04   204s] (I)       Read numBlocks=698  numPreroutedWires=3934  numCapScreens=0
[03/07 12:19:04   204s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:19:04   204s] (I)       blocked area on Layer2 : 389939200  (0.12%)
[03/07 12:19:04   204s] (I)       blocked area on Layer3 : 9682950400  (2.98%)
[03/07 12:19:04   204s] (I)       blocked area on Layer4 : 3187136000  (0.98%)
[03/07 12:19:04   204s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/07 12:19:04   204s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/07 12:19:04   204s] (I)       Modeling time = 0.010 seconds
[03/07 12:19:04   204s] 
[03/07 12:19:04   204s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1380.0 MB
[03/07 12:19:04   204s] (I)       Layer1  viaCost=200.00
[03/07 12:19:04   204s] (I)       Layer2  viaCost=100.00
[03/07 12:19:04   204s] (I)       Layer3  viaCost=100.00
[03/07 12:19:04   204s] (I)       Layer4  viaCost=100.00
[03/07 12:19:04   204s] (I)       Layer5  viaCost=200.00
[03/07 12:19:04   204s] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:19:04   204s] (I)       routing area        :  (0, 0) - (571410, 568520)
[03/07 12:19:04   204s] (I)       core area           :  (13230, 13420) - (558180, 555100)
[03/07 12:19:04   204s] (I)       Site Width          :   630  (dbu)
[03/07 12:19:04   204s] (I)       Row Height          :  4880  (dbu)
[03/07 12:19:04   204s] (I)       GCell Width         :  4880  (dbu)
[03/07 12:19:04   204s] (I)       GCell Height        :  4880  (dbu)
[03/07 12:19:04   204s] (I)       grid                :   117   116     6
[03/07 12:19:04   204s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/07 12:19:04   204s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/07 12:19:04   204s] (I)       Default wire width  :   230   280   280   280   280   440
[03/07 12:19:04   204s] (I)       Default wire space  :   230   280   280   280   280   460
[03/07 12:19:04   204s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/07 12:19:04   204s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/07 12:19:04   204s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/07 12:19:04   204s] (I)       Total num of tracks :     0   907   931   907   931   453
[03/07 12:19:04   204s] (I)       Num of masks        :     1     1     1     1     1     1
[03/07 12:19:04   204s] (I)       --------------------------------------------------------
[03/07 12:19:04   204s] 
[03/07 12:19:04   204s] (I)       After initializing earlyGlobalRoute syMemory usage = 1380.0 MB
[03/07 12:19:04   204s] (I)       Loading and dumping file time : 0.09 seconds
[03/07 12:19:04   204s] (I)       ============= Initialization =============
[03/07 12:19:04   204s] [NR-eagl] EstWL : 88425
[03/07 12:19:04   204s] 
[03/07 12:19:04   204s] (I)       total 2D Cap : 475142 = (213292 H, 261850 V)
[03/07 12:19:04   204s] (I)       botLay=Layer1  topLay=Layer6  numSeg=17437
[03/07 12:19:04   204s] (I)       ============  Phase 1a Route ============
[03/07 12:19:05   204s] (I)       Phase 1a runs 0.02 seconds
[03/07 12:19:05   204s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/07 12:19:05   204s] [NR-eagl] Usage: 88425 = (47543 H, 40882 V) = (22.29% H, 19.17% V) = (2.320e+05um H, 1.995e+05um V)
[03/07 12:19:05   204s] [NR-eagl] 
[03/07 12:19:05   204s] (I)       ============  Phase 1b Route ============
[03/07 12:19:05   204s] (I)       Phase 1b runs 0.00 seconds
[03/07 12:19:05   204s] [NR-eagl] Usage: 88434 = (47545 H, 40889 V) = (22.29% H, 19.17% V) = (2.320e+05um H, 1.995e+05um V)
[03/07 12:19:05   204s] [NR-eagl] 
[03/07 12:19:05   204s] (I)       ============  Phase 1c Route ============
[03/07 12:19:05   204s] (I)       [03/07 12:19:05   204s] [NR-eagl] earlyGlobalRoute overflow: 0.10% H + 0.00% V
[03/07 12:19:05   204s] 
Level2 Grid: 24 x 24
[03/07 12:19:05   204s] (I)       Phase 1c runs 0.00 seconds
[03/07 12:19:05   204s] [NR-eagl] Usage: 88434 = (47545 H, 40889 V) = (22.29% H, 19.17% V) = (2.320e+05um H, 1.995e+05um V)
[03/07 12:19:05   204s] [NR-eagl] 
[03/07 12:19:05   204s] (I)       ============  Phase 1d Route ============
[03/07 12:19:05   204s] (I)       Phase 1d runs 0.01 seconds
[03/07 12:19:05   204s] [NR-eagl] Usage: 88441 = (47546 H, 40895 V) = (22.29% H, 19.17% V) = (2.320e+05um H, 1.996e+05um V)
[03/07 12:19:05   204s] [NR-eagl] 
[03/07 12:19:05   204s] (I)       ============  Phase 1e Route ============
[03/07 12:19:05   204s] (I)       Phase 1e runs 0.00 seconds
[03/07 12:19:05   204s] [NR-eagl] Usage: 88441 = (47546 H, 40895 V) = (22.29% H, 19.17% V) = (2.320e+05um H, 1.996e+05um V)
[03/07 12:19:05   204s] [NR-eagl] 
[03/07 12:19:05   204s] (I)       ============  Phase 1l Route ============
[03/07 12:19:05   204s] [NR-eagl] earlyGlobalRoute overflow: 0.06% H + 0.02% V
[03/07 12:19:05   204s] 
[03/07 12:19:05   204s] (I)       dpBasedLA: time=0.02  totalOF=1891782  totalVia=54642  totalWL=88441  total(Via+WL)=143083 
[03/07 12:19:05   204s] (I)       Total Global Routing Runtime: 0.09 seconds
[03/07 12:19:05   204s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.07% V
[03/07 12:19:05   204s] [NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.07% V
[03/07 12:19:05   204s] 
[03/07 12:19:05   204s] (I)       ============= track Assignment ============
[03/07 12:19:05   204s] (I)       extract Global 3D Wires
[03/07 12:19:05   204s] (I)       Extract Global WL : time=0.01
[03/07 12:19:05   204s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/07 12:19:05   204s] (I)       track assignment initialization runtime=1765 millisecond
[03/07 12:19:05   204s] (I)       #threads=1 for track assignment
[03/07 12:19:05   204s] (I)       track assignment kernel runtime=114560 millisecond
[03/07 12:19:05   204s] (I)       End Greedy Track Assignment
[03/07 12:19:05   204s] [NR-eagl] Layer1(MET1)(F) length: 8.428000e+01um, number of vias: 26645
[03/07 12:19:05   204s] [NR-eagl] Layer2(MET2)(V) length: 1.111424e+05um, number of vias: 34342
[03/07 12:19:05   204s] [NR-eagl] Layer3(MET3)(H) length: 1.391974e+05um, number of vias: 7731
[03/07 12:19:05   204s] [NR-eagl] Layer4(MET4)(V) length: 8.798309e+04um, number of vias: 4509
[03/07 12:19:05   204s] [NR-eagl] Layer5(MET5)(H) length: 1.189889e+05um, number of vias: 542
[03/07 12:19:05   204s] [NR-eagl] Layer6(METTP)(V) length: 3.248310e+04um, number of vias: 0
[03/07 12:19:05   204s] [NR-eagl] Total length: 4.898792e+05um, number of vias: 73769
[03/07 12:19:05   204s] [NR-eagl] End Peak syMemory usage = 1364.2 MB
[03/07 12:19:05   204s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.45 seconds
[03/07 12:19:05   204s] Extraction called for design 'riscv_steel_core' of instances=6898 and nets=7566 using extraction engine 'preRoute' .
[03/07 12:19:05   204s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:19:05   204s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:19:05   204s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:19:05   204s] RC Extraction called in multi-corner(1) mode.
[03/07 12:19:05   204s] RCMode: PreRoute
[03/07 12:19:05   204s]       RC Corner Indexes            0   
[03/07 12:19:05   204s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:19:05   204s] Resistance Scaling Factor    : 1.00000 
[03/07 12:19:05   204s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:19:05   204s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:19:05   204s] Shrink Factor                : 1.00000
[03/07 12:19:05   204s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:19:05   204s] Using capacitance table file ...
[03/07 12:19:05   204s] Updating RC grid for preRoute extraction ...
[03/07 12:19:05   204s] Initializing multi-corner capacitance tables ... 
[03/07 12:19:05   204s] Initializing multi-corner resistance tables ...
[03/07 12:19:05   204s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1364.219M)
[03/07 12:19:05   205s] Compute RC Scale Done ...
[03/07 12:19:05   205s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:19:05   205s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 12:19:05   205s] 
[03/07 12:19:05   205s] ** np local hotspot detection info verbose **
[03/07 12:19:05   205s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:19:05   205s] 
[03/07 12:19:05   205s] #################################################################################
[03/07 12:19:05   205s] # Design Stage: PreRoute
[03/07 12:19:05   205s] # Design Name: riscv_steel_core
[03/07 12:19:05   205s] # Design Mode: 90nm
[03/07 12:19:05   205s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:19:05   205s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:19:05   205s] # Signoff Settings: SI Off 
[03/07 12:19:05   205s] #################################################################################
[03/07 12:19:06   205s] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:19:06   205s] Calculate delays in Single mode...
[03/07 12:19:06   205s] Topological Sorting (CPU = 0:00:00.0, MEM = 1429.5M, InitMEM = 1429.5M)
[03/07 12:19:08   207s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:19:08   207s] End delay calculation. (MEM=1448.57 CPU=0:00:02.0 REAL=0:00:02.0)
[03/07 12:19:08   207s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1448.6M) ***
[03/07 12:19:09   208s] Begin: GigaOpt postEco DRV Optimization
[03/07 12:19:09   208s] Info: 84 nets with fixed/cover wires excluded.
[03/07 12:19:09   208s] Info: 84 clock nets excluded from IPO operation.
[03/07 12:19:09   208s] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:19:09   208s] #spOpts: mergeVia=F 
[03/07 12:19:09   208s] Core basic site is core
[03/07 12:19:09   208s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:19:12   211s] DEBUG: @coeDRVCandCache::init.
[03/07 12:19:12   211s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:19:12   211s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/07 12:19:12   211s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:19:12   211s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/07 12:19:12   211s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:19:12   211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:19:12   211s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.05 |          0|          0|          0|  60.90  |            |           |
[03/07 12:19:12   211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:19:12   211s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.05 |          0|          0|          0|  60.90  |   0:00:00.0|    1524.9M|
[03/07 12:19:12   211s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:19:12   211s] 
[03/07 12:19:12   211s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1524.9M) ***
[03/07 12:19:12   211s] 
[03/07 12:19:12   211s] DEBUG: @coeDRVCandCache::cleanup.
[03/07 12:19:12   211s] End: GigaOpt postEco DRV Optimization
[03/07 12:19:12   211s] **INFO: Flow update: Design timing is met.
[03/07 12:19:12   211s] **INFO: Flow update: Design timing is met.
[03/07 12:19:12   211s] **INFO: Flow update: Design timing is met.
[03/07 12:19:12   211s] *** Steiner Routed Nets: 0.041%; Threshold: 100; Threshold for Hold: 100
[03/07 12:19:12   211s] Re-routed 0 nets
[03/07 12:19:12   211s] **INFO: Flow update: Design timing is met.
[03/07 12:19:12   211s] Extraction called for design 'riscv_steel_core' of instances=6898 and nets=7566 using extraction engine 'preRoute' .
[03/07 12:19:12   211s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:19:12   211s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:19:12   211s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:19:12   211s] RC Extraction called in multi-corner(1) mode.
[03/07 12:19:12   211s] RCMode: PreRoute
[03/07 12:19:12   211s]       RC Corner Indexes            0   
[03/07 12:19:12   211s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:19:12   211s] Resistance Scaling Factor    : 1.00000 
[03/07 12:19:12   211s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:19:12   211s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:19:12   211s] Shrink Factor                : 1.00000
[03/07 12:19:12   211s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:19:12   211s] Using capacitance table file ...
[03/07 12:19:12   211s] Initializing multi-corner capacitance tables ... 
[03/07 12:19:12   211s] Initializing multi-corner resistance tables ...
[03/07 12:19:12   211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1368.234M)
[03/07 12:19:12   211s] doiPBLastSyncSlave
[03/07 12:19:12   211s] **INFO : Latch borrow mode reset to max_borrow
[03/07 12:19:12   212s] #################################################################################
[03/07 12:19:12   212s] # Design Stage: PreRoute
[03/07 12:19:12   212s] # Design Name: riscv_steel_core
[03/07 12:19:12   212s] # Design Mode: 90nm
[03/07 12:19:12   212s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:19:12   212s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:19:12   212s] # Signoff Settings: SI Off 
[03/07 12:19:12   212s] #################################################################################
[03/07 12:19:13   212s] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:19:13   212s] Calculate delays in Single mode...
[03/07 12:19:13   212s] Topological Sorting (CPU = 0:00:00.0, MEM = 1378.3M, InitMEM = 1378.3M)
[03/07 12:19:15   214s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:19:15   214s] End delay calculation. (MEM=1435.51 CPU=0:00:02.0 REAL=0:00:02.0)
[03/07 12:19:15   214s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1435.5M) ***
[03/07 12:19:15   214s] Reported timing to dir ./timingReports
[03/07 12:19:15   214s] **opt_design ... cpu = 0:00:38, real = 0:00:38, mem = 1378.3M, totSessionCpu=0:03:34 **
[03/07 12:19:16   215s] 
[03/07 12:19:16   215s] ------------------------------------------------------------
[03/07 12:19:16   215s]      opt_design Final Summary                             
[03/07 12:19:16   215s] ------------------------------------------------------------
[03/07 12:19:16   215s] 
[03/07 12:19:16   215s] Setup views included:
[03/07 12:19:16   215s]  default_emulate_view 
[03/07 12:19:16   215s] 
[03/07 12:19:16   215s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:16   215s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/07 12:19:16   215s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:16   215s] |           WNS (ns):|  0.000  |  0.000  |  1.906  |  0.000  |
[03/07 12:19:16   215s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/07 12:19:16   215s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/07 12:19:16   215s] |          All Paths:|  1756   |  1584   |   40    |  1653   |
[03/07 12:19:16   215s] +--------------------+---------+---------+---------+---------+
[03/07 12:19:16   215s] 
[03/07 12:19:16   215s] +----------------+-------------------------------+------------------+
[03/07 12:19:16   215s] |                |              Real             |       Total      |
[03/07 12:19:16   215s] |    DRVs        +------------------+------------+------------------|
[03/07 12:19:16   215s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/07 12:19:16   215s] +----------------+------------------+------------+------------------+
[03/07 12:19:16   215s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:16   215s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/07 12:19:16   215s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:16   215s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/07 12:19:16   215s] +----------------+------------------+------------+------------------+
[03/07 12:19:16   215s] 
[03/07 12:19:16   215s] Density: 60.903%
[03/07 12:19:16   215s] Routing Overflow: 0.11% H and 0.07% V
[03/07 12:19:16   215s] ------------------------------------------------------------
[03/07 12:19:16   215s] **opt_design ... cpu = 0:00:39, real = 0:00:39, mem = 1378.3M, totSessionCpu=0:03:35 **
[03/07 12:19:16   215s] *** Finished opt_design ***
[03/07 12:19:16   215s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:19:16   215s] UM:                                          0.000             0.000  final
[03/07 12:19:16   215s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:19:16   215s] UM:                                                                   opt_design_postcts
[03/07 12:19:16   215s] 
[03/07 12:19:16   215s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:55.8 real=0:00:55.7)
[03/07 12:19:16   215s] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:00.6 real=0:00:00.6)
[03/07 12:19:16   215s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:16.1 real=0:00:16.1)
[03/07 12:19:16   215s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/07 12:19:16   215s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/07 12:19:16   215s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:06.9 real=0:00:06.9)
[03/07 12:19:16   215s] Info: pop threads available for lower-level modules during optimization.
[03/07 12:19:16   215s] Set place::cacheFPlanSiteMark to 0
[03/07 12:19:16   215s] (ccopt_design): dumping clock statistics to metric
[03/07 12:19:16   216s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:19:16   216s] UM:                                                                   report_ccopt_clock_trees
[03/07 12:19:17   216s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:19:17   216s] UM:                                                                   report_ccopt_skew_groups
[03/07 12:19:17   216s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:19:17   216s] UM:         45.31             84             0.000             0.000  ccopt_design
[03/07 12:19:17   216s] 
[03/07 12:19:17   216s] *** Summary of all messages that are not suppressed in this session:
[03/07 12:19:17   216s] Severity  ID               Count  Summary                                  
[03/07 12:19:17   216s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[03/07 12:19:17   216s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[03/07 12:19:17   216s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[03/07 12:19:17   216s] WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
[03/07 12:19:17   216s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
[03/07 12:19:17   216s] *** Message Summary: 15 warning(s), 0 error(s)
[03/07 12:19:17   216s] 
[03/07 12:19:17   216s] **ccopt_design ... cpu = 0:01:24, real = 0:01:24, mem = 1331.6M, totSessionCpu=0:03:36 **
[03/07 12:19:17   216s] ###############################################################
[03/07 12:19:17   216s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/07 12:19:17   216s] #  OS:                Linux x86_64(Host ID pgmicro04)
[03/07 12:19:17   216s] #  Generated on:      Tue Mar  7 12:19:17 2023
[03/07 12:19:17   216s] #  Design:            riscv_steel_core
[03/07 12:19:17   216s] #  Command:           report_timing
[03/07 12:19:17   216s] ###############################################################
[03/07 12:19:17   216s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
[03/07 12:19:17   216s]              View:default_emulate_view
[03/07 12:19:17   216s]             Group:clock
[03/07 12:19:17   216s]        Startpoint:(R) alu_2nd_operand_source_stage3_reg/C
[03/07 12:19:17   216s]             Clock:(R) clock
[03/07 12:19:17   216s]          Endpoint:(R) csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
[03/07 12:19:17   216s]             Clock:(F) clock
[03/07 12:19:17   216s]  
[03/07 12:19:17   216s]                            Capture             Launch
[03/07 12:19:17   216s]        Clock Edge:+          5.000              0.000
[03/07 12:19:17   216s]       Src Latency:+         -0.373             -0.358
[03/07 12:19:17   216s]       Net Latency:+          0.324 (P)          0.347 (P)
[03/07 12:19:17   216s]           Arrival:=          4.951             -0.011
[03/07 12:19:17   216s]  
[03/07 12:19:17   216s]     Time Borrowed:+          2.575
[03/07 12:19:17   216s]     Required Time:=          7.526
[03/07 12:19:17   216s]      Launch Clock:-         -0.011
[03/07 12:19:17   216s]         Data Path:-          7.537
[03/07 12:19:17   216s]             Slack:=          0.000
[03/07 12:19:17   216s] 
[03/07 12:19:17   216s] #---------------------------------------------------------------------------------------------------------------------
[03/07 12:19:17   216s] # Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/07 12:19:17   216s] #                                                                                                (ns)    (ns)     (ns)  
[03/07 12:19:17   216s] #---------------------------------------------------------------------------------------------------------------------
[03/07 12:19:17   216s]   alu_2nd_operand_source_stage3_reg/C                    -      C      R     (arrival)      80  0.268       -   -0.011  
[03/07 12:19:17   216s]   alu_2nd_operand_source_stage3_reg/Q                    -      C->Q   R     DFRQX4         37      -   0.491    0.481  
[03/07 12:19:17   216s]   g32588/Q                                               -      S->Q   R     MU2X2          17  0.423   0.610    1.091  
[03/07 12:19:17   216s]   g32608/Q                                               -      A->Q   F     EN2X1           1  0.701   0.311    1.402  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g265/S   -      A->S   R     HAX2            3  0.189   0.264    1.666  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1036/Q  -      C->Q   F     NA3X1           1  0.101   0.067    1.733  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1035/Q  -      A->Q   R     NA2X1           5  0.087   0.204    1.937  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1288/Q  -      A->Q   F     NA3X1           1  0.339   0.098    2.035  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1027/Q  -      A->Q   R     NA2X1           3  0.139   0.200    2.235  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1274/Q  -      A->Q   F     INX2            7  0.303   0.117    2.352  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1015/Q  -      A->Q   R     ON21X1          1  0.141   0.143    2.495  
[03/07 12:19:17   216s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1249/Q  -      A->Q   R     EO2X1           1  0.191   0.146    2.641  
[03/07 12:19:17   216s]   rv32i_alu_instance_g14260/Q                            -      B->Q   R     AO221X1         1  0.149   0.226    2.868  
[03/07 12:19:17   216s]   g32661/Q                                               -      A->Q   R     AO21X1         33  0.158   1.302    4.170  
[03/07 12:19:17   216s]   integer_file_instance_g29897/Q                         -      A->Q   R     AO21X1          5  2.253   0.627    4.797  
[03/07 12:19:17   216s]   branch_decision_instance_lt_720_14/g2247/Q             -      B->Q   F     NO2X1           2  0.764   0.114    4.911  
[03/07 12:19:17   216s]   branch_decision_instance_lt_720_14/g2222/Q             -      C->Q   R     AN21X1          2  0.190   0.163    5.075  
[03/07 12:19:17   216s]   branch_decision_instance_lt_720_14/g2209/Q             -      D->Q   F     ON211X1         1  0.224   0.120    5.195  
[03/07 12:19:17   216s]   branch_decision_instance_lt_720_14/g2185/Q             -      B->Q   R     ON21X1          1  0.249   0.198    5.392  
[03/07 12:19:17   216s]   branch_decision_instance_lt_720_14/g2184/Q             -      C->Q   F     AN321X1         1  0.239   0.147    5.539  
[03/07 12:19:17   216s]   branch_decision_instance_lt_720_14/g2285/Q             -      A->Q   F     OA21X1          2  0.210   0.291    5.830  
[03/07 12:19:17   216s]   branch_decision_instance_g2005/Q                       -      A->Q   R     AN21X1          1  0.131   0.116    5.947  
[03/07 12:19:17   216s]   branch_decision_instance_g1999/Q                       -      E->Q   F     ON32X1          1  0.140   0.102    6.048  
[03/07 12:19:17   216s]   branch_decision_instance_g1998/Q                       -      A->Q   F     EN2X1           1  0.175   0.175    6.223  
[03/07 12:19:17   216s]   branch_decision_instance_g1997/Q                       -      C->Q   R     ON321X1         1  0.118   0.215    6.438  
[03/07 12:19:17   216s]   branch_decision_instance_g1996/Q                       -      A->Q   R     AND3X1          4  0.379   0.294    6.732  
[03/07 12:19:17   216s]   g965/Q                                                 -      A->Q   R     AND2X1          4  0.293   0.168    6.901  
[03/07 12:19:17   216s]   csr_file_instance_g4047/Q                              -      A->Q   R     OR5X1           3  0.157   0.222    7.123  
[03/07 12:19:17   216s]   csr_file_instance_g4053/Q                              -      AN->Q  R     NO2I1X1         3  0.264   0.173    7.295  
[03/07 12:19:17   216s]   csr_file_instance_g4051/Q                              -      A->Q   R     OR2X1           2  0.175   0.126    7.421  
[03/07 12:19:17   216s]   csr_file_instance_RC_CG_HIER_INST7/g7/Q                -      A->Q   R     OR2X1           1  0.078   0.105    7.526  
[03/07 12:19:17   216s]   csr_file_instance_RC_CG_HIER_INST7/enl_reg/D           -      D      R     DLLQX1          1  0.064   0.000    7.526  
[03/07 12:19:17   216s] #---------------------------------------------------------------------------------------------------------------------
[03/07 12:19:17   216s] 
[03/07 12:19:17   216s] [DEV]innovus 3> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.40 (MB), peak = 1024.15 (MB)
[03/07 12:19:56   222s] #**INFO: setDesignMode -flowEffort standard
[03/07 12:19:56   222s] #**INFO: mulit-cut via swapping is disabled by user.
[03/07 12:19:56   222s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/07 12:19:56   222s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/07 12:19:56   222s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/07 12:19:56   222s] #spOpts: no_cmu 
[03/07 12:19:56   222s] Core basic site is core
[03/07 12:19:56   222s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:19:56   222s] Begin checking placement ... (start mem=1339.6M, init mem=1339.6M)
[03/07 12:19:57   222s] *info: Placed = 6898           (Fixed = 83)
[03/07 12:19:57   222s] *info: Unplaced = 0           
[03/07 12:19:57   222s] Placement Density:60.90%(179779/295189)
[03/07 12:19:57   222s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1339.6M)
[03/07 12:19:57   222s] #**INFO: auto set of routeWithTimingDriven to true
[03/07 12:19:57   222s] #**INFO: auto set of routeWithSiDriven to true
[03/07 12:19:57   222s] 
[03/07 12:19:57   222s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/07 12:19:57   222s] *** Changed status on (84) nets in Clock.
[03/07 12:19:57   222s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1339.6M) ***
[03/07 12:19:57   222s] 
[03/07 12:19:57   222s] globalRoute
[03/07 12:19:57   222s] 
[03/07 12:19:57   222s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/07 12:19:57   222s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/07 12:19:57   222s] #setNanoRouteMode -routeWithSiDriven true
[03/07 12:19:57   222s] #setNanoRouteMode -routeWithTimingDriven true
[03/07 12:19:57   222s] #Start globalRoute on Tue Mar  7 12:19:57 2023
[03/07 12:19:57   222s] #
[03/07 12:19:57   222s] Initializing multi-corner capacitance tables ... 
[03/07 12:19:57   222s] Initializing multi-corner resistance tables ...
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[7] connects to NET CTS_319 at location ( 252.945 362.340 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_stage3_reg[0] connects to NET CTS_319 at location ( 240.975 361.730 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_plus_4_stage3_reg[31] connects to NET CTS_319 at location ( 293.265 435.540 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[15] connects to NET CTS_319 at location ( 278.145 420.900 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[13] connects to NET CTS_319 at location ( 273.105 406.260 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_plus_4_stage3_reg[11] connects to NET CTS_319 at location ( 300.195 391.620 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[11] connects to NET CTS_319 at location ( 267.435 391.620 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[8] connects to NET CTS_319 at location ( 249.795 381.860 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_stage3_reg[11] connects to NET CTS_319 at location ( 235.305 381.250 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[5] connects to NET CTS_319 at location ( 263.025 342.820 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[5] connects to NET CTS_319 at location ( 248.535 342.820 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_stage3_reg[6] connects to NET CTS_319 at location ( 239.715 348.310 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRIG-44) Imported NET CTS_319 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST immediate_stage3_reg[30] connects to NET CTS_318 at location ( 325.395 435.540 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_stage3_reg[4] connects to NET CTS_318 at location ( 229.635 319.030 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRIG-44) Imported NET CTS_318 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[22] connects to NET CTS_317 at location ( 363.195 552.660 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[19] connects to NET CTS_317 at location ( 314.055 518.500 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST target_address_adder_stage3_reg[25] connects to NET CTS_317 at location ( 281.925 503.860 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_stage3_reg[18] connects to NET CTS_317 at location ( 265.545 504.470 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRIG-44) Imported NET CTS_317 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[4] connects to NET CTS_315 at location ( 254.205 318.420 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST program_counter_reg[3] connects to NET CTS_315 at location ( 256.095 308.660 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/07 12:19:57   222s] #WARNING (NRIG-44) Imported NET CTS_315 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:19:57   222s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/07 12:19:57   222s] #To increase the message display limit, refer to the product command reference manual.
[03/07 12:19:57   222s] #WARNING (NRIG-44) Imported NET CTS_249 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:19:57   222s] #WARNING (NRIG-44) Imported NET CTS_247 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:19:57   222s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:19:57   222s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:19:57   222s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:19:57   222s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:19:57   222s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/07 12:19:57   222s] #Start routing data preparation.
[03/07 12:19:57   222s] #Minimum voltage of a net in the design = 0.000.
[03/07 12:19:57   222s] #Maximum voltage of a net in the design = 1.800.
[03/07 12:19:57   222s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/07 12:19:57   222s] #Voltage range [0.000 - 1.800] has 7560 nets.
[03/07 12:19:57   222s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/07 12:19:57   222s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:19:57   222s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:19:57   222s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:19:57   222s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:19:57   222s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/07 12:19:57   223s] #Regenerating Ggrids automatically.
[03/07 12:19:57   223s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/07 12:19:57   223s] #Using automatically generated G-grids.
[03/07 12:19:57   223s] #Done routing data preparation.
[03/07 12:19:57   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.35 (MB), peak = 1024.15 (MB)
[03/07 12:19:57   223s] #Merging special wires...
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 193.535 318.505 ) on MET1 for NET CTS_247. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 213.440 318.505 ) on MET1 for NET CTS_249. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 354.300 45.685 ) on MET1 for NET CTS_252. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 253.385 318.505 ) on MET1 for NET CTS_315. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 257.540 308.745 ) on MET1 for NET CTS_315. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 281.105 503.945 ) on MET1 for NET CTS_317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 363.635 552.745 ) on MET1 for NET CTS_317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 313.610 518.410 ) on MET1 for NET CTS_317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 264.820 504.460 ) on MET1 for NET CTS_317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 230.800 319.020 ) on MET1 for NET CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 327.470 435.625 ) on MET1 for NET CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 250.865 362.250 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 265.100 342.730 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 277.070 420.810 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 275.180 406.345 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 265.985 391.530 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 238.990 348.300 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 234.770 381.255 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 239.180 361.735 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 249.350 381.770 ) on MET1 for NET CTS_319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 12:19:57   223s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/07 12:19:57   223s] #To increase the message display limit, refer to the product command reference manual.
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #Connectivity extraction summary:
[03/07 12:19:57   223s] #9 routed nets are extracted.
[03/07 12:19:57   223s] #    7 (0.09%) extracted nets are partially routed.
[03/07 12:19:57   223s] #75 routed nets are imported.
[03/07 12:19:57   223s] #7294 (96.40%) nets are without wires.
[03/07 12:19:57   223s] #188 nets are fixed|skipped|trivial (not extracted).
[03/07 12:19:57   223s] #Total number of nets = 7566.
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #Number of eco nets is 7
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #Start data preparation...
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #Data preparation is done on Tue Mar  7 12:19:57 2023
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #Analyzing routing resource...
[03/07 12:19:57   223s] #Routing resource analysis is done on Tue Mar  7 12:19:57 2023
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #  Resource Analysis:
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 12:19:57   223s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 12:19:57   223s] #  --------------------------------------------------------------
[03/07 12:19:57   223s] #  Metal 1        H         931           0        3600    74.25%
[03/07 12:19:57   223s] #  Metal 2        V         907           0        3600     0.00%
[03/07 12:19:57   223s] #  Metal 3        H         931           0        3600    10.89%
[03/07 12:19:57   223s] #  Metal 4        V         907           0        3600     0.00%
[03/07 12:19:57   223s] #  Metal 5        H         931           0        3600     0.00%
[03/07 12:19:57   223s] #  Metal 6        V         453           0        3600     0.00%
[03/07 12:19:57   223s] #  --------------------------------------------------------------
[03/07 12:19:57   223s] #  Total                   5060       0.00%  21600    14.19%
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #  84 nets (1.11%) with 1 preferred extra spacing.
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.38 (MB), peak = 1024.15 (MB)
[03/07 12:19:57   223s] #
[03/07 12:19:57   223s] #start global routing iteration 1...
[03/07 12:19:58   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.19 (MB), peak = 1024.15 (MB)
[03/07 12:19:58   223s] #
[03/07 12:19:58   223s] #start global routing iteration 2...
[03/07 12:20:01   226s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 983.27 (MB), peak = 1024.15 (MB)
[03/07 12:20:01   226s] #
[03/07 12:20:01   226s] #start global routing iteration 3...
[03/07 12:20:03   228s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 983.27 (MB), peak = 1024.15 (MB)
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #Total number of trivial nets (e.g. < 2 pins) = 188 (skipped).
[03/07 12:20:03   228s] #Total number of routable nets = 7378.
[03/07 12:20:03   228s] #Total number of nets in the design = 7566.
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #7301 routable nets have only global wires.
[03/07 12:20:03   228s] #77 routable nets have only detail routed wires.
[03/07 12:20:03   228s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 12:20:03   228s] #77 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #Routed nets constraints summary:
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #        Rules   Pref Extra Space   Unconstrained  
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #      Default                  7            7294  
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #        Total                  7            7294  
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #Routing constraints summary of the whole design:
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #        Rules   Pref Extra Space   Unconstrained  
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #      Default                 84            7294  
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #        Total                 84            7294  
[03/07 12:20:03   228s] #------------------------------------------------
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #                 OverCon       OverCon       OverCon       OverCon          
[03/07 12:20:03   228s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/07 12:20:03   228s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[03/07 12:20:03   228s] #  --------------------------------------------------------------------------
[03/07 12:20:03   228s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:20:03   228s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:20:03   228s] #   Metal 3     10(0.28%)    180(5.08%)    130(3.67%)      4(0.11%)   (9.14%)
[03/07 12:20:03   228s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:20:03   228s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:20:03   228s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 12:20:03   228s] #  --------------------------------------------------------------------------
[03/07 12:20:03   228s] #     Total     10(0.05%)    180(0.93%)    130(0.67%)      4(0.02%)   (1.68%)
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[03/07 12:20:03   228s] #  Overflow after GR: 3.77% H + 0.00% V
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #Complete Global Routing.
[03/07 12:20:03   228s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:20:03   228s] #Total wire length = 514107 um.
[03/07 12:20:03   228s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:20:03   228s] #Total wire length on LAYER MET1 = 5279 um.
[03/07 12:20:03   228s] #Total wire length on LAYER MET2 = 120981 um.
[03/07 12:20:03   228s] #Total wire length on LAYER MET3 = 117415 um.
[03/07 12:20:03   228s] #Total wire length on LAYER MET4 = 116518 um.
[03/07 12:20:03   228s] #Total wire length on LAYER MET5 = 130467 um.
[03/07 12:20:03   228s] #Total wire length on LAYER METTP = 23447 um.
[03/07 12:20:03   228s] #Total number of vias = 54789
[03/07 12:20:03   228s] #Up-Via Summary (total 54789):
[03/07 12:20:03   228s] #           
[03/07 12:20:03   228s] #-----------------------
[03/07 12:20:03   228s] #  Metal 1        26059
[03/07 12:20:03   228s] #  Metal 2        16015
[03/07 12:20:03   228s] #  Metal 3         7919
[03/07 12:20:03   228s] #  Metal 4         4502
[03/07 12:20:03   228s] #  Metal 5          294
[03/07 12:20:03   228s] #-----------------------
[03/07 12:20:03   228s] #                 54789 
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #Max overcon = 7 tracks.
[03/07 12:20:03   228s] #Total overcon = 1.68%.
[03/07 12:20:03   228s] #Worst layer Gcell overcon rate = 9.14%.
[03/07 12:20:03   228s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 983.27 (MB), peak = 1024.15 (MB)
[03/07 12:20:03   228s] #
[03/07 12:20:03   228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.74 (MB), peak = 1024.15 (MB)
[03/07 12:20:03   228s] #Start Track Assignment.
[03/07 12:20:04   229s] #Done with 10863 horizontal wires in 1 hboxes and 12941 vertical wires in 1 hboxes.
[03/07 12:20:06   231s] #Done with 2672 horizontal wires in 1 hboxes and 2972 vertical wires in 1 hboxes.
[03/07 12:20:06   231s] #Complete Track Assignment.
[03/07 12:20:06   231s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:20:06   231s] #Total wire length = 538273 um.
[03/07 12:20:06   231s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:20:06   231s] #Total wire length on LAYER MET1 = 21330 um.
[03/07 12:20:06   231s] #Total wire length on LAYER MET2 = 120978 um.
[03/07 12:20:06   231s] #Total wire length on LAYER MET3 = 122076 um.
[03/07 12:20:06   231s] #Total wire length on LAYER MET4 = 117001 um.
[03/07 12:20:06   231s] #Total wire length on LAYER MET5 = 133369 um.
[03/07 12:20:06   231s] #Total wire length on LAYER METTP = 23519 um.
[03/07 12:20:06   231s] #Total number of vias = 54785
[03/07 12:20:06   231s] #Up-Via Summary (total 54785):
[03/07 12:20:06   231s] #           
[03/07 12:20:06   231s] #-----------------------
[03/07 12:20:06   231s] #  Metal 1        26057
[03/07 12:20:06   231s] #  Metal 2        16013
[03/07 12:20:06   231s] #  Metal 3         7919
[03/07 12:20:06   231s] #  Metal 4         4502
[03/07 12:20:06   231s] #  Metal 5          294
[03/07 12:20:06   231s] #-----------------------
[03/07 12:20:06   231s] #                 54785 
[03/07 12:20:06   231s] #
[03/07 12:20:06   231s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 973.67 (MB), peak = 1024.15 (MB)
[03/07 12:20:06   231s] #
[03/07 12:20:06   231s] #
[03/07 12:20:06   231s] #globalRoute statistics:
[03/07 12:20:06   231s] #Cpu time = 00:00:09
[03/07 12:20:06   231s] #Elapsed time = 00:00:09
[03/07 12:20:06   231s] #Increased memory = -3.93 (MB)
[03/07 12:20:06   231s] #Total memory = 952.54 (MB)
[03/07 12:20:06   231s] #Peak memory = 1024.15 (MB)
[03/07 12:20:06   231s] #Number of warnings = 52
[03/07 12:20:06   231s] #Total number of warnings = 97
[03/07 12:20:06   231s] #Number of fails = 0
[03/07 12:20:06   231s] #Total number of fails = 0
[03/07 12:20:06   231s] #Complete globalRoute on Tue Mar  7 12:20:06 2023
[03/07 12:20:06   231s] #
[03/07 12:20:06   231s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:20:06   231s] UM:                                                                   final
[03/07 12:20:06   231s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/07 12:20:06   231s] UM:         15.31             49                                      route_design
[03/07 12:20:06   231s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 940.97 (MB), peak = 1024.15 (MB)
[03/07 12:20:06   231s] *** Message Summary: 0 warning(s), 0 error(s)
[03/07 12:20:06   231s] 
[03/07 12:20:06   231s] 
[03/07 12:20:06   231s] detailRoute
[03/07 12:20:06   231s] 
[03/07 12:20:06   231s] #Start detailRoute on Tue Mar  7 12:20:06 2023
[03/07 12:20:06   231s] #
[03/07 12:20:06   231s] #WARNING (NRIG-44) Imported NET CTS_252 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 12:20:06   232s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:06   232s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:06   232s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:06   232s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:06   232s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/07 12:20:06   232s] #Start routing data preparation.
[03/07 12:20:06   232s] #Minimum voltage of a net in the design = 0.000.
[03/07 12:20:06   232s] #Maximum voltage of a net in the design = 1.800.
[03/07 12:20:06   232s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/07 12:20:06   232s] #Voltage range [0.000 - 1.800] has 7560 nets.
[03/07 12:20:07   232s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/07 12:20:07   232s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:20:07   232s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:20:07   232s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:20:07   232s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:20:07   232s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/07 12:20:07   232s] #Using user defined Ggrids in DB.
[03/07 12:20:07   232s] #Done routing data preparation.
[03/07 12:20:07   232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 945.23 (MB), peak = 1024.15 (MB)
[03/07 12:20:07   232s] #Merging special wires...
[03/07 12:20:07   232s] #
[03/07 12:20:07   232s] #Connectivity extraction summary:
[03/07 12:20:07   232s] #2 routed nets are extracted.
[03/07 12:20:07   232s] #7376 routed nets are imported.
[03/07 12:20:07   232s] #188 nets are fixed|skipped|trivial (not extracted).
[03/07 12:20:07   232s] #Total number of nets = 7566.
[03/07 12:20:07   232s] #
[03/07 12:20:07   232s] #
[03/07 12:20:07   232s] #Start Detail Routing..
[03/07 12:20:07   232s] #start initial detail routing ...
[03/07 12:20:47   272s] #    number of violations = 24
[03/07 12:20:47   272s] #
[03/07 12:20:47   272s] #    By Layer and Type :
[03/07 12:20:47   272s] #	         MetSpc    Short   WreExt   Totals
[03/07 12:20:47   272s] #	MET1         12        2        0       14
[03/07 12:20:47   272s] #	MET2          1        5        4       10
[03/07 12:20:47   272s] #	Totals       13        7        4       24
[03/07 12:20:47   272s] #257 out of 6898 instances need to be verified(marked ipoed).
[03/07 12:20:47   272s] #13.1% of the total area is being checked for drcs
[03/07 12:20:48   273s] #13.1% of the total area was checked
[03/07 12:20:48   273s] #    number of violations = 24
[03/07 12:20:48   273s] #
[03/07 12:20:48   273s] #    By Layer and Type :
[03/07 12:20:48   273s] #	         MetSpc    Short   WreExt   Totals
[03/07 12:20:48   273s] #	MET1         12        2        0       14
[03/07 12:20:48   273s] #	MET2          1        5        4       10
[03/07 12:20:48   273s] #	Totals       13        7        4       24
[03/07 12:20:48   273s] #cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1030.62 (MB), peak = 1030.62 (MB)
[03/07 12:20:48   273s] #start 1st optimization iteration ...
[03/07 12:20:48   274s] #    number of violations = 9
[03/07 12:20:48   274s] #
[03/07 12:20:48   274s] #    By Layer and Type :
[03/07 12:20:48   274s] #	          Short   WreExt   Totals
[03/07 12:20:48   274s] #	MET1          0        0        0
[03/07 12:20:48   274s] #	MET2          8        1        9
[03/07 12:20:48   274s] #	Totals        8        1        9
[03/07 12:20:48   274s] #    number of process antenna violations = 448
[03/07 12:20:48   274s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.47 (MB), peak = 1030.62 (MB)
[03/07 12:20:48   274s] #start 2nd optimization iteration ...
[03/07 12:20:51   276s] #    number of violations = 9
[03/07 12:20:51   276s] #
[03/07 12:20:51   276s] #    By Layer and Type :
[03/07 12:20:51   276s] #	         MetSpc    Short   WreExt   Totals
[03/07 12:20:51   276s] #	MET1          0        0        0        0
[03/07 12:20:51   276s] #	MET2          2        6        1        9
[03/07 12:20:51   276s] #	Totals        2        6        1        9
[03/07 12:20:51   276s] #    number of process antenna violations = 448
[03/07 12:20:51   276s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 968.88 (MB), peak = 1030.62 (MB)
[03/07 12:20:51   276s] #start 3rd optimization iteration ...
[03/07 12:20:52   277s] #    number of violations = 0
[03/07 12:20:52   277s] #    number of process antenna violations = 284
[03/07 12:20:52   277s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 966.40 (MB), peak = 1030.62 (MB)
[03/07 12:20:52   277s] #start 4th optimization iteration ...
[03/07 12:20:52   277s] #    number of violations = 0
[03/07 12:20:52   277s] #    number of process antenna violations = 270
[03/07 12:20:52   277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.90 (MB), peak = 1030.62 (MB)
[03/07 12:20:52   277s] #start 5th optimization iteration ...
[03/07 12:20:52   277s] #    number of violations = 0
[03/07 12:20:52   277s] #    number of process antenna violations = 270
[03/07 12:20:52   277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.90 (MB), peak = 1030.62 (MB)
[03/07 12:20:52   277s] #start 6th optimization iteration ...
[03/07 12:20:52   277s] #    number of violations = 0
[03/07 12:20:52   277s] #    number of process antenna violations = 270
[03/07 12:20:52   277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.90 (MB), peak = 1030.62 (MB)
[03/07 12:20:52   277s] #start 7th optimization iteration ...
[03/07 12:20:52   277s] #    number of violations = 0
[03/07 12:20:52   277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.90 (MB), peak = 1030.62 (MB)
[03/07 12:20:52   277s] #Complete Detail Routing.
[03/07 12:20:52   277s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:20:52   277s] #Total wire length = 502296 um.
[03/07 12:20:52   277s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:20:52   277s] #Total wire length on LAYER MET1 = 20731 um.
[03/07 12:20:52   277s] #Total wire length on LAYER MET2 = 124515 um.
[03/07 12:20:52   277s] #Total wire length on LAYER MET3 = 129328 um.
[03/07 12:20:52   277s] #Total wire length on LAYER MET4 = 96429 um.
[03/07 12:20:52   277s] #Total wire length on LAYER MET5 = 109772 um.
[03/07 12:20:52   277s] #Total wire length on LAYER METTP = 21522 um.
[03/07 12:20:52   277s] #Total number of vias = 61044
[03/07 12:20:52   277s] #Up-Via Summary (total 61044):
[03/07 12:20:52   277s] #           
[03/07 12:20:52   277s] #-----------------------
[03/07 12:20:52   277s] #  Metal 1        27356
[03/07 12:20:52   277s] #  Metal 2        21814
[03/07 12:20:52   277s] #  Metal 3         7465
[03/07 12:20:52   277s] #  Metal 4         4035
[03/07 12:20:52   277s] #  Metal 5          374
[03/07 12:20:52   277s] #-----------------------
[03/07 12:20:52   277s] #                 61044 
[03/07 12:20:52   277s] #
[03/07 12:20:52   277s] #Total number of DRC violations = 0
[03/07 12:20:52   277s] #Cpu time = 00:00:45
[03/07 12:20:52   277s] #Elapsed time = 00:00:45
[03/07 12:20:52   277s] #Increased memory = 5.41 (MB)
[03/07 12:20:52   277s] #Total memory = 950.55 (MB)
[03/07 12:20:52   277s] #Peak memory = 1030.62 (MB)
[03/07 12:20:52   277s] #
[03/07 12:20:52   277s] #start routing for process antenna violation fix ...
[03/07 12:20:53   279s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 951.02 (MB), peak = 1030.62 (MB)
[03/07 12:20:53   279s] #
[03/07 12:20:53   279s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:20:53   279s] #Total wire length = 502594 um.
[03/07 12:20:53   279s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:20:53   279s] #Total wire length on LAYER MET1 = 20731 um.
[03/07 12:20:53   279s] #Total wire length on LAYER MET2 = 124479 um.
[03/07 12:20:53   279s] #Total wire length on LAYER MET3 = 129295 um.
[03/07 12:20:53   279s] #Total wire length on LAYER MET4 = 96359 um.
[03/07 12:20:53   279s] #Total wire length on LAYER MET5 = 109824 um.
[03/07 12:20:53   279s] #Total wire length on LAYER METTP = 21906 um.
[03/07 12:20:53   279s] #Total number of vias = 61538
[03/07 12:20:53   279s] #Up-Via Summary (total 61538):
[03/07 12:20:53   279s] #           
[03/07 12:20:53   279s] #-----------------------
[03/07 12:20:53   279s] #  Metal 1        27356
[03/07 12:20:53   279s] #  Metal 2        21818
[03/07 12:20:53   279s] #  Metal 3         7477
[03/07 12:20:53   279s] #  Metal 4         4103
[03/07 12:20:53   279s] #  Metal 5          784
[03/07 12:20:53   279s] #-----------------------
[03/07 12:20:53   279s] #                 61538 
[03/07 12:20:53   279s] #
[03/07 12:20:53   279s] #Total number of DRC violations = 0
[03/07 12:20:53   279s] #Total number of net violated process antenna rule = 7
[03/07 12:20:53   279s] #
[03/07 12:20:53   279s] #
[03/07 12:20:53   279s] #start delete and reroute for process antenna violation fix ...
[03/07 12:20:57   283s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 952.31 (MB), peak = 1030.62 (MB)
[03/07 12:20:57   283s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:20:57   283s] #Total wire length = 502626 um.
[03/07 12:20:57   283s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:20:57   283s] #Total wire length on LAYER MET1 = 20731 um.
[03/07 12:20:57   283s] #Total wire length on LAYER MET2 = 124484 um.
[03/07 12:20:57   283s] #Total wire length on LAYER MET3 = 129284 um.
[03/07 12:20:57   283s] #Total wire length on LAYER MET4 = 97270 um.
[03/07 12:20:57   283s] #Total wire length on LAYER MET5 = 109846 um.
[03/07 12:20:57   283s] #Total wire length on LAYER METTP = 21012 um.
[03/07 12:20:57   283s] #Total number of vias = 61576
[03/07 12:20:57   283s] #Up-Via Summary (total 61576):
[03/07 12:20:57   283s] #           
[03/07 12:20:57   283s] #-----------------------
[03/07 12:20:57   283s] #  Metal 1        27356
[03/07 12:20:57   283s] #  Metal 2        21818
[03/07 12:20:57   283s] #  Metal 3         7483
[03/07 12:20:57   283s] #  Metal 4         4119
[03/07 12:20:57   283s] #  Metal 5          800
[03/07 12:20:57   283s] #-----------------------
[03/07 12:20:57   283s] #                 61576 
[03/07 12:20:57   283s] #
[03/07 12:20:57   283s] #Total number of DRC violations = 0
[03/07 12:20:57   283s] #Total number of net violated process antenna rule = 0
[03/07 12:20:57   283s] #
[03/07 12:20:58   283s] #
[03/07 12:20:58   283s] #detailRoute statistics:
[03/07 12:20:58   283s] #Cpu time = 00:00:52
[03/07 12:20:58   283s] #Elapsed time = 00:00:52
[03/07 12:20:58   283s] #Increased memory = -0.60 (MB)
[03/07 12:20:58   283s] #Total memory = 940.38 (MB)
[03/07 12:20:58   283s] #Peak memory = 1030.62 (MB)
[03/07 12:20:58   283s] #Number of warnings = 5
[03/07 12:20:58   283s] #Total number of warnings = 102
[03/07 12:20:58   283s] #Number of fails = 0
[03/07 12:20:58   283s] #Total number of fails = 0
[03/07 12:20:58   283s] #Complete detailRoute on Tue Mar  7 12:20:58 2023
[03/07 12:20:58   283s] #
[03/07 12:20:58   283s] 
[03/07 12:20:58   283s] globalDetailRoute
[03/07 12:20:58   283s] 
[03/07 12:20:58   283s] #Start globalDetailRoute on Tue Mar  7 12:20:58 2023
[03/07 12:20:58   283s] #
[03/07 12:20:59   284s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:59   284s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:59   284s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:59   284s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/07 12:20:59   284s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/07 12:20:59   284s] #Start routing data preparation.
[03/07 12:20:59   284s] #Minimum voltage of a net in the design = 0.000.
[03/07 12:20:59   284s] #Maximum voltage of a net in the design = 1.800.
[03/07 12:20:59   284s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/07 12:20:59   284s] #Voltage range [0.000 - 1.800] has 7560 nets.
[03/07 12:20:59   284s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/07 12:20:59   284s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:20:59   284s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:20:59   284s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/07 12:20:59   284s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/07 12:20:59   284s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/07 12:20:59   284s] #Regenerating Ggrids automatically.
[03/07 12:20:59   284s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/07 12:20:59   284s] #Using automatically generated G-grids.
[03/07 12:20:59   284s] #Done routing data preparation.
[03/07 12:20:59   284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 944.41 (MB), peak = 1030.62 (MB)
[03/07 12:20:59   284s] #Merging special wires...
[03/07 12:20:59   284s] #WARNING (NRGR-22) Design is already detail routed.
[03/07 12:20:59   284s] #Cpu time = 00:00:00
[03/07 12:20:59   284s] #Elapsed time = 00:00:00
[03/07 12:20:59   284s] #Increased memory = 0.06 (MB)
[03/07 12:20:59   284s] #Total memory = 944.41 (MB)
[03/07 12:20:59   284s] #Peak memory = 1030.62 (MB)
[03/07 12:20:59   285s] #
[03/07 12:20:59   285s] #Start Detail Routing..
[03/07 12:20:59   285s] #start 1st optimization iteration ...
[03/07 12:20:59   285s] #    number of violations = 0
[03/07 12:20:59   285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 945.77 (MB), peak = 1030.62 (MB)
[03/07 12:20:59   285s] #Complete Detail Routing.
[03/07 12:20:59   285s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:20:59   285s] #Total wire length = 502626 um.
[03/07 12:20:59   285s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:20:59   285s] #Total wire length on LAYER MET1 = 20731 um.
[03/07 12:20:59   285s] #Total wire length on LAYER MET2 = 124484 um.
[03/07 12:20:59   285s] #Total wire length on LAYER MET3 = 129284 um.
[03/07 12:20:59   285s] #Total wire length on LAYER MET4 = 97270 um.
[03/07 12:20:59   285s] #Total wire length on LAYER MET5 = 109846 um.
[03/07 12:20:59   285s] #Total wire length on LAYER METTP = 21012 um.
[03/07 12:20:59   285s] #Total number of vias = 61576
[03/07 12:20:59   285s] #Up-Via Summary (total 61576):
[03/07 12:20:59   285s] #           
[03/07 12:20:59   285s] #-----------------------
[03/07 12:20:59   285s] #  Metal 1        27356
[03/07 12:20:59   285s] #  Metal 2        21818
[03/07 12:20:59   285s] #  Metal 3         7483
[03/07 12:20:59   285s] #  Metal 4         4119
[03/07 12:20:59   285s] #  Metal 5          800
[03/07 12:20:59   285s] #-----------------------
[03/07 12:20:59   285s] #                 61576 
[03/07 12:20:59   285s] #
[03/07 12:20:59   285s] #Total number of DRC violations = 0
[03/07 12:20:59   285s] #Cpu time = 00:00:00
[03/07 12:20:59   285s] #Elapsed time = 00:00:00
[03/07 12:20:59   285s] #Increased memory = 0.00 (MB)
[03/07 12:20:59   285s] #Total memory = 944.41 (MB)
[03/07 12:20:59   285s] #Peak memory = 1030.62 (MB)
[03/07 12:20:59   285s] #
[03/07 12:20:59   285s] #start routing for process antenna violation fix ...
[03/07 12:21:00   285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 945.77 (MB), peak = 1030.62 (MB)
[03/07 12:21:00   285s] #
[03/07 12:21:00   285s] #Total number of nets with non-default rule or having extra spacing = 84
[03/07 12:21:00   285s] #Total wire length = 502626 um.
[03/07 12:21:00   285s] #Total half perimeter of net bounding box = 427451 um.
[03/07 12:21:00   285s] #Total wire length on LAYER MET1 = 20731 um.
[03/07 12:21:00   285s] #Total wire length on LAYER MET2 = 124484 um.
[03/07 12:21:00   285s] #Total wire length on LAYER MET3 = 129284 um.
[03/07 12:21:00   285s] #Total wire length on LAYER MET4 = 97270 um.
[03/07 12:21:00   285s] #Total wire length on LAYER MET5 = 109846 um.
[03/07 12:21:00   285s] #Total wire length on LAYER METTP = 21012 um.
[03/07 12:21:00   285s] #Total number of vias = 61576
[03/07 12:21:00   285s] #Up-Via Summary (total 61576):
[03/07 12:21:00   285s] #           
[03/07 12:21:00   285s] #-----------------------
[03/07 12:21:00   285s] #  Metal 1        27356
[03/07 12:21:00   285s] #  Metal 2        21818
[03/07 12:21:00   285s] #  Metal 3         7483
[03/07 12:21:00   285s] #  Metal 4         4119
[03/07 12:21:00   285s] #  Metal 5          800
[03/07 12:21:00   285s] #-----------------------
[03/07 12:21:00   285s] #                 61576 
[03/07 12:21:00   285s] #
[03/07 12:21:00   285s] #Total number of DRC violations = 0
[03/07 12:21:00   285s] #Total number of net violated process antenna rule = 0
[03/07 12:21:00   285s] #
[03/07 12:21:00   285s] #detailRoute Statistics:
[03/07 12:21:00   285s] #Cpu time = 00:00:01
[03/07 12:21:00   285s] #Elapsed time = 00:00:01
[03/07 12:21:00   285s] #Increased memory = 0.00 (MB)
[03/07 12:21:00   285s] #Total memory = 944.41 (MB)
[03/07 12:21:00   285s] #Peak memory = 1030.62 (MB)
[03/07 12:21:00   285s] #
[03/07 12:21:00   285s] #globalDetailRoute statistics:
[03/07 12:21:00   285s] #Cpu time = 00:00:02
[03/07 12:21:00   285s] #Elapsed time = 00:00:02
[03/07 12:21:00   285s] #Increased memory = 0.07 (MB)
[03/07 12:21:00   285s] #Total memory = 940.44 (MB)
[03/07 12:21:00   285s] #Peak memory = 1030.62 (MB)
[03/07 12:21:00   285s] #Number of warnings = 5
[03/07 12:21:00   285s] #Total number of warnings = 107
[03/07 12:21:00   285s] #Number of fails = 0
[03/07 12:21:00   285s] #Total number of fails = 0
[03/07 12:21:00   285s] #Complete globalDetailRoute on Tue Mar  7 12:21:00 2023
[03/07 12:21:00   285s] #
[03/07 12:21:00   285s] #spOpts: no_cmu 
[03/07 12:21:00   285s] Core basic site is core
[03/07 12:21:00   285s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:21:00   285s] Begin checking placement ... (start mem=1325.4M, init mem=1325.4M)
[03/07 12:21:00   285s] *info: Recommended don't use cell = 0           
[03/07 12:21:00   285s] *info: Placed = 6898           (Fixed = 83)
[03/07 12:21:00   285s] *info: Unplaced = 0           
[03/07 12:21:00   285s] Placement Density:60.90%(179779/295189)
[03/07 12:21:00   285s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1325.4M)
[03/07 12:21:00   285s] ############################################################################
[03/07 12:21:00   285s] # Innovus Netlist Design Rule Check
[03/07 12:21:00   285s] # Tue Mar  7 12:21:00 2023
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] ############################################################################
[03/07 12:21:00   285s] Design: riscv_steel_core
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] ------ Design Summary:
[03/07 12:21:00   285s] Total Standard Cell Number   (cells) : 6898
[03/07 12:21:00   285s] Total Block Cell Number      (cells) : 0
[03/07 12:21:00   285s] Total I/O Pad Cell Number    (cells) : 0
[03/07 12:21:00   285s] Total Standard Cell Area     ( um^2) : 179778.61
[03/07 12:21:00   285s] Total Block Cell Area        ( um^2) : 0.00
[03/07 12:21:00   285s] Total I/O Pad Cell Area      ( um^2) : 0.00
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] ------ Design Statistics:
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Number of Instances            : 6898
[03/07 12:21:00   285s] Number of Nets                 : 7566
[03/07 12:21:00   285s] Average number of Pins per Net : 3.56
[03/07 12:21:00   285s] Maximum number of Pins in Net  : 101
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] ------ I/O Port summary
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Number of Primary I/O Ports    : 266
[03/07 12:21:00   285s] Number of Input Ports          : 165
[03/07 12:21:00   285s] Number of Output Ports         : 101
[03/07 12:21:00   285s] Number of Bidirectional Ports  : 0
[03/07 12:21:00   285s] Number of Power/Ground Ports   : 0
[03/07 12:21:00   285s] Number of Floating Ports                     *: 2
[03/07 12:21:00   285s] Number of Ports Connected to Multiple Pads   *: 0
[03/07 12:21:00   285s] Number of Ports Connected to Core Instances   : 264
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] ------ Design Rule Checking:
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Number of Output Pins connect to Power/Ground *: 0
[03/07 12:21:00   285s] Number of Insts with Input Pins tied together ?: 4
[03/07 12:21:00   285s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_g4221' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'E' of  instance 'csr_file_instance_g4047' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'C' of  instance 'g4872' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'g4836' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'instruction_csr_address_stage3_reg[8]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'instruction_csr_address_stage3_reg[6]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'instruction_csr_address_stage3_reg[4]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST9/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST8/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST7/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST6/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST5/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST4/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST3/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST2/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'csr_file_instance_RC_CG_HIER_INST1/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST40/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST39/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST38/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'integer_file_instance_RC_CG_HIER_INST37/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/07 12:21:00   285s] **WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
[03/07 12:21:00   285s] To increase the message display limit, refer to the product command reference manual.
[03/07 12:21:00   285s] Number of Input/InOut Floating Pins            : 47
[03/07 12:21:00   285s] Number of Output Floating Pins                 : 0
[03/07 12:21:00   285s] Number of Output Term Marked TieHi/Lo         *: 0
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Number of nets with tri-state drivers          : 0
[03/07 12:21:00   285s] Number of nets with parallel drivers           : 0
[03/07 12:21:00   285s] Number of nets with multiple drivers           : 0
[03/07 12:21:00   285s] Number of nets with no driver (No FanIn)       : 0
[03/07 12:21:00   285s] Number of Output Floating nets (No FanOut)     : 179
[03/07 12:21:00   285s] Number of High Fanout nets (>50)               : 18
[03/07 12:21:00   285s] Checking routing tracks.....
[03/07 12:21:00   285s] Checking other grids.....
[03/07 12:21:00   285s] Checking FINFET Grid is on Manufacture Grid.....
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Checking core/die box is on Grid.....
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Checking snap rule ......
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Checking Row is on grid......
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Checking AreaIO row.....
[03/07 12:21:00   285s] Checking routing blockage.....
[03/07 12:21:00   285s] Checking components.....
[03/07 12:21:00   285s] Checking IO Pins.....
[03/07 12:21:00   285s] Floating/Unconnected IO Pins = 2 
[03/07 12:21:00   285s] Checking constraints (guide/region/fence).....
[03/07 12:21:00   285s] Checking groups.....
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Checking Ptn Pins .....
[03/07 12:21:00   285s] Checking Ptn Core Box.....
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] Checking Preroutes.....
[03/07 12:21:00   285s] No. of regular pre-routes not on tracks : 0 
[03/07 12:21:00   285s]  Design check done.
[03/07 12:21:00   285s] Report saved in file checkDesign/riscv_steel_core.main.htm.ascii.
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] *** Summary of all messages that are not suppressed in this session:
[03/07 12:21:00   285s] Severity  ID               Count  Summary                                  
[03/07 12:21:00   285s] WARNING   IMPDB-2136          47  %s term '%s' of %s instance '%s' does no...
[03/07 12:21:00   285s] *** Message Summary: 47 warning(s), 0 error(s)
[03/07 12:21:00   285s] 
[03/07 12:21:00   285s] ###############################################################
[03/07 12:21:00   285s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/07 12:21:00   285s] #  OS:                Linux x86_64(Host ID pgmicro04)
[03/07 12:21:00   285s] #  Generated on:      Tue Mar  7 12:21:00 2023
[03/07 12:21:00   285s] #  Design:            riscv_steel_core
[03/07 12:21:00   285s] #  Command:           report_timing
[03/07 12:21:00   285s] ###############################################################
[03/07 12:21:00   285s] #################################################################################
[03/07 12:21:00   285s] # Design Stage: PostRoute
[03/07 12:21:00   285s] # Design Name: riscv_steel_core
[03/07 12:21:00   285s] # Design Mode: 90nm
[03/07 12:21:00   285s] # Analysis Mode: MMMC Non-OCV 
[03/07 12:21:00   285s] # Parasitics Mode: No SPEF/RCDB
[03/07 12:21:00   285s] # Signoff Settings: SI Off 
[03/07 12:21:00   285s] #################################################################################
[03/07 12:21:00   285s] Extraction called for design 'riscv_steel_core' of instances=6898 and nets=7566 using extraction engine 'preRoute' .
[03/07 12:21:00   285s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/07 12:21:00   285s] Type 'man IMPEXT-3530' for more detail.
[03/07 12:21:00   285s] PreRoute RC Extraction called for design riscv_steel_core.
[03/07 12:21:00   285s] RC Extraction called in multi-corner(1) mode.
[03/07 12:21:00   285s] RCMode: PreRoute
[03/07 12:21:00   285s]       RC Corner Indexes            0   
[03/07 12:21:00   285s] Capacitance Scaling Factor   : 1.00000 
[03/07 12:21:00   285s] Resistance Scaling Factor    : 1.00000 
[03/07 12:21:00   285s] Clock Cap. Scaling Factor    : 1.00000 
[03/07 12:21:00   285s] Clock Res. Scaling Factor    : 1.00000 
[03/07 12:21:00   285s] Shrink Factor                : 1.00000
[03/07 12:21:00   285s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:21:00   285s] Using capacitance table file ...
[03/07 12:21:00   285s] Updating RC grid for preRoute extraction ...
[03/07 12:21:00   285s] Initializing multi-corner capacitance tables ... 
[03/07 12:21:00   285s] Initializing multi-corner resistance tables ...
[03/07 12:21:00   285s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1325.340M)
[03/07 12:21:01   286s] Calculate delays in Single mode...
[03/07 12:21:01   286s] Topological Sorting (CPU = 0:00:00.0, MEM = 1335.4M, InitMEM = 1335.4M)
[03/07 12:21:03   288s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/07 12:21:03   288s] End delay calculation. (MEM=1392.63 CPU=0:00:02.1 REAL=0:00:02.0)
[03/07 12:21:03   288s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1392.6M) ***
[03/07 12:21:03   288s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
[03/07 12:21:03   288s]              View:default_emulate_view
[03/07 12:21:03   288s]             Group:clock
[03/07 12:21:03   288s]        Startpoint:(R) alu_2nd_operand_source_stage3_reg/C
[03/07 12:21:03   288s]             Clock:(R) clock
[03/07 12:21:03   288s]          Endpoint:(R) csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
[03/07 12:21:03   288s]             Clock:(F) clock
[03/07 12:21:03   288s]  
[03/07 12:21:03   288s]                            Capture             Launch
[03/07 12:21:03   288s]        Clock Edge:+          5.000              0.000
[03/07 12:21:03   288s]       Src Latency:+         -0.373             -0.358
[03/07 12:21:03   288s]       Net Latency:+          0.322 (P)          0.349 (P)
[03/07 12:21:03   288s]           Arrival:=          4.949             -0.009
[03/07 12:21:03   288s]  
[03/07 12:21:03   288s]     Time Borrowed:+          2.577
[03/07 12:21:03   288s]     Required Time:=          7.526
[03/07 12:21:03   288s]      Launch Clock:-         -0.009
[03/07 12:21:03   288s]         Data Path:-          7.535
[03/07 12:21:03   288s]             Slack:=          0.000
[03/07 12:21:03   288s] 
[03/07 12:21:03   288s] #---------------------------------------------------------------------------------------------------------------------
[03/07 12:21:03   288s] # Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/07 12:21:03   288s] #                                                                                                (ns)    (ns)     (ns)  
[03/07 12:21:03   288s] #---------------------------------------------------------------------------------------------------------------------
[03/07 12:21:03   288s]   alu_2nd_operand_source_stage3_reg/C                    -      C      R     (arrival)      80  0.272       -   -0.009  
[03/07 12:21:03   288s]   alu_2nd_operand_source_stage3_reg/Q                    -      C->Q   R     DFRQX4         37      -   0.488    0.479  
[03/07 12:21:03   288s]   g32588/Q                                               -      S->Q   R     MU2X2          17  0.430   0.604    1.083  
[03/07 12:21:03   288s]   g32608/Q                                               -      A->Q   F     EN2X1           1  0.692   0.309    1.393  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g265/S   -      A->S   R     HAX2            3  0.187   0.264    1.656  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1036/Q  -      C->Q   F     NA3X1           1  0.102   0.067    1.723  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1035/Q  -      A->Q   R     NA2X1           5  0.087   0.205    1.928  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1288/Q  -      A->Q   F     NA3X1           1  0.342   0.094    2.023  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1027/Q  -      A->Q   R     NA2X1           3  0.135   0.196    2.219  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1274/Q  -      A->Q   F     INX2            7  0.299   0.116    2.335  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1013/Q  -      A->Q   R     ON211X1         1  0.140   0.139    2.474  
[03/07 12:21:03   288s]   rv32i_alu_instance_csa_tree_add_626_25_groupi/g1255/Q  -      A->Q   R     EO2X1           1  0.212   0.141    2.616  
[03/07 12:21:03   288s]   rv32i_alu_instance_g14262/Q                            -      B->Q   R     AO221X1         1  0.137   0.211    2.827  
[03/07 12:21:03   288s]   g32655/Q                                               -      A->Q   R     AO21X1         33  0.139   1.139    3.966  
[03/07 12:21:03   288s]   integer_file_instance_g29894/Q                         -      A->Q   R     AO211X1         4  1.918   0.716    4.682  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2271/Q             -      A->Q   F     INX1            2  0.858   0.096    4.778  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2244/Q             -      A->Q   R     NA2X1           2  0.179   0.117    4.895  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2238/Q             -      A->Q   F     INX1            1  0.177   0.055    4.950  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2210/Q             -      C->Q   R     ON32X1          1  0.065   0.172    5.122  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2195/Q             -      D->Q   F     AN221X1         1  0.332   0.133    5.255  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2185/Q             -      C->Q   R     ON21X1          1  0.252   0.156    5.412  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2184/Q             -      C->Q   F     AN321X1         1  0.232   0.140    5.552  
[03/07 12:21:03   288s]   branch_decision_instance_lt_720_14/g2285/Q             -      A->Q   F     OA21X1          2  0.202   0.288    5.840  
[03/07 12:21:03   288s]   branch_decision_instance_g2005/Q                       -      A->Q   R     AN21X1          1  0.129   0.116    5.955  
[03/07 12:21:03   288s]   branch_decision_instance_g1999/Q                       -      E->Q   F     ON32X1          1  0.140   0.101    6.056  
[03/07 12:21:03   288s]   branch_decision_instance_g1998/Q                       -      A->Q   F     EN2X1           1  0.175   0.175    6.231  
[03/07 12:21:03   288s]   branch_decision_instance_g1997/Q                       -      C->Q   R     ON321X1         1  0.118   0.210    6.441  
[03/07 12:21:03   288s]   branch_decision_instance_g1996/Q                       -      A->Q   R     AND3X1          4  0.371   0.291    6.732  
[03/07 12:21:03   288s]   g965/Q                                                 -      A->Q   R     AND2X1          4  0.289   0.168    6.900  
[03/07 12:21:03   288s]   csr_file_instance_g4047/Q                              -      A->Q   R     OR5X1           3  0.158   0.221    7.121  
[03/07 12:21:03   288s]   csr_file_instance_g4053/Q                              -      AN->Q  R     NO2I1X1         3  0.262   0.173    7.294  
[03/07 12:21:03   288s]   csr_file_instance_g4051/Q                              -      A->Q   R     OR2X1           2  0.176   0.127    7.421  
[03/07 12:21:03   288s]   csr_file_instance_RC_CG_HIER_INST7/g7/Q                -      A->Q   R     OR2X1           1  0.079   0.105    7.526  
[03/07 12:21:03   288s]   csr_file_instance_RC_CG_HIER_INST7/enl_reg/D           -      D      R     DLLQX1          1  0.064   0.000    7.526  
[03/07 12:21:03   288s] #---------------------------------------------------------------------------------------------------------------------
[03/07 12:21:03   288s] 
[03/07 12:21:03   288s]  *** Starting Verify DRC (MEM: 1392.6) ***
[03/07 12:21:03   288s] 
[03/07 12:21:03   288s]   VERIFY DRC ...... Starting Verification
[03/07 12:21:03   288s]   VERIFY DRC ...... Initializing
[03/07 12:21:03   288s]   VERIFY DRC ...... Deleting Existing Violations
[03/07 12:21:03   288s]   VERIFY DRC ...... Creating Sub-Areas
[03/07 12:21:03   288s]   VERIFY DRC ...... Using new threading
[03/07 12:21:03   288s]   VERIFY DRC ...... Sub-Area : 1 of 1
[03/07 12:21:12   297s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[03/07 12:21:12   297s] 
[03/07 12:21:12   297s]   Verification Complete : 1000 Viols.
[03/07 12:21:12   297s] 
[03/07 12:21:12   297s]  *** End Verify DRC (CPU: 0:00:08.8  ELAPSED TIME: 9.00  MEM: 175.0M) ***
[03/07 12:21:12   297s] 
[03/07 12:21:12   297s] [DEV]innovus 4> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[03/07 12:21:25   299s] Type 'man IMPSP-5217' for more detail.
[03/07 12:21:25   299s] #spOpts: no_cmu 
[03/07 12:21:25   299s] Core basic site is core
[03/07 12:21:25   299s]   Signal wire search tree: 131260 elements. (cpu=0:00:00.1, mem=0.0M)
[03/07 12:21:25   299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[03/07 12:21:25   299s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/07 12:21:26   300s] *INFO: Adding fillers to top-module.
[03/07 12:21:26   300s] *INFO:   Added 218 filler insts (cell FEED25 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 210 filler insts (cell FEED15 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 437 filler insts (cell FEED10 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 863 filler insts (cell FEED7 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 1526 filler insts (cell FEED5 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 2091 filler insts (cell FEED3 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 1009 filler insts (cell FEED2 / prefix FILLER).
[03/07 12:21:26   300s] *INFO:   Added 2607 filler insts (cell FEED1 / prefix FILLER).
[03/07 12:21:26   300s] *INFO: Total 8961 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[03/07 12:21:26   300s] For 8961 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[03/07 12:21:26   300s] Start to collect the design information.
[03/07 12:21:26   300s] Build netlist information for Cell riscv_steel_core.
[03/07 12:21:26   300s] Finished collecting the design information.
[03/07 12:21:26   300s] Generating standard cells used in the design report.
[03/07 12:21:26   300s] Analyze library ... 
[03/07 12:21:26   300s] Analyze netlist ... 
[03/07 12:21:26   300s] Generate no-driven nets information report.
[03/07 12:21:26   300s] Analyze timing ... 
[03/07 12:21:26   300s] Analyze floorplan/placement ... 
[03/07 12:21:26   300s] Analysis Routing ...
[03/07 12:21:26   300s] Report saved in file summaryReport/riscv_steel_core.main.htm.ascii.
[03/07 12:21:26   300s] Switching SI Aware to true by default in postroute mode   
[03/07 12:21:26   300s] 
[03/07 12:21:26   300s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[03/07 12:21:26   300s] 
[03/07 12:21:26   300s]  *** Starting Verify Geometry (MEM: 1514.4) ***
[03/07 12:21:26   300s] 
[03/07 12:21:26   300s]   VERIFY GEOMETRY ...... Starting Verification
[03/07 12:21:26   300s]   VERIFY GEOMETRY ...... Initializing
[03/07 12:21:26   300s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/07 12:21:26   300s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/07 12:21:26   300s]                   ...... bin size: 4160
[03/07 12:21:26   300s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/07 12:21:26   300s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/07 12:21:28   302s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[03/07 12:21:28   302s] 
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/07 12:21:30   305s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/07 12:21:31   305s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/07 12:21:31   305s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/07 12:21:31   305s] VG: elapsed time: 5.00
[03/07 12:21:31   305s] Begin Summary ...
[03/07 12:21:31   305s]   Cells       : 0
[03/07 12:21:31   305s]   SameNet     : 0
[03/07 12:21:31   305s]   Wiring      : 0
[03/07 12:21:31   305s]   Antenna     : 0
[03/07 12:21:31   305s]   Short       : 0
[03/07 12:21:31   305s]   Overlap     : 0
[03/07 12:21:31   305s] End Summary
[03/07 12:21:31   305s] 
[03/07 12:21:31   305s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/07 12:21:31   305s] 
[03/07 12:21:31   305s] **********End: VERIFY GEOMETRY**********
[03/07 12:21:31   305s]  *** verify geometry (CPU: 0:00:04.6  MEM: 123.5M)
[03/07 12:21:31   305s] 
[03/07 12:21:31   305s] [DEV]innovus 5> check_drc
[03/07 12:21:50   307s]  *** Starting Verify DRC (MEM: 1637.9) ***
[03/07 12:21:50   307s] 
[03/07 12:21:50   307s]   VERIFY DRC ...... Starting Verification
[03/07 12:21:50   307s]   VERIFY DRC ...... Initializing
[03/07 12:21:50   307s]   VERIFY DRC ...... Deleting Existing Violations
[03/07 12:21:50   307s]   VERIFY DRC ...... Creating Sub-Areas
[03/07 12:21:50   307s]   VERIFY DRC ...... Using new threading
[03/07 12:21:50   307s]   VERIFY DRC ...... Sub-Area : 1 of 1
[03/07 12:21:56   313s]   VERIFY DRC ...... Sub-Area : 1 complete 112 Viols.
[03/07 12:21:56   313s] 
[03/07 12:21:56   313s]   Verification Complete : 112 Viols.
[03/07 12:21:56   313s] 
[03/07 12:21:56   313s]  *** End Verify DRC (CPU: 0:00:06.4  ELAPSED TIME: 6.00  MEM: 0.0M) ***
[03/07 12:21:56   313s] 
[03/07 12:23:34   330s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/07 12:23:35   330s] Innovus terminated by user interrupt.
