Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/ISE/alu/testbench_isim_beh.exe -prj E:/ISE/alu/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/ISE/alu/statemachine.vhd" into library work
Parsing VHDL file "E:/ISE/alu/selOutput.vhd" into library work
Parsing VHDL file "E:/ISE/alu/alu.vhd" into library work
Parsing VHDL file "E:/ISE/alu/top.vhd" into library work
Parsing VHDL file "E:/ISE/alu/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity statemachine [statemachine_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity selOutput [seloutput_default]
Compiling architecture structual of entity top [top_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable E:/ISE/alu/testbench_isim_beh.exe
Fuse Memory Usage: 33468 KB
Fuse CPU Usage: 811 ms
