[hls]

clock=10
set_clock_uncertainty=1.25
flow_target=vivado
syn.file=${XF_PROJ_ROOT}/L1/tests/IP_CLARKE_DIRECT/src/clarke_direct.cpp
syn.file_cflags=${XF_PROJ_ROOT}/L1/tests/IP_CLARKE_DIRECT/src/clarke_direct.cpp,-DSIM_FINITE -I${XF_PROJ_ROOT}/L1/include/hw/apc -I${XF_PROJ_ROOT}/L1/tests/IP_CLARKE_DIRECT/src
syn.top= Clarke_Direct_Inst
tb.file=${XF_PROJ_ROOT}/L1/tests/IP_CLARKE_DIRECT/src/clarke_direct_main.cpp
tb.file_cflags=${XF_PROJ_ROOT}/L1/tests/IP_CLARKE_DIRECT/src/clarke_direct_main.cpp,-I${XF_PROJ_ROOT}/L1/include/hw/apc -I${XF_PROJ_ROOT}/L1/tests/IP_CLARKE_DIRECT/src





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


