Analysis & Synthesis report for Processador
Fri Mar 20 14:46:07 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated
 16. Parameter Settings for User Entity Instance: Memoria:MEM
 17. Parameter Settings for Inferred Entity Instance: Memoria:MEM|altsyncram:ram_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 20 14:46:07 2020      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Processador                                ;
; Top-level Entity Name              ; CPU                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 502                                        ;
;     Total combinational functions  ; 403                                        ;
;     Dedicated logic registers      ; 181                                        ;
; Total registers                    ; 181                                        ;
; Total pins                         ; 174                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,048,576                                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; Processador        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; Memoria.v                                    ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/Memoria.v                                    ;         ;
; ProgramCounter.v                             ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/ProgramCounter.v                             ;         ;
; Registrador.v                                ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/Registrador.v                                ;         ;
; FlipFlopD.v                                  ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/FlipFlopD.v                                  ;         ;
; DecodificadorInstrucoes.v                    ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v                    ;         ;
; ULA.v                                        ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/ULA.v                                        ;         ;
; MUX2.v                                       ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/MUX2.v                                       ;         ;
; MUX4.v                                       ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/MUX4.v                                       ;         ;
; UnidadeControle.v                            ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/UnidadeControle.v                            ;         ;
; CPU.v                                        ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos_quartus/Processador/CPU.v                                        ;         ;
; init.txt                                     ; yes             ; Auto-Found File                                       ; /home/pedro/projetos_quartus/Processador/init.txt                                     ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal150.inc                               ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; /home/pedro/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_dcj1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos_quartus/Processador/db/altsyncram_dcj1.tdf                       ;         ;
; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif ;         ;
; db/decode_rsa.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos_quartus/Processador/db/decode_rsa.tdf                            ;         ;
; db/decode_k8a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos_quartus/Processador/db/decode_k8a.tdf                            ;         ;
; db/mux_qob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos_quartus/Processador/db/mux_qob.tdf                               ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 502       ;
;                                             ;           ;
; Total combinational functions               ; 403       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 254       ;
;     -- 3 input functions                    ; 122       ;
;     -- <=2 input functions                  ; 27        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 372       ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 181       ;
;     -- Dedicated logic registers            ; 181       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 174       ;
; Total memory bits                           ; 1048576   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 309       ;
; Total fan-out                               ; 6231      ;
; Average fan-out                             ; 5.88      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; |CPU                                      ; 403 (0)           ; 181 (0)      ; 1048576     ; 0            ; 0       ; 0         ; 174  ; 0            ; |CPU                                                                                          ; work         ;
;    |DecodificadorInstrucoes:DECOD|        ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DecodificadorInstrucoes:DECOD                                                            ; work         ;
;    |FlipFlopD:ffN|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|FlipFlopD:ffN                                                                            ; work         ;
;    |FlipFlopD:ffZ|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|FlipFlopD:ffZ                                                                            ; work         ;
;    |MUX2:muxREM|                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX2:muxREM                                                                              ; work         ;
;    |Memoria:MEM|                          ; 148 (30)          ; 74 (65)      ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Memoria:MEM                                                                              ; work         ;
;       |altsyncram:ram_rtl_0|              ; 118 (0)           ; 9 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Memoria:MEM|altsyncram:ram_rtl_0                                                         ; work         ;
;          |altsyncram_dcj1:auto_generated| ; 118 (6)           ; 9 (9)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated                          ; work         ;
;             |decode_k8a:rden_decode_b|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|decode_k8a:rden_decode_b ; work         ;
;             |decode_rsa:decode2|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|decode_rsa:decode2       ; work         ;
;             |mux_qob:mux3|                ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|mux_qob:mux3             ; work         ;
;    |ProgramCounter:PC|                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ProgramCounter:PC                                                                        ; work         ;
;    |Registrador:AC|                       ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Registrador:AC                                                                           ; work         ;
;    |Registrador:OUT|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Registrador:OUT                                                                          ; work         ;
;    |Registrador:RDM|                      ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Registrador:RDM                                                                          ; work         ;
;    |Registrador:REM|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Registrador:REM                                                                          ; work         ;
;    |Registrador:RI|                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Registrador:RI                                                                           ; work         ;
;    |ULA:ULA|                              ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:ULA                                                                                  ; work         ;
;    |UnidadeControle:UC|                   ; 66 (66)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UnidadeControle:UC                                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Name                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                          ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; DecodificadorInstrucoes:DECOD|operacao[15]          ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[14]          ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[13]          ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[12]          ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[11]          ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[10]          ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[9]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[8]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[7]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[6]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[5]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[4]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[3]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[2]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[1]           ; Registrador:RI|conteudo[15] ; yes                    ;
; DecodificadorInstrucoes:DECOD|operacao[0]           ; Registrador:RI|conteudo[15] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                         ;
+---------------------------------------+------------------------------------+
; Register name                         ; Reason for Removal                 ;
+---------------------------------------+------------------------------------+
; Registrador:AC|conteudo[15]           ; Merged with FlipFlopD:ffN|conteudo ;
; Total Number of Removed Registers = 1 ;                                    ;
+---------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 181   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 122   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; UnidadeControle:UC|t0                   ; 6       ;
; Memoria:MEM|ram_rtl_0_bypass[34]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[36]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[38]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[40]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[42]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[44]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[46]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[48]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[50]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[52]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[54]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[56]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[55]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[58]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[57]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[60]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[62]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[61]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[64]        ; 1       ;
; Total number of inverted registers = 20 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; Memoria:MEM|ram_rtl_0_bypass[0]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[1]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[2]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[3]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[4]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[5]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[6]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[7]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[8]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[9]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[10] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[11] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[12] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[13] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[14] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[15] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[16] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[17] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[18] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[19] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[20] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[21] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[22] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[23] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[24] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[25] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[26] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[27] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[28] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[29] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[30] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[31] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[32] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[33] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[34] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[35] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[36] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[37] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[38] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[39] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[40] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[41] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[42] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[43] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[44] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[45] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[46] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[47] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[48] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[49] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[50] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[51] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[52] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[53] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[54] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[55] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[56] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[57] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[58] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[59] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[60] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[61] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[62] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[63] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[64] ; Memoria:MEM|ram_rtl_0 ;
+----------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CPU|Registrador:RDM|conteudo[9] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |CPU|UnidadeControle:UC|t1       ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |CPU|ULA:ULA|Mux8                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:MEM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                  ;
; ADDR_WIDTH     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memoria:MEM|altsyncram:ram_rtl_0                  ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 16                                           ; Untyped        ;
; WIDTHAD_A                          ; 16                                           ; Untyped        ;
; NUMWORDS_A                         ; 65536                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 16                                           ; Untyped        ;
; WIDTHAD_B                          ; 16                                           ; Untyped        ;
; NUMWORDS_B                         ; 65536                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dcj1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; Memoria:MEM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 65536                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 65536                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 174                         ;
; cycloneiii_ff         ; 181                         ;
;     ENA               ; 106                         ;
;     ENA SLD           ; 16                          ;
;     plain             ; 59                          ;
; cycloneiii_lcell_comb ; 405                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 374                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 254                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Mar 20 14:42:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file Memoria.v
    Info (12023): Found entity 1: Memoria
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter
Info (12021): Found 1 design units, including 1 entities, in source file Registrador.v
    Info (12023): Found entity 1: Registrador
Info (12021): Found 1 design units, including 1 entities, in source file FlipFlopD.v
    Info (12023): Found entity 1: FlipFlopD
Info (12021): Found 1 design units, including 1 entities, in source file DecodificadorInstrucoes.v
    Info (12023): Found entity 1: DecodificadorInstrucoes
Info (12021): Found 1 design units, including 1 entities, in source file ULA.v
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file MUX2.v
    Info (12023): Found entity 1: MUX2
Info (12021): Found 1 design units, including 1 entities, in source file MUX4.v
    Info (12023): Found entity 1: MUX4
Info (12021): Found 1 design units, including 1 entities, in source file UnidadeControle.v
    Info (12023): Found entity 1: UnidadeControle
Info (12021): Found 1 design units, including 1 entities, in source file CPU.v
    Info (12023): Found entity 1: CPU
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:PC"
Warning (10230): Verilog HDL assignment warning at ProgramCounter.v(19): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "MUX2" for hierarchy "MUX2:muxREM"
Info (12128): Elaborating entity "Registrador" for hierarchy "Registrador:REM"
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:MEM"
Warning (10850): Verilog HDL warning at Memoria.v(21): number of words (11) in memory file does not match the number of elements in the address range [0:65535]
Info (12128): Elaborating entity "MUX4" for hierarchy "MUX4:muxRDM"
Info (12128): Elaborating entity "DecodificadorInstrucoes" for hierarchy "DecodificadorInstrucoes:DECOD"
Warning (10270): Verilog HDL Case Statement warning at DecodificadorInstrucoes.v(28): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at DecodificadorInstrucoes.v(28): inferring latch(es) for variable "operacao", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "operacao[0]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[1]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[2]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[3]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[4]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[5]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[6]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[7]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[8]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[9]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[10]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[11]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[12]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[13]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[14]" at DecodificadorInstrucoes.v(28)
Info (10041): Inferred latch for "operacao[15]" at DecodificadorInstrucoes.v(28)
Info (12128): Elaborating entity "UnidadeControle" for hierarchy "UnidadeControle:UC"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA"
Info (12128): Elaborating entity "FlipFlopD" for hierarchy "FlipFlopD:ffN"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "Memoria:MEM|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memoria:MEM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Processador.ram0_Memoria_e03d9be0.hdl.mif
Info (12130): Elaborated megafunction instantiation "Memoria:MEM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Memoria:MEM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dcj1.tdf
    Info (12023): Found entity 1: altsyncram_dcj1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos_quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/pedro/projetos_quartus/Processador/output_files/Processador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 837 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 157 output pins
    Info (21061): Implemented 535 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1149 megabytes
    Info: Processing ended: Fri Mar 20 14:46:07 2020
    Info: Elapsed time: 00:03:36
    Info: Total CPU time (on all processors): 00:04:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/pedro/projetos_quartus/Processador/output_files/Processador.map.smsg.


