Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> 
=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/mod_m_counter.vhd" in Library work.
Architecture behavioral of Entity mod_m_counter is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart_rx.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/fifo.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart_tx.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/debounce.vhd" in Library work.
Architecture imp_fsmd_arch of Entity debounce is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart_test.vhd" in Library work.
Architecture behavioral of Entity uart_test is up to date.


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> 

Total memory usage is 134552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

