#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  2 09:09:51 2024
# Process ID: 10984
# Current directory: E:/SineCalculate/2.Firmware/SineCalculate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12828 E:\SineCalculate\2.Firmware\SineCalculate\SineCalculate.xpr
# Log file: E:/SineCalculate/2.Firmware/SineCalculate/vivado.log
# Journal file: E:/SineCalculate/2.Firmware/SineCalculate\vivado.jou
# Running On        :Desktop-NUC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33911 MB
# Swap memory       :10200 MB
# Total Virtual     :44112 MB
# Available Virtual :27625 MB
#-----------------------------------------------------------
start_gui
open_project E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.xpr
open_run synth_1 -name synth_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_taylor.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_lut_1_4.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_cordic.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_taylor.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_lut_1_4.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_taylor.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_cordic.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_sim
launch_simulation
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
restart
run all
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_cos_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_cos}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/cos_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 11}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 12}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 14}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 15}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 16}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 17}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
current_wave_config {Untitled 17}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 18}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 19}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 20}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 21}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property -dict [list \
  CONFIG.Input_Width {16} \
  CONFIG.Output_Width {15} \
] [get_ips cordic_sin_ip]
generate_target all [get_files  E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/cordic_sin_ip/cordic_sin_ip.xci]
catch { config_ip_cache -export [get_ips -all cordic_sin_ip] }
export_ip_user_files -of_objects [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/cordic_sin_ip/cordic_sin_ip.xci] -no_script -sync -force -quiet
reset_run cordic_sin_ip_synth_1
launch_runs cordic_sin_ip_synth_1 -jobs 12
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property -dict [list \
  CONFIG.Input_Width {18} \
  CONFIG.Output_Width {17} \
] [get_ips cordic_sin_ip]
generate_target all [get_files  E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/cordic_sin_ip/cordic_sin_ip.xci]
catch { config_ip_cache -export [get_ips -all cordic_sin_ip] }
catch { [ delete_ip_run [get_ips -all cordic_sin_ip] ] }
export_ip_user_files -of_objects [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/cordic_sin_ip/cordic_sin_ip.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/cordic_sin_ip/cordic_sin_ip.xci]
export_simulation -of_objects [get_files E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.srcs/sources_1/ip/cordic_sin_ip/cordic_sin_ip.xci] -directory E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files/sim_scripts -ip_user_files_dir E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files -ipstatic_source_dir E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/modelsim} {questa=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/questa} {riviera=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/riviera} {activehdl=E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 22}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 23}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 24}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 25}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 26}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 27}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 28}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 29}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_sim
launch_simulation
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 30}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 31}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
launch_simulation
source sine_top_tb.tcl
current_wave_config {Untitled 32}
add_wave {{/sine_top_tb/sine_top_inst/dds_cordic_inst/clk}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/rstn}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_step}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dds_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_sin_out}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/sin_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum_next}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol_last}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_accum}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_input}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/phase_tvalid}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/dout_symbol}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_START}} {{/sine_top_tb/sine_top_inst/dds_cordic_inst/PHASE_END}} 
restart
run all
run all
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/SineCalculate.runs/impl_1/sine_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_taylor.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/SineCalculate/2.Firmware/SineCalculate/firmware/AD9767/1kHz/1kHz_lut_1_4.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_sim
