{"vcs1":{"timestamp_begin":1747231082.714600489, "rt":9.33, "ut":9.48, "st":0.63}}
{"vcselab":{"timestamp_begin":1747231092.134620205, "rt":0.41, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1747231092.607174854, "rt":0.48, "ut":0.21, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747231082.044485668}
{"VCS_COMP_START_TIME": 1747231082.044485668}
{"VCS_COMP_END_TIME": 1747231093.253389195}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482936}}
{"vcselab": {"peak_mem": 183888}}
