INTSTYLE=ise
INFILE=C:\Users\Florian\Documents\Uni\ERA\RISCV\RISCV_FPGA\RISCV\toplevel.ncd
OUTFILE=C:\Users\Florian\Documents\Uni\ERA\RISCV\RISCV_FPGA\RISCV\toplevel.bit
FAMILY=Spartan3A and Spartan3AN
PART=xc3s700a-4fg484
WORKINGDIR=C:\Users\Florian\Documents\Uni\ERA\RISCV\RISCV_FPGA\RISCV
LICENSE=WebPack
USER_INFO=210497273_0_0_923
