// Seed: 1496470219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1'h0 <= id_1) begin : LABEL_0
    if (1) disable id_5;
  end
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wand  id_2
);
  tri0 id_4;
  wire id_5;
  always @(posedge id_4 or posedge 1'b0) begin : LABEL_0
    #1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
