INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab1_Task3/Lab1_Task3.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab1_Task3/Lab1_Task3.srcs/sim_1/new/tb_full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
