<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='versatile_fifo.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: versatile_fifo
    <br/>
    Created: Mar 31, 2009
    <br/>
    Updated: Feb 11, 2014
    <br/>
    SVN Updated: Nov  4, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Introduction">
    <h2>
     
     
     Introduction
    </h2>
    <p id="p_Introduction">
     <img src="getimg.php?1240397998" alt="sync-fifo" width="600" height="300"/>
    </p>
    <p>
     The FIFO implementation outlined in this document can easily be configured to suit the following
    </p>
    <ul>
     <li>
      asynchronous FIFO with different clock domains for read and write sides
     </li>
     <li>
      synchronous FIFO with programmable flags
     </li>
     <li>
      multiple FIFO sharing the same memory resource
     </li>
    </ul>
    <p>
     This FIFO can easily be extended to have common wishbone interface for all individual FIFO channels.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
