`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   20:48:24 03/26/2016
// Design Name:   Top
// Module Name:   G:/ceshi/lab5_box/test_for_top.v
// Project Name:  lab5_box
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: Top
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module test_for_top;

	// Inputs
	reg inclk;
	reg reset;

	// Outputs
	wire [7:0] led;
	wire [7:0] switch;
	// Instantiate the Unit Under Test (UUT)
	Top uut (
		.inclk(inclk), 
		.reset(reset), 
		.led(led),
		.switch(switch)
	);
always #50 inclk = ~inclk;
	initial begin
		// Initialize Inputs
		inclk = 0;
		reset = 1;

		// Wait 100 ns for global reset to finish
		#75 reset = 0;
        
		// Add stimulus here

	end
      
endmodule

