// Seed: 1079200920
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    output wand id_2
);
  wire id_4;
  always_latch disable id_5;
  wire id_6;
  assign id_0 = -1;
  parameter id_7 = -1 && -1 && -1;
  logic id_8[1 'b0 : ""];
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    output tri1 id_5,
    input uwire id_6,
    output wand id_7,
    output supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12,
    input supply1 id_13,
    output tri0 id_14,
    output uwire id_15,
    input wire id_16,
    input wor id_17,
    input wor id_18,
    output tri1 id_19,
    input wand id_20
    , id_36,
    input wire id_21,
    input wand id_22#(.id_37(1)),
    input supply0 id_23,
    output wand id_24,
    input uwire id_25,
    input supply1 id_26,
    output tri id_27,
    output tri0 id_28,
    input wire id_29,
    input wor id_30,
    input supply0 id_31,
    input supply0 id_32,
    output wire id_33,
    input tri1 id_34
);
  wire id_38;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_15
  );
endmodule
