/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [3:0] _05_;
  wire [20:0] _06_;
  wire [6:0] _07_;
  wire [9:0] _08_;
  wire [9:0] _09_;
  wire [16:0] _10_;
  reg [7:0] _11_;
  wire [12:0] _12_;
  wire [9:0] _13_;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [21:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [10:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [22:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [8:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_4z[6] ? celloutsig_0_26z : in_data[22];
  assign celloutsig_0_38z = celloutsig_0_13z ? celloutsig_0_29z : celloutsig_0_26z;
  assign celloutsig_0_49z = celloutsig_0_33z ? celloutsig_0_22z : celloutsig_0_3z[2];
  assign celloutsig_0_62z = celloutsig_0_12z[1] ? celloutsig_0_7z : celloutsig_0_57z;
  assign celloutsig_0_18z = celloutsig_0_9z ? celloutsig_0_5z : celloutsig_0_7z;
  assign celloutsig_0_21z = celloutsig_0_17z ? celloutsig_0_4z[14] : celloutsig_0_5z;
  assign celloutsig_0_26z = _00_ ? celloutsig_0_14z[1] : celloutsig_0_16z;
  assign celloutsig_1_15z = !(celloutsig_1_14z ? celloutsig_1_10z : celloutsig_1_0z);
  assign celloutsig_0_45z = ~(celloutsig_0_5z | celloutsig_0_29z);
  assign celloutsig_0_72z = ~(celloutsig_0_26z | celloutsig_0_71z[3]);
  assign celloutsig_0_87z = ~(celloutsig_0_49z | celloutsig_0_24z[4]);
  assign celloutsig_1_1z = ~(in_data[151] | celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_3z);
  assign celloutsig_1_13z = ~(celloutsig_1_4z[1] | celloutsig_1_9z);
  assign celloutsig_0_16z = ~(celloutsig_0_4z[12] | celloutsig_0_2z);
  assign celloutsig_0_29z = ~celloutsig_0_14z[2];
  assign celloutsig_0_37z = ~celloutsig_0_31z[3];
  assign celloutsig_1_9z = ~celloutsig_1_5z;
  assign celloutsig_0_22z = ~celloutsig_0_12z[1];
  assign celloutsig_0_46z = ~((celloutsig_0_31z[3] | celloutsig_0_20z[2]) & _02_);
  assign celloutsig_0_36z = ~((celloutsig_0_19z[4] | celloutsig_0_4z[1]) & (celloutsig_0_25z[4] | celloutsig_0_1z));
  assign celloutsig_0_59z = ~((celloutsig_0_43z[2] | celloutsig_0_11z[1]) & (celloutsig_0_51z | celloutsig_0_34z[12]));
  assign celloutsig_1_3z = ~((in_data[120] | celloutsig_1_2z[2]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_3z[4]) & (celloutsig_0_9z | celloutsig_0_5z));
  assign celloutsig_0_2z = ~((in_data[36] | celloutsig_0_1z) & (in_data[90] | _03_));
  assign celloutsig_0_39z = celloutsig_0_9z | celloutsig_0_18z;
  assign celloutsig_0_5z = in_data[3] | celloutsig_0_3z[3];
  assign celloutsig_0_74z = celloutsig_0_5z | celloutsig_0_34z[7];
  assign celloutsig_1_8z = celloutsig_1_1z | celloutsig_1_4z[0];
  assign celloutsig_0_60z = { _04_[3:1], celloutsig_0_32z } + { _00_, _05_[2:1], celloutsig_0_45z };
  assign celloutsig_1_17z = { celloutsig_1_16z[7], celloutsig_1_14z, celloutsig_1_2z } + { celloutsig_1_4z[0], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z };
  reg [9:0] _45_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _45_ <= 10'h000;
    else _45_ <= in_data[22:13];
  assign { _03_, _13_[8:7], _07_[6:3], _08_[5:3] } = _45_;
  reg [6:0] _46_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _46_ <= 7'h00;
    else _46_ <= { _07_[6:3], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_21z };
  assign _06_[14:8] = _46_;
  reg [9:0] _47_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _47_ <= 10'h000;
    else _47_ <= { _07_[6:3], _08_[5:3], celloutsig_0_11z };
  assign { _09_[9:6], _02_, _09_[4:0] } = _47_;
  reg [16:0] _48_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _48_ <= 17'h00000;
    else _48_ <= { celloutsig_0_4z[21:10], celloutsig_0_3z };
  assign { _10_[16], _04_[3:1], _10_[12:0] } = _48_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 8'h00;
    else _11_ <= { in_data[11:5], celloutsig_0_2z };
  reg [12:0] _50_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _50_ <= 13'h0000;
    else _50_ <= { in_data[61:52], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign { _12_[12:9], _00_, _05_[2:1], _01_, _12_[4:0] } = _50_;
  assign celloutsig_0_40z = { celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_5z } / { 1'h1, celloutsig_0_20z[4], celloutsig_0_39z, celloutsig_0_39z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[185:182] };
  assign celloutsig_0_11z = { _11_[2], celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, _11_[6:5] };
  assign celloutsig_0_86z = { celloutsig_0_4z[19:10], celloutsig_0_53z, celloutsig_0_60z, celloutsig_0_74z, celloutsig_0_76z, celloutsig_0_7z } === { celloutsig_0_18z, celloutsig_0_66z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_53z, celloutsig_0_47z };
  assign celloutsig_1_0z = in_data[132:130] === in_data[161:159];
  assign celloutsig_1_12z = { celloutsig_1_7z[2], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z } === { celloutsig_1_4z[9:7], celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_17z[3:0] >= { celloutsig_1_17z[6], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_15z = { _07_[5], celloutsig_0_14z, celloutsig_0_2z } >= celloutsig_0_3z;
  assign celloutsig_0_76z = { celloutsig_0_54z, celloutsig_0_38z, celloutsig_0_17z } && { celloutsig_0_26z, celloutsig_0_72z, celloutsig_0_54z };
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z } && { celloutsig_1_4z[10:2], celloutsig_1_2z };
  assign celloutsig_1_10z = ! { in_data[165:150], celloutsig_1_2z };
  assign celloutsig_0_1z = ! { _13_[8:7], _07_[6:3], _08_[5] };
  assign celloutsig_0_54z = { celloutsig_0_31z[3], celloutsig_0_45z, celloutsig_0_46z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_39z } < { celloutsig_0_25z[6:2], celloutsig_0_30z };
  assign celloutsig_0_57z = in_data[40:31] < { celloutsig_0_9z, _11_, celloutsig_0_42z };
  assign celloutsig_0_7z = { celloutsig_0_4z[19:12], celloutsig_0_3z, celloutsig_0_2z } < { celloutsig_0_4z[3:1], celloutsig_0_2z, _03_, _13_[8:7], _07_[6:3], _08_[5:3] };
  assign celloutsig_1_6z = { celloutsig_1_4z[8:1], celloutsig_1_5z } < celloutsig_1_4z[8:0];
  assign celloutsig_1_11z = celloutsig_1_3z & ~(celloutsig_1_7z[1]);
  assign celloutsig_0_27z = _12_[10] & ~(celloutsig_0_22z);
  assign celloutsig_0_32z = celloutsig_0_4z[13:10] != _10_[6:3];
  assign celloutsig_0_66z = { celloutsig_0_12z[2:1], celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_50z } != { _03_, _13_[8:7], _07_[6:3], _08_[5], celloutsig_0_16z };
  assign celloutsig_0_17z = { celloutsig_0_11z[1:0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z } != { _03_, _13_[8:7], _07_[6:3], _08_[5:4] };
  assign celloutsig_0_30z = { celloutsig_0_22z, celloutsig_0_3z } !== { celloutsig_0_24z[9:7], celloutsig_0_11z };
  assign celloutsig_0_42z = { celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_38z, _03_, _13_[8:7], _07_[6:3], _08_[5:3], celloutsig_0_18z, celloutsig_0_31z[3:2], celloutsig_0_31z[3], celloutsig_0_31z[0], _11_, celloutsig_0_11z } !== { celloutsig_0_19z[4:2], celloutsig_0_30z, _12_[12:9], _00_, _05_[2:1], _01_, _12_[4:0], _03_, _13_[8:7], _07_[6:3], _08_[5:3], celloutsig_0_13z, celloutsig_0_22z };
  assign celloutsig_0_48z = { celloutsig_0_4z[14:11], celloutsig_0_16z } !== celloutsig_0_25z[4:0];
  assign celloutsig_0_51z = celloutsig_0_4z[20:16] !== _06_[14:10];
  assign celloutsig_1_18z = { celloutsig_1_4z[9:2], celloutsig_1_12z } !== { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_17z };
  assign celloutsig_0_9z = { _11_[1:0], celloutsig_0_2z } !== in_data[73:71];
  assign celloutsig_0_43z = { _03_, _13_[8:7], celloutsig_0_42z, celloutsig_0_16z } | { celloutsig_0_4z[3:0], celloutsig_0_38z };
  assign celloutsig_0_47z = { celloutsig_0_19z, celloutsig_0_16z } | { celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } | { in_data[131:122], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:3], celloutsig_0_2z } | { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_19z = { in_data[26:21], celloutsig_0_12z, celloutsig_0_5z } | { _03_, _13_[8:7], _07_[6:3], _08_[5:3] };
  assign celloutsig_0_24z = { _05_[2], celloutsig_0_19z } | { _10_[10:9], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_4z = in_data[58:36] <<< in_data[85:63];
  assign celloutsig_0_50z = { celloutsig_0_20z[4:2], celloutsig_0_33z, celloutsig_0_42z } <<< { _11_[3:0], celloutsig_0_17z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:1], celloutsig_1_3z } <<< celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_11z <<< _10_[6:4];
  assign celloutsig_0_25z = { celloutsig_0_12z[1], celloutsig_0_23z } <<< { celloutsig_0_20z[3:0], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[26:22] >>> { _07_[4:3], _08_[5:3] };
  assign celloutsig_0_53z = { _09_[9], celloutsig_0_40z } >>> celloutsig_0_20z[7:3];
  assign celloutsig_0_67z = celloutsig_0_55z[3:1] >>> { celloutsig_0_1z, celloutsig_0_66z, celloutsig_0_48z };
  assign celloutsig_0_71z = { celloutsig_0_1z, celloutsig_0_59z, celloutsig_0_21z, celloutsig_0_67z, celloutsig_0_62z, celloutsig_0_9z } >>> { _13_[7], _07_[6:3], _08_[5:4], celloutsig_0_42z };
  assign celloutsig_1_16z = { celloutsig_1_4z[3:0], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z } >>> { in_data[162:154], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_20z = _11_ >>> { celloutsig_0_19z[4:0], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_23z = { _13_[7], _07_[6:4], celloutsig_0_14z } >>> { _12_[4:3], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_55z = { _00_, _05_[2:1], _01_, _12_[4:1], celloutsig_0_36z } ^ { celloutsig_0_34z[14], celloutsig_0_34z[15], celloutsig_0_34z[12], celloutsig_0_36z, celloutsig_0_50z };
  assign { celloutsig_0_31z[3], celloutsig_0_31z[0], celloutsig_0_31z[2] } = ~ { celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_15z };
  assign { celloutsig_0_34z[15], celloutsig_0_34z[12], celloutsig_0_34z[14], celloutsig_0_34z[2], celloutsig_0_34z[11], celloutsig_0_34z[21:16], celloutsig_0_34z[0], celloutsig_0_34z[10:3], celloutsig_0_34z[1] } = ~ { celloutsig_0_31z[3], celloutsig_0_31z[0], celloutsig_0_31z[2], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_19z[5:1], celloutsig_0_13z, celloutsig_0_9z, _11_, celloutsig_0_7z };
  assign _04_[0] = celloutsig_0_32z;
  assign { _05_[3], _05_[0] } = { _00_, celloutsig_0_45z };
  assign { _06_[20:15], _06_[7:0] } = { celloutsig_0_20z[7:5], celloutsig_0_45z, celloutsig_0_13z, celloutsig_0_57z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_12z };
  assign _07_[2:0] = { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_21z };
  assign { _08_[9:6], _08_[2:0] } = { _07_[6:3], celloutsig_0_11z };
  assign _09_[5] = _02_;
  assign _10_[15:13] = _04_[3:1];
  assign _12_[8:5] = { _00_, _05_[2:1], _01_ };
  assign { _13_[9], _13_[6:0] } = { _03_, _07_[6:3], _08_[5:3] };
  assign celloutsig_0_31z[1] = celloutsig_0_31z[3];
  assign celloutsig_0_34z[13] = celloutsig_0_34z[15];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
