{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734889953559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734889953573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 23:22:33 2024 " "Processing started: Sun Dec 22 23:22:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734889953573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734889953573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instruction_Memory -c Instruction_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_Memory -c Instruction_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734889953573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734889954483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734889954483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734889967367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734889967367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734889967438 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Instruction_Memory.v(6) " "Net \"memory.data_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734889969991 "|Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Instruction_Memory.v(6) " "Net \"memory.waddr_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734889969991 "|Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Instruction_Memory.v(6) " "Net \"memory.we_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734889969991 "|Instruction_Memory"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8193 C:/Users/Dhruv/OneDrive/Documents/Verilog/db/Instruction_Memory.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8193) in the Memory Initialization File \"C:/Users/Dhruv/OneDrive/Documents/Verilog/db/Instruction_Memory.ram0_Instruction_Memory_6c21a04c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734889970288 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Dhruv/OneDrive/Documents/Verilog/db/Instruction_Memory.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Dhruv/OneDrive/Documents/Verilog/db/Instruction_Memory.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734889970418 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory " "RAM logic \"memory\" is uninferred because MIF is not supported for the selected family" {  } { { "Instruction_Memory.v" "memory" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1734889970433 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734889970433 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Dhruv/OneDrive/Documents/Verilog/db/Instruction_Memory.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Dhruv/OneDrive/Documents/Verilog/db/Instruction_Memory.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734889970568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[3\] GND " "Pin \"Instr\[3\]\" is stuck at GND" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734889971908 "|Instruction_Memory|Instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[24\] GND " "Pin \"Instr\[24\]\" is stuck at GND" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734889971908 "|Instruction_Memory|Instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[25\] GND " "Pin \"Instr\[25\]\" is stuck at GND" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734889971908 "|Instruction_Memory|Instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[26\] GND " "Pin \"Instr\[26\]\" is stuck at GND" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734889971908 "|Instruction_Memory|Instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[29\] GND " "Pin \"Instr\[29\]\" is stuck at GND" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734889971908 "|Instruction_Memory|Instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[31\] GND " "Pin \"Instr\[31\]\" is stuck at GND" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734889971908 "|Instruction_Memory|Instr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734889971908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734889971968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734889973018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734889973018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[14\] " "No output dependent on input pin \"PC_new\[14\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[15\] " "No output dependent on input pin \"PC_new\[15\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[16\] " "No output dependent on input pin \"PC_new\[16\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[17\] " "No output dependent on input pin \"PC_new\[17\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[18\] " "No output dependent on input pin \"PC_new\[18\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[19\] " "No output dependent on input pin \"PC_new\[19\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[20\] " "No output dependent on input pin \"PC_new\[20\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[21\] " "No output dependent on input pin \"PC_new\[21\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[22\] " "No output dependent on input pin \"PC_new\[22\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[23\] " "No output dependent on input pin \"PC_new\[23\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[24\] " "No output dependent on input pin \"PC_new\[24\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[25\] " "No output dependent on input pin \"PC_new\[25\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[26\] " "No output dependent on input pin \"PC_new\[26\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[27\] " "No output dependent on input pin \"PC_new\[27\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[28\] " "No output dependent on input pin \"PC_new\[28\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[29\] " "No output dependent on input pin \"PC_new\[29\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[30\] " "No output dependent on input pin \"PC_new\[30\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_new\[31\] " "No output dependent on input pin \"PC_new\[31\]\"" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Dhruv/OneDrive/Documents/Verilog/Instruction_Memory.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734889973069 "|Instruction_Memory|PC_new[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734889973069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734889973069 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734889973069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734889973069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734889973069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734889973108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 23:22:53 2024 " "Processing ended: Sun Dec 22 23:22:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734889973108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734889973108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734889973108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734889973108 ""}
