$date
	Sun Jun 11 17:19:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priorityenc8to3_tb $end
$var wire 3 ! y [2:0] $end
$var reg 1 " en $end
$var reg 8 # i [7:0] $end
$scope module pe $end
$var wire 1 " en $end
$var wire 8 $ i [7:0] $end
$var reg 3 % y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bz %
b1011 $
b1011 #
0"
bz !
$end
#2
b11 !
b11 %
1"
#4
b0 !
b0 %
b0 #
b0 $
#6
b110 !
b110 %
b1101111 #
b1101111 $
#8
b0 !
b0 %
b1 #
b1 $
