Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/sim_mips_isim_beh.exe -prj D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/sim_mips_beh.prj work.sim_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/regfile.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/alu.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" into library work
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 101: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 102: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 103: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 104: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 114: Syntax error near "}".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 119: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 120: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 143: Syntax error near "always".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 147: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 148: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 149: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 152: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 153: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 154: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 155: Syntax error near "?".
WARNING:HDLCompiler:1563 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 155: Empty item in case item list violates IEEE 1364 syntax
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 175: Syntax error near "?".
ERROR:HDLCompiler:806 - "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v" Line 176: Syntax error near "?".
Verilog file D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap1Exp/2018_topic1_student/datapath.v ignored due to errors
