Record=TopLevelDocument|FileName=LVDSDriverReceiver.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U1|DocumentName=Main.SchDoc|LibraryReference=EP4CE6E22I7|SubProjectPath= |Configuration= |Description=Cyclone IV Family FPGA, 2V Core, 91 I/O Pins, 2 PLLs, 144-Pin QFP, Speed Grade 7, Industrial Grade|NexusDeviceId=EP4CE6E22I7|SubPartUniqueId1=SOQGOQJY|SubPartDocPath1=Main.SchDoc|SubPartUniqueId2=VPFTSMRE|SubPartDocPath2=Main.SchDoc|SubPartUniqueId3=LPLWJLWI|SubPartDocPath3=Main.SchDoc|SubPartUniqueId4=YCUSVGYF|SubPartDocPath4=Main.SchDoc|SubPartUniqueId5=EUNQVUQN|SubPartDocPath5=Main.SchDoc|SubPartUniqueId6=CNPWEIJJ|SubPartDocPath6=Main.SchDoc|SubPartUniqueId7=HNEHSXTY|SubPartDocPath7=Main.SchDoc|SubPartUniqueId8=MTOQMKSY|SubPartDocPath8=Main.SchDoc|SubPartUniqueId9=LKOWKLBP|SubPartDocPath9=Main.SchDoc|SubPartUniqueId10=MKCCQWQS|SubPartDocPath10=Main.SchDoc|SubPartUniqueId11=KQCINRHN|SubPartDocPath11=Main.SchDoc|SubPartUniqueId12=KDNJATYI|SubPartDocPath12=Main.SchDoc|SubPartUniqueId13=WVNAUPRR|SubPartDocPath13=Main.SchDoc
