TimeQuest Timing Analyzer report for DE2_115
Wed Feb 11 22:33:10 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 68. Slow 1200mV 0C Model Fmax Summary
 69. Slow 1200mV 0C Model Setup Summary
 70. Slow 1200mV 0C Model Hold Summary
 71. Slow 1200mV 0C Model Recovery Summary
 72. Slow 1200mV 0C Model Removal Summary
 73. Slow 1200mV 0C Model Minimum Pulse Width Summary
 74. Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 76. Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 80. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 81. Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 84. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 86. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 87. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 88. Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 89. Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. MTBF Summary
105. Synchronizer Summary
106. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
130. Fast 1200mV 0C Model Setup Summary
131. Fast 1200mV 0C Model Hold Summary
132. Fast 1200mV 0C Model Recovery Summary
133. Fast 1200mV 0C Model Removal Summary
134. Fast 1200mV 0C Model Minimum Pulse Width Summary
135. Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Setup: 'CLOCK_50'
137. Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
138. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
139. Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
140. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
141. Fast 1200mV 0C Model Hold: 'CLOCK_50'
142. Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
144. Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
145. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
146. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
147. Fast 1200mV 0C Model Removal: 'CLOCK_50'
148. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
150. Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
157. Setup Times
158. Hold Times
159. Clock to Output Times
160. Minimum Clock to Output Times
161. Output Enable Times
162. Minimum Output Enable Times
163. Output Disable Times
164. Minimum Output Disable Times
165. MTBF Summary
166. Synchronizer Summary
167. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
191. Multicorner Timing Analysis Summary
192. Setup Times
193. Hold Times
194. Clock to Output Times
195. Minimum Clock to Output Times
196. Board Trace Model Assignments
197. Input Transition Times
198. Signal Integrity Metrics (Slow 1200mv 0c Model)
199. Signal Integrity Metrics (Slow 1200mv 85c Model)
200. Signal Integrity Metrics (Fast 1200mv 0c Model)
201. Setup Transfers
202. Hold Transfers
203. Recovery Transfers
204. Removal Transfers
205. Report TCCS
206. Report RSKM
207. Unconstrained Paths
208. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_115                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.73        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  27.3%      ;
;     3-4 processors         ;   4.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                           ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; DE2_115.SDC                                                                                             ; OK     ; Wed Feb 11 22:32:56 2015 ;
; cpu.sdc                                                                                                 ; OK     ; Wed Feb 11 22:32:56 2015 ;
; ../../altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc ; OK     ; Wed Feb 11 22:32:56 2015 ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Clock Name                                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                                  ; Targets                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { altera_reserved_tck }                                                                   ;
; CLOCK2_50                                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK2_50 }                                                                             ;
; CLOCK3_50                                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK3_50 }                                                                             ;
; CLOCK_50                                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK_50 }                                                                              ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                            ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 73.69 MHz  ; 73.69 MHz       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 149.68 MHz ; 149.68 MHz      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 159.87 MHz ; 159.87 MHz      ; altera_reserved_tck                                                                   ;                                                               ;
; 444.25 MHz ; 250.0 MHz       ; CLOCK_50                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                            ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.029  ; 0.000         ;
; CLOCK_50                                                                              ; 17.749 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.319 ; 0.000         ;
; altera_reserved_tck                                                                   ; 47.021 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.332 ; 0.000         ;
; CLOCK_50                                                                              ; 0.401 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.401 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.403 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                         ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.804  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 17.323 ; 0.000         ;
; CLOCK_50                                                                              ; 18.320 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.024 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.563 ; 0.000         ;
; altera_reserved_tck                                                                   ; 1.003 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 1.933 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.056 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                              ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.611  ; 0.000         ;
; CLOCK_50                                                                              ; 9.684  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.558 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                           ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.029 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.851      ;
; 6.032 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.848      ;
; 6.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.694      ;
; 6.189 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.656      ;
; 6.231 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.614      ;
; 6.282 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.568      ;
; 6.331 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.514      ;
; 6.341 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.509      ;
; 6.387 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.455      ;
; 6.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 3.432      ;
; 6.429 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a285~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.268      ; 13.877     ;
; 6.463 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a263~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.268      ; 13.843     ;
; 6.483 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.402      ;
; 6.487 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a284~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.274      ; 13.825     ;
; 6.489 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a271~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.273      ; 13.822     ;
; 6.518 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a261~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 13.712     ;
; 6.521 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a269~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 13.774     ;
; 6.532 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 3.317      ;
; 6.584 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a258~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 13.695     ;
; 6.584 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 3.265      ;
; 6.589 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a290~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 13.662     ;
; 6.610 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.235      ;
; 6.615 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.230      ;
; 6.621 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.221      ;
; 6.626 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a281~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.199      ; 13.611     ;
; 6.651 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.229      ;
; 6.668 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.177      ;
; 6.688 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.157      ;
; 6.704 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 3.149      ;
; 6.713 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.167      ;
; 6.715 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a298~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.220      ; 13.543     ;
; 6.735 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.150      ;
; 6.738 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a317~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 13.563     ;
; 6.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.134      ;
; 6.767 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a277~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 13.505     ;
; 6.779 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a195~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 13.528     ;
; 6.796 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.089      ;
; 6.804 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.076      ;
; 6.813 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.032      ;
; 6.816 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a273~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.249      ; 13.471     ;
; 6.831 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a285~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.266      ; 13.473     ;
; 6.831 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 3.014      ;
; 6.842 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a274~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 13.387     ;
; 6.842 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a279~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 13.452     ;
; 6.848 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.997      ;
; 6.860 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a176~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.200      ; 13.378     ;
; 6.864 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a286~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 13.413     ;
; 6.865 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a263~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.266      ; 13.439     ;
; 6.868 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a264~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.209      ; 13.379     ;
; 6.875 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a92~porta_we_reg  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 13.382     ;
; 6.880 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a287~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 13.349     ;
; 6.886 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a278~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 13.395     ;
; 6.889 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a284~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.272      ; 13.421     ;
; 6.890 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 2.990      ;
; 6.891 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a271~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.271      ; 13.418     ;
; 6.899 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a171~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 13.374     ;
; 6.899 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.946      ;
; 6.900 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a165~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 13.385     ;
; 6.908 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a268~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.260      ; 13.390     ;
; 6.920 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a261~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.190      ; 13.308     ;
; 6.923 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a269~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 13.370     ;
; 6.925 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a120~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.220      ; 13.333     ;
; 6.932 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a119~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 13.332     ;
; 6.941 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.904      ;
; 6.948 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a50~porta_we_reg  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 13.351     ;
; 6.950 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 2.892      ;
; 6.965 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.920      ;
; 6.974 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.876      ;
; 6.976 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.913      ;
; 6.976 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.873      ;
; 6.979 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a256~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 13.284     ;
; 6.986 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a258~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 13.291     ;
; 6.987 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a285~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.266      ; 13.317     ;
; 6.991 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a290~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.211      ; 13.258     ;
; 6.999 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a172~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 13.280     ;
; 7.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.835      ;
; 7.011 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a291~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 13.249     ;
; 7.018 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 2.827      ;
; 7.021 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a280~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 13.269     ;
; 7.021 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a263~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.266      ; 13.283     ;
; 7.028 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a281~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 13.207     ;
; 7.031 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.819      ;
; 7.045 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a307~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 13.240     ;
; 7.045 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a284~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.272      ; 13.265     ;
; 7.047 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a271~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.271      ; 13.262     ;
; 7.076 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a261~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.190      ; 13.152     ;
; 7.079 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a269~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 13.214     ;
; 7.088 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.761      ;
; 7.092 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 2.788      ;
; 7.104 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 2.738      ;
; 7.110 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 2.770      ;
; 7.116 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a138~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.188      ; 13.110     ;
; 7.117 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a298~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 13.139     ;
; 7.123 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a221~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.265      ; 13.180     ;
; 7.125 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a257~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 13.139     ;
; 7.129 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a142~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 13.123     ;
; 7.131 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a270~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.187      ; 13.094     ;
; 7.140 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]  ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a317~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 13.159     ;
; 7.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a258~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 13.135     ;
; 7.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10] ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a290~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.211      ; 13.102     ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.749 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.178      ;
; 17.924 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.992      ;
; 18.099 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.817      ;
; 18.200 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.706      ;
; 18.232 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.684      ;
; 18.248 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.668      ;
; 18.253 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.663      ;
; 18.336 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.580      ;
; 18.392 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.524      ;
; 18.405 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.511      ;
; 18.410 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.506      ;
; 18.410 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.506      ;
; 18.413 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.503      ;
; 18.449 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.467      ;
; 18.471 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.589 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.327      ;
; 18.609 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.307      ;
; 18.721 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.195      ;
; 18.729 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.187      ;
; 18.779 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.137      ;
; 18.790 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.126      ;
; 18.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.121      ;
; 18.797 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.119      ;
; 18.797 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.119      ;
; 18.797 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.119      ;
; 18.822 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.094      ;
; 18.901 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.015      ;
; 18.927 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.989      ;
; 18.928 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.988      ;
; 18.945 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.971      ;
; 19.072 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.844      ;
; 19.127 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.789      ;
; 19.128 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.788      ;
; 19.151 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.765      ;
; 19.151 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.765      ;
; 19.151 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.765      ;
; 19.182 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.734      ;
; 19.182 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 0.734      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 33.319 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.372     ; 6.307      ;
; 33.322 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.372     ; 6.304      ;
; 33.587 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.372     ; 6.039      ;
; 33.808 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 5.829      ;
; 33.859 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 5.778      ;
; 33.862 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 5.775      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.062 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.574      ;
; 34.146 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.363     ; 5.489      ;
; 34.146 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.363     ; 5.489      ;
; 34.146 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.363     ; 5.489      ;
; 34.146 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.363     ; 5.489      ;
; 34.364 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.269      ;
; 34.745 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.218      ;
; 34.746 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.866      ;
; 34.774 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.838      ;
; 34.868 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.366     ; 4.764      ;
; 34.935 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 4.694      ;
; 34.947 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.665      ;
; 34.951 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.661      ;
; 34.999 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 4.634      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.894      ;
; 35.047 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.565      ;
; 35.080 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.532      ;
; 35.107 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.505      ;
; 35.112 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.494      ;
; 35.120 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.492      ;
; 35.122 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.490      ;
; 35.142 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.470      ;
; 35.142 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.464      ;
; 35.146 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 4.481      ;
; 35.149 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 4.478      ;
; 35.181 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.425      ;
; 35.203 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 4.424      ;
; 35.254 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.352      ;
; 35.255 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.351      ;
; 35.261 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 4.366      ;
; 35.265 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.637      ;
; 35.319 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.614      ;
; 35.322 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.611      ;
; 35.331 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.281      ;
; 35.347 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.555      ;
; 35.385 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 4.242      ;
; 35.411 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.195      ;
; 35.427 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.386     ; 4.185      ;
; 35.467 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 4.139      ;
; 35.538 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.364      ;
; 35.587 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.346      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.188      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.759 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.159      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.054     ; 4.136      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.827 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.091      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.839 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.079      ;
; 35.857 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.054     ; 4.087      ;
; 35.857 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.054     ; 4.087      ;
; 35.862 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.040      ;
; 35.902 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.016      ;
; 35.902 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.016      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.021 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.128      ;
; 47.097 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 3.045      ;
; 47.220 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.916      ;
; 47.240 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.896      ;
; 47.252 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.897      ;
; 47.368 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.768      ;
; 47.371 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.778      ;
; 47.388 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.748      ;
; 47.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.611      ;
; 47.709 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.441      ;
; 47.757 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.378      ;
; 47.911 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.238      ;
; 47.935 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.202      ;
; 48.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.648      ;
; 48.839 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.310      ;
; 48.845 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.304      ;
; 93.745 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.132      ;
; 93.748 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.129      ;
; 93.777 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.100      ;
; 93.778 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.099      ;
; 93.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.098      ;
; 93.852 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.020      ;
; 93.855 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.017      ;
; 93.856 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.016      ;
; 94.031 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.846      ;
; 94.057 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.832      ;
; 94.060 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.829      ;
; 94.089 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.800      ;
; 94.090 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.799      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.798      ;
; 94.117 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.771      ;
; 94.160 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.717      ;
; 94.164 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.720      ;
; 94.167 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.717      ;
; 94.168 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.716      ;
; 94.326 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.562      ;
; 94.329 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.559      ;
; 94.330 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.542      ;
; 94.358 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.530      ;
; 94.359 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.529      ;
; 94.360 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.528      ;
; 94.375 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.512      ;
; 94.382 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.490      ;
; 94.384 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.488      ;
; 94.389 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.483      ;
; 94.389 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 5.483      ;
; 94.433 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.450      ;
; 94.436 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.447      ;
; 94.437 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.446      ;
; 94.592 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.286      ;
; 94.595 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.283      ;
; 94.621 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.257      ;
; 94.624 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.254      ;
; 94.624 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.254      ;
; 94.625 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.253      ;
; 94.626 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.252      ;
; 94.642 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.242      ;
; 94.653 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.225      ;
; 94.654 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.224      ;
; 94.655 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.223      ;
; 94.674 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.204      ;
; 94.694 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.190      ;
; 94.696 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.188      ;
; 94.699 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.174      ;
; 94.701 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.183      ;
; 94.701 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.183      ;
; 94.702 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.171      ;
; 94.703 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.170      ;
; 94.728 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.145      ;
; 94.731 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.142      ;
; 94.732 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.141      ;
; 94.843 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.034      ;
; 94.911 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.972      ;
; 94.963 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.920      ;
; 94.965 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.918      ;
; 94.970 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.913      ;
; 94.970 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.913      ;
; 95.049 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.869      ;
; 95.113 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.761      ;
; 95.113 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.761      ;
; 95.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.758      ;
; 95.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.700      ;
; 95.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.700      ;
; 95.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.700      ;
; 95.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.700      ;
; 95.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.700      ;
; 95.177 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.696      ;
; 95.206 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.667      ;
; 95.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.695      ;
; 95.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.695      ;
; 95.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.695      ;
; 95.229 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.644      ;
; 95.231 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.642      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.637      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.637      ;
; 95.256 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.646      ;
; 95.256 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.646      ;
; 95.256 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.646      ;
; 95.258 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.615      ;
; 95.260 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.613      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.332 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.990      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.991      ;
; 0.340 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.998      ;
; 0.340 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.998      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.999      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.999      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.001      ;
; 0.346 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.011      ;
; 0.348 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[5]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.011      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.017      ;
; 0.350 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[4]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.007      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.017      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.019      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[17]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.023      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.013      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.022      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.024      ;
; 0.359 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.027      ;
; 0.360 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[5]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.028      ;
; 0.360 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.026      ;
; 0.362 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.031      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.024      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.032      ;
; 0.368 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.025      ;
; 0.369 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.369 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.370 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.035      ;
; 0.374 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.040      ;
; 0.374 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.039      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.041      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.041      ;
; 0.376 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.042      ;
; 0.378 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.045      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.050      ;
; 0.384 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[0]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.052      ;
; 0.384 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.052      ;
; 0.384 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.049      ;
; 0.385 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.043      ;
; 0.385 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[4]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.053      ;
; 0.387 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.052      ;
; 0.389 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.056      ;
; 0.389 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.056      ;
; 0.389 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.055      ;
; 0.389 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.054      ;
; 0.390 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[3]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.053      ;
; 0.390 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.056      ;
; 0.392 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.051      ;
; 0.393 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.059      ;
; 0.394 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.061      ;
; 0.394 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.060      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[15]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.063      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.066      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.057      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[2]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.427 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.461 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.729      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.869      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.881      ;
; 0.614 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.882      ;
; 0.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.902      ;
; 0.635 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.903      ;
; 0.672 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.940      ;
; 0.674 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.942      ;
; 0.688 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.956      ;
; 0.718 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.986      ;
; 0.741 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.009      ;
; 0.741 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.009      ;
; 0.782 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.050      ;
; 0.789 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.057      ;
; 0.908 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.176      ;
; 0.943 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.211      ;
; 0.961 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.229      ;
; 1.012 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.280      ;
; 1.016 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.284      ;
; 1.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.287      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.032 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.300      ;
; 1.073 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.341      ;
; 1.202 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.470      ;
; 1.212 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.480      ;
; 1.217 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.485      ;
; 1.298 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.566      ;
; 1.348 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.605      ;
; 1.361 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.629      ;
; 1.523 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.791      ;
; 1.745 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.023      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.418 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.685      ;
; 0.427 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.446 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.713      ;
; 0.449 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.551 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.551 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.553 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.554 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.573 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.841      ;
; 0.574 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.578 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.593 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.861      ;
; 0.596 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.863      ;
; 0.599 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.871      ;
; 0.609 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.876      ;
; 0.611 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.879      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 0.914      ;
; 0.619 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.886      ;
; 0.620 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.902      ;
; 0.633 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.901      ;
; 0.634 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.902      ;
; 0.637 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.905      ;
; 0.637 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.908      ;
; 0.641 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.911      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.438 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.372      ; 1.032      ;
; 0.442 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.708      ;
; 0.450 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.716      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.719      ;
; 0.485 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.751      ;
; 0.490 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.756      ;
; 0.492 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.495 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.366      ; 1.083      ;
; 0.501 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.767      ;
; 0.503 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.769      ;
; 0.544 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.810      ;
; 0.553 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1                     ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.869      ;
; 0.622 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.889      ;
; 0.640 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.906      ;
; 0.643 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.911      ;
; 0.651 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.917      ;
; 0.653 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.656 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.665 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.361      ; 1.250      ;
; 0.672 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.937      ;
; 0.673 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.938      ;
; 0.674 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.684 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.950      ;
; 0.686 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.951      ;
; 0.706 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.972      ;
; 0.707 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.361      ; 1.290      ;
; 0.716 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.982      ;
; 0.738 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.003      ;
; 0.755 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.021      ;
; 0.757 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.023      ;
; 0.767 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.032      ;
; 0.778 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.043      ;
; 0.779 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.044      ;
; 0.780 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.045      ;
; 0.781 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.046      ;
; 0.783 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.048      ;
; 0.785 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.050      ;
; 0.786 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.051      ;
; 0.788 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.053      ;
; 0.788 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.053      ;
; 0.789 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.054      ;
; 0.790 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.055      ;
; 0.799 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.064      ;
; 0.801 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.066      ;
; 0.803 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.068      ;
; 0.803 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.068      ;
; 0.803 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.068      ;
; 0.805 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.070      ;
; 0.869 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.135      ;
; 0.883 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.148      ;
; 0.891 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.158      ;
; 0.913 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.179      ;
; 0.917 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.163      ;
; 0.920 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.166      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.804  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.085      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.830  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.065      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 3.832  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.071      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.129      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
; 13.447 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.114      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.323 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 2.444      ;
; 17.323 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 2.444      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 18.320 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 4.271      ;
; 18.320 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 4.271      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
; 18.475 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 1.441      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.024 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.125      ;
; 48.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.433      ;
; 97.369 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.533      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.658 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.225      ;
; 97.715 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.200      ;
; 97.715 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.200      ;
; 97.715 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.200      ;
; 97.715 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.200      ;
; 97.715 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.200      ;
; 97.715 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.200      ;
; 97.732 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.150      ;
; 97.732 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.150      ;
; 97.732 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.150      ;
; 97.732 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.150      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.791 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.125      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.934 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 1.949      ;
; 97.963 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 1.919      ;
; 97.963 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 1.919      ;
; 97.963 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 1.919      ;
; 97.963 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 1.919      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 97.985 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.931      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.028 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.888      ;
; 98.206 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 1.678      ;
; 98.206 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 1.678      ;
; 98.206 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 1.678      ;
; 98.206 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 1.678      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
; 98.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.418      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.563 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 4.093      ;
; 0.563 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 4.093      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
; 1.023 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.291      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.003  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.270      ;
; 1.239  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.521      ;
; 1.239  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.521      ;
; 1.239  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.521      ;
; 1.239  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.521      ;
; 1.483  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.763      ;
; 1.483  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.763      ;
; 1.483  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.763      ;
; 1.483  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.763      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.506  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.787      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.520  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.786      ;
; 1.726  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.006      ;
; 1.726  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.006      ;
; 1.726  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.006      ;
; 1.726  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.006      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.994      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.043      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.043      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.043      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.043      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.043      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.043      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 1.792  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.073      ;
; 2.081  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 2.381      ;
; 50.762 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.316      ; 1.284      ;
; 51.473 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.315      ; 1.994      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.933 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 2.299      ;
; 1.933 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 2.299      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                                  ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.056 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.299      ;
; 2.056 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.299      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[2]                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[20]                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_need_extra_stall                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_last_transfer_d1                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[2]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[4]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[20]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_valid_mem_d1                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[20]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[2]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[4]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[9]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_late_result                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_flush_pipe_always                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[8]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[12]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_regnum_a_cmp_D                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_regnum_b_cmp_D                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_pc[18]                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[19]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[19]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_actual_tag[9]                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[3]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.736      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_cmp                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_iw[25]                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_actual_tag[8]                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[0]                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.746      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[0]                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[31]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[31]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[19]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_regnum_a_cmp_D                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_regnum_a_cmp_D                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_pc[18]                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[3]                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[2]                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[19]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dst_regnum_from_M[2]                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dst_regnum_from_M[3]                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dst_regnum_from_M[4]                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_iw[26]                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[0]                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.746      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.746      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 5.746      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_regnum_b_cmp_D                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[3]                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[19]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[19]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_dst_regnum[2]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_dst_regnum[3]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_dst_regnum[4]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_iw[29]                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_iw[24]                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.733      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[23]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[23]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[0]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[31]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[31]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_regnum_b_cmp_D                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.732      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[0]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[3]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[31]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_data_ram_ld_align_sign_bit                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[23]                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[3]                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[8]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.737      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[19]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.745      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[23]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[23]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[31]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_data_ram_ld_align_sign_bit_16_hi                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[15]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.738      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[23]                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[23]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src1[3]                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 5.740      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.736      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src2[23]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.739      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src2[28]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.736      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src2[29]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.736      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src2[31]                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.736      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[4]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[5]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[4]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[5]                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[28]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[31]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[13]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[28]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[31]                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[5]                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 5.758      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 5.757      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 5.757      ;
; 5.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 5.757      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[0]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[10]                                                                                                                             ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[11]                                                                                                                             ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[12]                                                                                                                             ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[13]                                                                                                                             ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[14]                                                                                                                             ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[15]                                                                                                                             ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[1]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[2]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[4]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[5]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[6]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[7]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[8]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[9]                                                                                                                              ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.611 ; 9.962        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.684  ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.907  ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_BLANK                                                                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[6]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[7]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[0]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[1]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[4]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.059 ; 4.214 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.344 ; 8.447 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; 7.600 ; 8.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.656 ; 7.222 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 7.282 ; 7.873 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 7.600 ; 8.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 7.039 ; 7.543 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.611 ; 7.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.465 ; 7.096 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.592 ; 7.225 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.967 ; 6.575 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.191 ; 6.803 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.575 ; 7.173 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.135 ; 6.732 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.238 ; 6.832 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.174 ; 6.791 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.846 ; 6.389 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.294 ; 6.793 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.925 ; 6.467 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.226 ; 6.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.234 ; 6.811 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.071 ; 6.657 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.134 ; 6.723 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.611 ; 7.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.656 ; -0.770 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.042 ; -2.172 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; -4.579 ; -5.058 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -5.134 ; -5.645 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -5.707 ; -6.267 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -5.005 ; -5.536 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -4.579 ; -5.058 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.986 ; -5.511 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -5.575 ; -6.190 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.697 ; -6.313 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -5.096 ; -5.690 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -5.311 ; -5.908 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.679 ; -6.263 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -5.257 ; -5.840 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -5.356 ; -5.936 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -5.296 ; -5.897 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.986 ; -5.511 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -5.415 ; -5.898 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -5.063 ; -5.587 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -5.352 ; -5.893 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -5.357 ; -5.914 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -5.197 ; -5.769 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -5.254 ; -5.829 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.713 ; -6.319 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.052 ; 15.680 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.644 ; 10.351 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.660  ; 7.615  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 6.202  ; 6.282  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.487  ; 7.530  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.083  ; 6.124  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.539  ; 8.458  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.110  ; 7.053  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.539  ; 6.696  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.942  ; 6.004  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.678  ; 6.764  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.866  ; 9.340  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.756  ; 9.506  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.560  ; 6.535  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.644 ; 10.351 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.615  ; 8.369  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.456  ; 6.599  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 8.276  ; 8.055  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.864  ; 7.732  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 10.315 ; 10.084 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.931  ; 6.025  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.906  ; 8.745  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 9.022  ; 8.818  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.925  ; 8.840  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.980  ; 7.901  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.092  ; 7.157  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.958  ; 7.894  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.151  ; 8.160  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.873  ; 8.717  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.925  ; 8.840  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.888  ; 8.719  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.912  ; 7.805  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.171  ; 7.284  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.551  ; 8.307  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.325  ; 5.200  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.640  ; 4.581  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.553  ; 6.524  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.134  ; 5.072  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.405  ; 5.326  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.000  ; 5.891  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 10.009 ; 10.023 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 8.205  ; 8.203  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.224  ; 6.289  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.961  ; 6.943  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 27.633 ; 27.443 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.253 ; 25.216 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.577 ; 26.422 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.633 ; 27.443 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.785 ; 25.753 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.411 ; 26.265 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.505 ; 25.387 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.274 ; 26.187 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.890 ; 24.816 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.445 ; 25.390 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 27.939 ; 27.966 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.239 ; 27.172 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.976 ; 25.928 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.939 ; 27.966 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.091 ; 25.999 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.434 ; 25.449 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.695 ; 26.576 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.944 ; 26.765 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.163 ; 26.132 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.176 ; 25.135 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.533 ; 26.498 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.705 ; 25.626 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.150 ; 26.003 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 26.306 ; 26.177 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.363 ; 25.310 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.533 ; 26.498 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.656 ; 25.524 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.093 ; 26.054 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.307 ; 26.195 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.830 ; 25.705 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.614 ; 13.240 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.250  ; 5.318  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.911  ; 6.864  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.510  ; 5.583  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.746  ; 6.783  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.396  ; 5.432  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.754  ; 7.673  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.382  ; 6.324  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.834  ; 5.981  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.261  ; 5.318  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.968  ; 6.047  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.106  ; 8.585  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.925  ; 8.681  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.856  ; 5.828  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.854  ; 9.557  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.829  ; 7.590  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.756  ; 5.889  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.585  ; 7.356  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.107  ; 6.976  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 9.459  ; 9.232  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.250  ; 5.336  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.184  ; 8.013  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 8.219  ; 8.019  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.014  ; 3.953  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.220  ; 7.140  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.367  ; 6.426  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.200  ; 7.134  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.385  ; 7.389  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.077  ; 7.923  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.128  ; 8.041  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.092  ; 7.925  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.154  ; 7.048  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.444  ; 6.550  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.768  ; 7.530  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.671  ; 4.547  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.014  ; 3.953  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.849  ; 5.817  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.487  ; 4.423  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.747  ; 4.666  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.318  ; 5.209  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.166  ; 9.175  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.434  ; 7.428  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 5.533  ; 5.591  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.241  ; 6.219  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 24.251 ; 24.176 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.600 ; 24.561 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.872 ; 25.719 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.885 ; 26.698 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.112 ; 25.077 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.713 ; 25.568 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.841 ; 24.724 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.579 ; 25.491 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.251 ; 24.176 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.783 ; 24.726 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.263 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.773 ; 24.784 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.505 ; 26.436 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.292 ; 25.242 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.178 ; 27.200 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.402 ; 25.310 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.773 ; 24.784 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.984 ; 25.866 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.221 ; 26.046 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.474 ; 25.440 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.525 ; 24.481 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.705 ; 24.649 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.032 ; 24.952 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.460 ; 25.315 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.611 ; 25.483 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.705 ; 24.649 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.828 ; 25.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.986 ; 24.856 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.406 ; 25.364 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.611 ; 25.499 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.154 ; 25.030 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.117 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.701 ; 5.556 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.165 ; 6.012 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.431 ; 6.278 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.177 ; 6.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.177 ; 6.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.203 ; 6.050 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.177 ; 6.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.177 ; 6.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.159 ; 6.006 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.701 ; 5.556 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.966 ; 5.821 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.062 ; 5.917 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.372 ; 6.227 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.982 ; 5.837 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.209 ; 6.056 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.203 ; 6.050 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.209 ; 6.056 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.039 ; 4.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.450 ; 5.297 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.705 ; 5.552 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.462 ; 5.309 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.462 ; 5.309 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.486 ; 5.333 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.462 ; 5.309 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.462 ; 5.309 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.444 ; 5.291 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.039 ; 4.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.294 ; 5.149 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.385 ; 5.240 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.683 ; 5.538 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.308 ; 5.163 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.492 ; 5.339 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.486 ; 5.333 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.492 ; 5.339 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.696     ; 5.841     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.160     ; 6.313     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.408     ; 6.561     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.172     ; 6.325     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.172     ; 6.325     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.194     ; 6.347     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.171     ; 6.324     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.171     ; 6.324     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.149     ; 6.302     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.696     ; 5.841     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.955     ; 6.100     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.054     ; 6.199     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.354     ; 6.499     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.006     ; 6.151     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.203     ; 6.356     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.194     ; 6.347     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.203     ; 6.356     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.028     ; 5.173     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.439     ; 5.592     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.678     ; 5.831     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.450     ; 5.603     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.450     ; 5.603     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.471     ; 5.624     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.450     ; 5.603     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.450     ; 5.603     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.428     ; 5.581     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.028     ; 5.173     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.277     ; 5.422     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.372     ; 5.517     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.660     ; 5.805     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.326     ; 5.471     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.480     ; 5.633     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.471     ; 5.624     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.480     ; 5.633     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.820 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 33.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 18.599       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 15.221       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 18.573       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 15.796       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 18.945       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 18.405       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.537                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.127       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 18.410       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 37.913                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.964       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.949       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.128       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.115       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.219                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 18.964       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 18.372       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.883       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.128       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 18.687       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.537       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.387                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 19.127       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 18.720       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.540       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 18.946       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 18.965       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.752       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.128       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 18.664       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.453       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.363                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 19.128       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 18.976       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.259       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.701                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.130       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 18.968       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.603       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 18.965       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 18.756       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.120       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.416                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.761       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.370       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.285       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.013                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.950       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 37.568       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.495       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.078                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.947       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 37.636       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.495       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.117                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.765       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.067       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.285       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.151                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.966       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 37.690       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.495       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.172                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.796       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.091       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.285       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.323                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.765       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 38.273       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.285       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.744                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.768       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.481       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.495       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 196.047                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.130       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 96.917       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 196.871                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.128       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.743       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                    ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                            ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 79.53 MHz  ; 79.53 MHz       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 165.37 MHz ; 165.37 MHz      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 172.74 MHz ; 172.74 MHz      ; altera_reserved_tck                                                                   ;                                                               ;
; 493.58 MHz ; 250.0 MHz       ; CLOCK_50                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                             ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.318  ; 0.000         ;
; CLOCK_50                                                                              ; 17.974 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.953 ; 0.000         ;
; altera_reserved_tck                                                                   ; 47.406 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                             ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.342 ; 0.000         ;
; CLOCK_50                                                                              ; 0.353 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.353 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.354 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                          ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.338  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 17.573 ; 0.000         ;
; CLOCK_50                                                                              ; 18.287 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.319 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                          ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.588 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.907 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 1.778 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.889 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.633  ; 0.000         ;
; CLOCK_50                                                                              ; 9.690  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.711 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.490 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                                           ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.318 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.565      ;
; 6.326 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.557      ;
; 6.428 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.419      ;
; 6.450 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.397      ;
; 6.527 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 3.326      ;
; 6.556 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.291      ;
; 6.578 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 3.275      ;
; 6.635 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.212      ;
; 6.655 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.194      ;
; 6.661 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 3.184      ;
; 6.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 3.169      ;
; 6.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 3.084      ;
; 6.865 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.984      ;
; 6.875 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.972      ;
; 6.881 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.964      ;
; 6.886 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.961      ;
; 6.936 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.911      ;
; 6.948 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 2.907      ;
; 6.949 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.934      ;
; 6.954 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.929      ;
; 6.956 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.931      ;
; 6.986 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.861      ;
; 6.995 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.888      ;
; 7.059 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 2.829      ;
; 7.076 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.771      ;
; 7.087 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.796      ;
; 7.090 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.757      ;
; 7.125 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.722      ;
; 7.144 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.703      ;
; 7.171 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 2.682      ;
; 7.180 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.665      ;
; 7.187 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 2.666      ;
; 7.191 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.692      ;
; 7.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 2.688      ;
; 7.208 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.681      ;
; 7.221 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 2.632      ;
; 7.231 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.616      ;
; 7.282 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.565      ;
; 7.291 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.556      ;
; 7.299 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 2.554      ;
; 7.312 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.533      ;
; 7.355 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.492      ;
; 7.359 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.524      ;
; 7.381 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.464      ;
; 7.392 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.491      ;
; 7.407 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.438      ;
; 7.407 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.478      ;
; 7.413 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 2.440      ;
; 7.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.146     ; 2.437      ;
; 7.426 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a285~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 12.838     ;
; 7.429 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.422      ;
; 7.460 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a263~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 12.804     ;
; 7.466 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.381      ;
; 7.477 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a284~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 12.791     ;
; 7.482 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a271~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.237      ; 12.785     ;
; 7.482 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a261~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.156      ; 12.704     ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.398      ;
; 7.501 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a269~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 12.752     ;
; 7.503 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.342      ;
; 7.504 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.381      ;
; 7.508 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.375      ;
; 7.509 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.342      ;
; 7.511 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.372      ;
; 7.526 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.357      ;
; 7.528 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.317      ;
; 7.545 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.300      ;
; 7.549 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.296      ;
; 7.561 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a258~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.206      ; 12.675     ;
; 7.567 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.280      ;
; 7.581 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.308      ;
; 7.582 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[26] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.265      ;
; 7.584 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 2.263      ;
; 7.599 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 2.256      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.292      ;
; 7.603 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a281~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.166      ; 12.593     ;
; 7.610 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[26] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.279      ;
; 7.617 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write         ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a290~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.179      ; 12.592     ;
; 7.618 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.227      ;
; 7.626 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 2.229      ;
; 7.633 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.254      ;
; 7.636 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.251      ;
; 7.646 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.241      ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.974 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.965      ;
; 18.134 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.792      ;
; 18.274 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.652      ;
; 18.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 1.560      ;
; 18.394 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.532      ;
; 18.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.498      ;
; 18.439 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.487      ;
; 18.471 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.455      ;
; 18.559 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.367      ;
; 18.561 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.365      ;
; 18.568 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.358      ;
; 18.571 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.355      ;
; 18.573 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.353      ;
; 18.580 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.346      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.720 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.206      ;
; 18.755 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.171      ;
; 18.834 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.092      ;
; 18.858 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.068      ;
; 18.894 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.032      ;
; 18.915 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.011      ;
; 18.922 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.004      ;
; 18.923 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.003      ;
; 18.924 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.002      ;
; 18.924 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.002      ;
; 18.942 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.984      ;
; 19.001 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.925      ;
; 19.039 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.887      ;
; 19.039 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.887      ;
; 19.040 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.886      ;
; 19.169 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.757      ;
; 19.216 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.710      ;
; 19.217 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.709      ;
; 19.243 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.683      ;
; 19.243 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.683      ;
; 19.243 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.683      ;
; 19.267 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.659      ;
; 19.267 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 0.659      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 33.953 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.329     ; 5.717      ;
; 33.956 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.329     ; 5.714      ;
; 34.192 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.329     ; 5.478      ;
; 34.401 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 5.281      ;
; 34.439 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 5.243      ;
; 34.445 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 5.237      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.608 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 5.073      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 4.996      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 4.996      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 4.996      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.318     ; 4.996      ;
; 34.895 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.321     ; 4.783      ;
; 35.199 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.458      ;
; 35.225 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.738      ;
; 35.229 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.428      ;
; 35.347 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.322     ; 4.330      ;
; 35.391 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.325     ; 4.283      ;
; 35.397 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.260      ;
; 35.399 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.258      ;
; 35.450 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.461      ;
; 35.460 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.321     ; 4.218      ;
; 35.488 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.169      ;
; 35.514 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.143      ;
; 35.537 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.120      ;
; 35.546 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.111      ;
; 35.548 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.109      ;
; 35.568 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 4.089      ;
; 35.574 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 4.078      ;
; 35.577 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 4.096      ;
; 35.589 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 4.063      ;
; 35.615 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 4.037      ;
; 35.624 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 4.049      ;
; 35.670 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 3.982      ;
; 35.671 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 3.981      ;
; 35.689 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 3.984      ;
; 35.692 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.219      ;
; 35.694 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 3.979      ;
; 35.727 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.214      ;
; 35.730 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.211      ;
; 35.743 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.168      ;
; 35.769 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 3.888      ;
; 35.806 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 3.867      ;
; 35.826 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 3.826      ;
; 35.840 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 3.817      ;
; 35.874 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.347     ; 3.778      ;
; 35.894 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.017      ;
; 35.966 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 3.975      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.112 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.816      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.126 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.802      ;
; 36.175 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 3.778      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.214 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.714      ;
; 36.216 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 3.695      ;
; 36.217 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 3.736      ;
; 36.219 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 3.734      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.226 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.702      ;
; 36.278 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.650      ;
; 36.278 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.650      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.406 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.821      ;
; 47.460 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 2.764      ;
; 47.571 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.646      ;
; 47.602 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.625      ;
; 47.610 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.607      ;
; 47.676 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.541      ;
; 47.711 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.516      ;
; 47.718 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.499      ;
; 47.866 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 2.352      ;
; 48.001 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.229      ;
; 48.056 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 2.160      ;
; 48.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.048      ;
; 48.223 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 1.995      ;
; 48.743 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.487      ;
; 49.035 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.193      ;
; 49.047 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.181      ;
; 94.211 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.678      ;
; 94.213 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.676      ;
; 94.234 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.655      ;
; 94.235 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.654      ;
; 94.236 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.653      ;
; 94.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.583      ;
; 94.306 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.580      ;
; 94.307 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.579      ;
; 94.528 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.362      ;
; 94.576 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.324      ;
; 94.578 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.322      ;
; 94.583 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.317      ;
; 94.599 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.301      ;
; 94.600 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.300      ;
; 94.601 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.299      ;
; 94.645 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.245      ;
; 94.668 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.229      ;
; 94.671 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.226      ;
; 94.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.225      ;
; 94.759 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.140      ;
; 94.759 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.127      ;
; 94.761 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.138      ;
; 94.782 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.117      ;
; 94.783 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.116      ;
; 94.784 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.115      ;
; 94.806 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.080      ;
; 94.807 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.079      ;
; 94.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.073      ;
; 94.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.073      ;
; 94.846 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.053      ;
; 94.851 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.045      ;
; 94.854 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.042      ;
; 94.855 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.041      ;
; 94.982 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.908      ;
; 94.984 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.906      ;
; 95.005 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.885      ;
; 95.006 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.884      ;
; 95.007 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.883      ;
; 95.074 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.813      ;
; 95.077 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.810      ;
; 95.078 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.809      ;
; 95.082 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.808      ;
; 95.084 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.806      ;
; 95.105 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.785      ;
; 95.106 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.784      ;
; 95.107 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.783      ;
; 95.124 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.773      ;
; 95.158 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.733      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.726      ;
; 95.172 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.725      ;
; 95.174 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.713      ;
; 95.177 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.710      ;
; 95.178 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.719      ;
; 95.178 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.719      ;
; 95.178 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.709      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.654      ;
; 95.307 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.589      ;
; 95.354 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.542      ;
; 95.355 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.541      ;
; 95.361 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.535      ;
; 95.361 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.535      ;
; 95.393 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.535      ;
; 95.530 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.357      ;
; 95.539 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.348      ;
; 95.539 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.348      ;
; 95.542 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.345      ;
; 95.565 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.324      ;
; 95.565 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.324      ;
; 95.565 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.324      ;
; 95.565 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.324      ;
; 95.565 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.324      ;
; 95.577 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.310      ;
; 95.578 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.309      ;
; 95.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.330      ;
; 95.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.330      ;
; 95.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.330      ;
; 95.584 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.303      ;
; 95.584 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.303      ;
; 95.612 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.302      ;
; 95.630 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.257      ;
; 95.660 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.268      ;
; 95.660 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.268      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.342 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.931      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.933      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.938      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.938      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.949      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[5]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.944      ;
; 0.350 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.939      ;
; 0.350 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.939      ;
; 0.351 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.940      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[17]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.953      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[1]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[0]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[2]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[3]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.425 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.550 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.794      ;
; 0.565 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.809      ;
; 0.566 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.810      ;
; 0.579 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.823      ;
; 0.580 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.824      ;
; 0.615 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.859      ;
; 0.616 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.860      ;
; 0.631 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.875      ;
; 0.654 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.898      ;
; 0.658 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.902      ;
; 0.658 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.902      ;
; 0.712 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.956      ;
; 0.727 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.971      ;
; 0.839 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.083      ;
; 0.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.110      ;
; 0.871 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.115      ;
; 0.920 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.164      ;
; 0.932 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.176      ;
; 0.937 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.181      ;
; 0.937 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.183      ;
; 0.978 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.222      ;
; 1.085 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.329      ;
; 1.116 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.360      ;
; 1.121 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.365      ;
; 1.188 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.432      ;
; 1.244 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.475      ;
; 1.255 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.499      ;
; 1.397 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.641      ;
; 1.603 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.859      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.622      ;
; 0.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.394 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.642      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.499 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.742      ;
; 0.502 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.505 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.508 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.509 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.525 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.769      ;
; 0.526 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.526 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.772      ;
; 0.542 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.785      ;
; 0.543 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.787      ;
; 0.547 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.554 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.561 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.805      ;
; 0.564 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.808      ;
; 0.573 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.816      ;
; 0.573 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.846      ;
; 0.580 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.837      ;
; 0.582 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.832      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.407 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.653      ;
; 0.433 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.329      ; 0.963      ;
; 0.436 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.679      ;
; 0.442 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.685      ;
; 0.454 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.696      ;
; 0.462 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.704      ;
; 0.464 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.706      ;
; 0.493 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.736      ;
; 0.498 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.322      ; 1.021      ;
; 0.507 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.750      ;
; 0.549 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1                     ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.794      ;
; 0.552 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.794      ;
; 0.577 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.820      ;
; 0.584 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.588 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.597 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.839      ;
; 0.597 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.839      ;
; 0.599 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.851      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.856      ;
; 0.614 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.857      ;
; 0.617 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.859      ;
; 0.625 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.867      ;
; 0.627 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.869      ;
; 0.643 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.317      ; 1.161      ;
; 0.644 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.887      ;
; 0.651 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.894      ;
; 0.678 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.317      ; 1.196      ;
; 0.681 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.923      ;
; 0.689 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.931      ;
; 0.690 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.932      ;
; 0.708 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.950      ;
; 0.709 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.951      ;
; 0.709 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.951      ;
; 0.711 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.953      ;
; 0.712 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.954      ;
; 0.714 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.956      ;
; 0.714 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.956      ;
; 0.715 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.957      ;
; 0.717 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.959      ;
; 0.718 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.960      ;
; 0.719 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.961      ;
; 0.719 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.961      ;
; 0.721 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.963      ;
; 0.725 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.967      ;
; 0.748 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.990      ;
; 0.749 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.991      ;
; 0.750 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.992      ;
; 0.750 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.992      ;
; 0.784 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.026      ;
; 0.820 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.062      ;
; 0.823 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.066      ;
; 0.844 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.067      ;
; 0.844 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.085      ;
; 0.846 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.069      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.338  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.556      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.540      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 5.540      ;
; 4.360  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.536      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 4.363  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.541      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 13.997 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.584      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
; 14.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.570      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.573 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.208     ; 2.218      ;
; 17.573 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.208     ; 2.218      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 18.287 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.330      ; 3.962      ;
; 18.287 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.330      ; 3.962      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
; 18.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 1.293      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.319 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.908      ;
; 48.935 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.293      ;
; 97.588 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.326      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.899 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.997      ;
; 97.948 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.976      ;
; 97.948 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.976      ;
; 97.948 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.976      ;
; 97.948 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.976      ;
; 97.948 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.976      ;
; 97.948 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.976      ;
; 97.962 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.933      ;
; 97.962 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.933      ;
; 97.962 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.933      ;
; 97.962 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.933      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.017 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.908      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.143 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.753      ;
; 98.171 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.724      ;
; 98.171 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.724      ;
; 98.171 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.724      ;
; 98.171 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.724      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.753      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.222 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.702      ;
; 98.389 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.507      ;
; 98.389 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.507      ;
; 98.389 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.507      ;
; 98.389 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.507      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
; 98.646 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.280      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.588 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.863      ; 3.692      ;
; 0.588 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.863      ; 3.692      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
; 0.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.178      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 0.907  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.151      ;
; 1.135  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.391      ;
; 1.135  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.391      ;
; 1.135  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.391      ;
; 1.135  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.391      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.608      ;
; 1.368  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.622      ;
; 1.368  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.622      ;
; 1.368  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.622      ;
; 1.368  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.622      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.387  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.629      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.388  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.643      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.586  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.829      ;
; 1.588  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.842      ;
; 1.588  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.842      ;
; 1.588  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.842      ;
; 1.588  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.842      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.884      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.884      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.884      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.884      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.884      ;
; 1.642  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.884      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.654  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.909      ;
; 1.869  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.141      ;
; 50.589 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.382      ; 1.162      ;
; 51.257 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.381      ; 1.829      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.778 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.107      ;
; 1.778 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.138      ; 2.107      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.889 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.107      ;
; 1.889 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.107      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.165      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.165      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.165      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.165      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 5.164      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.165      ;
; 4.851 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.165      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.155      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write2                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.155      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write1                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.155      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.155      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.155      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[4]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[5]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[4]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[5]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[28]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[31]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[13]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[21]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 5.165      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[28]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[31]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[5]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 5.166      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|fifo_AE                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 5.165      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.157      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.157      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.157      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.157      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.157      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.157      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 5.164      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|r_val                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 5.163      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.852 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 5.162      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.155      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[10]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.146      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|F_pc[19]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.156      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[21]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.146      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[21]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.146      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_actual_tag[10]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.146      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[5]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.142      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[9]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.153      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.154      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[21]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.146      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_late_result                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_ctrl_flush_pipe_always                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[8]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.153      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[12]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[20]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.152      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[20]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.152      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 5.156      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_valid                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.154      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_valid_from_E                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.149      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.149      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 5.140      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[2]                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.154      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.154      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[13]                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.147      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.154      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_regnum_a_cmp_D                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
; 4.853 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_regnum_b_cmp_D                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.141      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[0]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[10]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[11]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[12]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[13]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[14]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[15]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[1]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[2]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[4]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[5]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[6]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[7]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[8]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[9]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.903  ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_BLANK                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[6]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[7]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[0]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[1]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[4]                                                                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.708       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.490 ; 49.708       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.926 ; 4.169 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.109 ; 8.273 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; 6.782 ; 7.192 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 5.917 ; 6.285 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.504 ; 6.854 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 6.782 ; 7.192 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.269 ; 6.566 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.870 ; 6.318 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.738 ; 6.184 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.856 ; 6.299 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.268 ; 5.726 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.482 ; 5.928 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.830 ; 6.256 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.435 ; 5.862 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.523 ; 5.959 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.461 ; 5.911 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.165 ; 5.556 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.584 ; 5.913 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.243 ; 5.632 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.519 ; 5.907 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.532 ; 5.928 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.374 ; 5.791 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.427 ; 5.844 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.870 ; 6.318 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.697 ; -0.939 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.136 ; -2.371 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; -4.011 ; -4.364 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -4.532 ; -4.895 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -5.059 ; -5.444 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -4.415 ; -4.789 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -4.011 ; -4.364 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.401 ; -4.778 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.946 ; -5.379 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.060 ; -5.489 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.496 ; -4.940 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.701 ; -5.134 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.034 ; -5.448 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.654 ; -5.069 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.740 ; -5.164 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.681 ; -5.118 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.401 ; -4.778 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.802 ; -5.120 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.475 ; -4.851 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.740 ; -5.115 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.752 ; -5.133 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.597 ; -5.003 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.647 ; -5.052 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.073 ; -5.507 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.949 ; 14.553 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.823  ; 9.283  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.141  ; 6.947  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.789  ; 5.720  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.985  ; 6.866  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.671  ; 5.586  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.940  ; 7.635  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.655  ; 6.417  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.053  ; 6.045  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.497  ; 5.420  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.219  ; 6.172  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.176  ; 8.339  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.170  ; 8.559  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.077  ; 5.909  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.823  ; 9.283  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.093  ; 7.534  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.972  ; 5.951  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.590  ; 7.197  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.338  ; 7.059  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 9.696  ; 9.150  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.523  ; 5.495  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.199  ; 7.820  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 8.459  ; 8.022  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.360  ; 8.032  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.456  ; 7.209  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.617  ; 6.520  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.434  ; 7.202  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.608  ; 7.435  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.317  ; 7.929  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.360  ; 8.032  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.332  ; 7.938  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.384  ; 7.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.647  ; 6.585  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.035  ; 7.476  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.943  ; 4.673  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.283  ; 4.129  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.068  ; 5.868  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.779  ; 4.631  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.044  ; 4.857  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.605  ; 5.366  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.353  ; 9.107  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.686  ; 7.454  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 5.768  ; 5.679  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.501  ; 6.327  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 27.160 ; 26.777 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.891 ; 24.766 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.150 ; 25.856 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.160 ; 26.777 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.378 ; 25.261 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.989 ; 25.726 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.116 ; 24.933 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.866 ; 25.627 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.547 ; 24.413 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.074 ; 24.917 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.620 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 27.411 ; 27.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.773 ; 26.517 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.589 ; 25.387 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.411 ; 27.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.704 ; 25.455 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.062 ; 24.977 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.253 ; 25.995 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.512 ; 26.156 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.754 ; 25.587 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.826 ; 24.682 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.121 ; 25.896 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.324 ; 25.128 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.767 ; 25.461 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.897 ; 25.632 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.012 ; 24.837 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.121 ; 25.896 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.278 ; 25.041 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.693 ; 25.512 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.895 ; 25.643 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.421 ; 25.218 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.468 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.554 ; 12.152 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.874  ; 4.795  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.451  ; 6.261  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.151  ; 5.081  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.303  ; 6.184  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.039  ; 4.953  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.220  ; 6.922  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.984  ; 5.752  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.407  ; 5.395  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.874  ; 4.795  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.567  ; 5.518  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.474  ; 7.654  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.401  ; 7.810  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.432  ; 5.267  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.098  ; 8.562  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.368  ; 6.827  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.331  ; 5.306  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.954  ; 6.559  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.640  ; 6.368  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.902  ; 8.374  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.896  ; 4.866  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 7.537  ; 7.155  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.717  ; 7.294  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.710  ; 3.558  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.754  ; 6.513  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.949  ; 5.852  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.733  ; 6.507  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.900  ; 6.731  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.580  ; 7.205  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 7.622  ; 7.303  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.595  ; 7.214  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.685  ; 6.430  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.980  ; 5.916  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.312  ; 6.771  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.343  ; 4.080  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.710  ; 3.558  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.423  ; 5.226  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.185  ; 4.038  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.439  ; 4.255  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.977  ; 4.744  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 8.575  ; 8.334  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.973  ; 6.747  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 5.135  ; 5.045  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.836  ; 5.665  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.960 ; 23.828 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.292 ; 24.167 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.500 ; 25.215 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.469 ; 26.097 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.759 ; 24.643 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.345 ; 25.089 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.506 ; 24.327 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.225 ; 24.992 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.960 ; 23.828 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.465 ; 24.310 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.119 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.455 ; 24.370 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.097 ; 25.847 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.959 ; 24.761 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.709 ; 26.534 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.069 ; 24.827 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.455 ; 24.370 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.598 ; 25.347 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.846 ; 25.500 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.119 ; 24.955 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.226 ; 24.084 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.406 ; 24.234 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.705 ; 24.512 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.131 ; 24.834 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.257 ; 24.998 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.406 ; 24.234 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.471 ; 25.251 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.662 ; 24.430 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.060 ; 24.882 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.253 ; 25.008 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.800 ; 24.601 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.969 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.260 ; 5.095 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.735 ; 5.590 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.984 ; 5.839 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.748 ; 5.603 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.748 ; 5.603 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.776 ; 5.631 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.748 ; 5.603 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.748 ; 5.603 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.732 ; 5.587 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.260 ; 5.095 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.501 ; 5.336 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.591 ; 5.426 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.879 ; 5.714 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.526 ; 5.361 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.782 ; 5.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.776 ; 5.631 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.782 ; 5.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.668 ; 4.503 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.086 ; 4.941 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.325 ; 5.180 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.098 ; 4.953 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.098 ; 4.953 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.125 ; 4.980 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.098 ; 4.953 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.098 ; 4.953 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.083 ; 4.938 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.668 ; 4.503 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.899 ; 4.734 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.986 ; 4.821 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.262 ; 5.097 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.923 ; 4.758 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.131 ; 4.986 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.125 ; 4.980 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.131 ; 4.986 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.119     ; 5.284     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.596     ; 5.741     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.819     ; 5.964     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.606     ; 5.751     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.606     ; 5.751     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.626     ; 5.771     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.606     ; 5.751     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.606     ; 5.751     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.582     ; 5.727     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.119     ; 5.284     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.353     ; 5.518     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.447     ; 5.612     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.715     ; 5.880     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.396     ; 5.561     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.633     ; 5.778     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.626     ; 5.771     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.633     ; 5.778     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.526     ; 4.691     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.946     ; 5.091     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.160     ; 5.305     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.956     ; 5.101     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.956     ; 5.101     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.976     ; 5.121     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.956     ; 5.101     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.956     ; 5.101     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.933     ; 5.078     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.526     ; 4.691     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.750     ; 4.915     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.840     ; 5.005     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.098     ; 5.263     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.791     ; 4.956     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.982     ; 5.127     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.976     ; 5.121     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.982     ; 5.127     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.342 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 34.342                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 18.724       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 15.618       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.830                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 18.691       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 16.139       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.607                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 19.039       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 18.568       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.216       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 18.573       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.119                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.066       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.053       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.421                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.216       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.205       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.668                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.067       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 18.514       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.087       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 18.802       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.782       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.832                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 19.216       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 18.834       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.782       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.092                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 19.055       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 19.067       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.970       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.611                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 18.789       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.605       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.734                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 19.215       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.085       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.434       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.218       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 19.078       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.742       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.125                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.071       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 18.852       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.202       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.086                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.883       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.569       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.634       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.622                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.044       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 37.762       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.816       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.684                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.041       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 37.827       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.816       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.749                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.888       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.227       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.634       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.773                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.068       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 37.889       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.816       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.828                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.913       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.281       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.634       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.966                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.887       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 38.445       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.634       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.329                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.889       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.624       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.816       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 196.424                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.217       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 197.178                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.216       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.962       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                             ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.960  ; 0.000         ;
; CLOCK_50                                                                              ; 18.829 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 36.960 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.886 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                             ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.136 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.178 ; 0.000         ;
; CLOCK_50                                                                              ; 0.181 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.182 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                          ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.668  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 18.580 ; 0.000         ;
; CLOCK_50                                                                              ; 19.066 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.347 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                          ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.050 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.489 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.930 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.006 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                              ; 9.267  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.749  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.756 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.302 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 7.960 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.000      ;
; 7.996 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.964      ;
; 8.027 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.908      ;
; 8.041 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.894      ;
; 8.075 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.860      ;
; 8.115 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.825      ;
; 8.122 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.813      ;
; 8.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.793      ;
; 8.153 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.786      ;
; 8.171 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.763      ;
; 8.247 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.692      ;
; 8.248 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.691      ;
; 8.252 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.710      ;
; 8.260 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.675      ;
; 8.268 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.667      ;
; 8.294 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.640      ;
; 8.296 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.664      ;
; 8.298 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.637      ;
; 8.300 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.660      ;
; 8.308 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.652      ;
; 8.320 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.615      ;
; 8.327 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.614      ;
; 8.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.592      ;
; 8.367 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.595      ;
; 8.373 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.562      ;
; 8.379 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.556      ;
; 8.394 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.541      ;
; 8.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.560      ;
; 8.407 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.528      ;
; 8.433 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.507      ;
; 8.436 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.524      ;
; 8.438 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.497      ;
; 8.443 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.517      ;
; 8.462 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.472      ;
; 8.464 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.476      ;
; 8.474 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.461      ;
; 8.476 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.463      ;
; 8.495 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.468      ;
; 8.498 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.466      ;
; 8.508 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.427      ;
; 8.534 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.405      ;
; 8.545 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.389      ;
; 8.554 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.379      ;
; 8.554 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.406      ;
; 8.559 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.380      ;
; 8.560 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.375      ;
; 8.568 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.392      ;
; 8.577 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.362      ;
; 8.581 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.353      ;
; 8.610 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.331      ;
; 8.610 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.324      ;
; 8.610 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.324      ;
; 8.615 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.320      ;
; 8.615 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.320      ;
; 8.622 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.338      ;
; 8.626 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.334      ;
; 8.631 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.302      ;
; 8.638 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.322      ;
; 8.641 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.320      ;
; 8.646 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.295      ;
; 8.651 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.310      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.306      ;
; 8.656 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[26] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.279      ;
; 8.657 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.276      ;
; 8.657 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.284      ;
; 8.661 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.273      ;
; 8.678 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.257      ;
; 8.690 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.251      ;
; 8.703 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.259      ;
; 8.706 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.256      ;
; 8.707 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.257      ;
; 8.710 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.225      ;
; 8.710 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.225      ;
; 8.715 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.224      ;
; 8.720 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.243      ;
; 8.731 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.232      ;
; 8.736 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.228      ;
; 8.739 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[26] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.225      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.746 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.221      ;
; 8.752 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.181      ;
; 8.754 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.213      ;
; 8.761 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.202      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.829 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.128      ;
; 18.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.951      ;
; 19.063 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 0.871      ;
; 19.105 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.840      ;
; 19.137 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.808      ;
; 19.138 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.807      ;
; 19.145 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.800      ;
; 19.178 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.767      ;
; 19.213 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.732      ;
; 19.219 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.726      ;
; 19.221 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.724      ;
; 19.223 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.722      ;
; 19.224 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.721      ;
; 19.238 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.707      ;
; 19.257 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.688      ;
; 19.306 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.639      ;
; 19.309 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.636      ;
; 19.373 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.572      ;
; 19.381 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.564      ;
; 19.402 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.543      ;
; 19.405 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.540      ;
; 19.413 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.532      ;
; 19.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.530      ;
; 19.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.530      ;
; 19.417 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.528      ;
; 19.424 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.521      ;
; 19.469 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.476      ;
; 19.469 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.476      ;
; 19.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.462      ;
; 19.503 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.442      ;
; 19.542 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.403      ;
; 19.573 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.372      ;
; 19.573 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.372      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.595 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.350      ;
; 19.595 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.350      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 36.960 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 2.841      ;
; 36.962 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 2.839      ;
; 37.110 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.186     ; 2.691      ;
; 37.217 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.592      ;
; 37.244 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.565      ;
; 37.246 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.563      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.455      ;
; 37.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.413      ;
; 37.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.413      ;
; 37.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.413      ;
; 37.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.413      ;
; 37.443 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.491      ;
; 37.522 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 2.283      ;
; 37.576 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.358      ;
; 37.605 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 2.183      ;
; 37.625 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.309      ;
; 37.626 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 2.162      ;
; 37.643 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.326      ;
; 37.690 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.269      ;
; 37.692 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.267      ;
; 37.699 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 2.089      ;
; 37.703 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 2.085      ;
; 37.713 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.221      ;
; 37.715 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.187     ; 2.085      ;
; 37.747 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 2.041      ;
; 37.754 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 2.051      ;
; 37.792 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.996      ;
; 37.802 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.981      ;
; 37.803 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.985      ;
; 37.803 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.980      ;
; 37.807 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.981      ;
; 37.815 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.973      ;
; 37.818 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 1.987      ;
; 37.822 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.966      ;
; 37.822 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.137      ;
; 37.829 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.187     ; 1.971      ;
; 37.831 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.952      ;
; 37.836 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.187     ; 1.964      ;
; 37.863 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.187     ; 1.937      ;
; 37.873 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.061      ;
; 37.882 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.901      ;
; 37.884 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.899      ;
; 37.896 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.187     ; 1.904      ;
; 37.909 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.058      ;
; 37.915 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.873      ;
; 37.932 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.035      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.938 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.009      ;
; 37.948 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.019      ;
; 37.952 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.831      ;
; 37.955 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.187     ; 1.845      ;
; 37.966 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 1.822      ;
; 37.979 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.204     ; 1.804      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.990 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.957      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.995 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.952      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 37.998 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.949      ;
; 38.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 1.928      ;
; 38.013 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                            ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 1.954      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.886 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.541      ;
; 48.934 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.494      ;
; 49.003 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.417      ;
; 49.015 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.405      ;
; 49.026 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.394      ;
; 49.059 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.369      ;
; 49.114 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.314      ;
; 49.115 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.305      ;
; 49.115 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.306      ;
; 49.229 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.202      ;
; 49.274 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.146      ;
; 49.318 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.111      ;
; 49.357 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.064      ;
; 49.626 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.804      ;
; 49.773 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.656      ;
; 49.822 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.607      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.176      ;
; 96.745 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.173      ;
; 96.754 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.164      ;
; 96.756 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.162      ;
; 96.757 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.161      ;
; 96.762 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.153      ;
; 96.766 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.149      ;
; 96.767 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.148      ;
; 96.870 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.054      ;
; 96.991 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.926      ;
; 97.001 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.924      ;
; 97.003 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.922      ;
; 97.017 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.905      ;
; 97.019 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.906      ;
; 97.020 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.902      ;
; 97.020 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.902      ;
; 97.021 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.904      ;
; 97.022 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.903      ;
; 97.043 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.872      ;
; 97.059 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.858      ;
; 97.066 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.849      ;
; 97.068 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.847      ;
; 97.069 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.854      ;
; 97.073 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.851      ;
; 97.074 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.841      ;
; 97.075 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.840      ;
; 97.076 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.848      ;
; 97.085 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.839      ;
; 97.087 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.837      ;
; 97.088 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.093 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.828      ;
; 97.097 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.824      ;
; 97.098 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.823      ;
; 97.137 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.781      ;
; 97.140 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.778      ;
; 97.149 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.769      ;
; 97.151 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.767      ;
; 97.152 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.766      ;
; 97.157 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.758      ;
; 97.161 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.754      ;
; 97.162 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.753      ;
; 97.230 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.688      ;
; 97.271 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.651      ;
; 97.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.627      ;
; 97.297 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.625      ;
; 97.298 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.619      ;
; 97.299 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.619      ;
; 97.301 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.621      ;
; 97.301 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.617      ;
; 97.302 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.620      ;
; 97.315 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.600      ;
; 97.317 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.601      ;
; 97.318 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.597      ;
; 97.318 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.597      ;
; 97.319 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.599      ;
; 97.320 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.598      ;
; 97.342 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.604      ;
; 97.374 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.547      ;
; 97.397 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.524      ;
; 97.399 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.522      ;
; 97.405 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.516      ;
; 97.406 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.515      ;
; 97.438 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.477      ;
; 97.461 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.454      ;
; 97.463 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.452      ;
; 97.469 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.446      ;
; 97.470 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.445      ;
; 97.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.414      ;
; 97.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.413      ;
; 97.505 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.411      ;
; 97.517 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.406      ;
; 97.517 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.406      ;
; 97.520 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.403      ;
; 97.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.569 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.346      ;
; 97.578 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.338      ;
; 97.579 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.337      ;
; 97.579 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.337      ;
; 97.580 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.336      ;
; 97.580 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.336      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.136 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.138 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.465      ;
; 0.138 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.465      ;
; 0.139 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[17]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.141 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.144 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.472      ;
; 0.145 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[5]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[4]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.149 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[5]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[0]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.485      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[15]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[4]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.159 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.161 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.493      ;
; 0.162 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.494      ;
; 0.162 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.494      ;
; 0.163 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.164 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[1]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[3]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.497      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[3]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[16]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.499      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[3]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[21]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.171 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[7]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.501      ;
; 0.171 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.509      ;
; 0.172 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.173 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[0]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.503      ;
; 0.173 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.501      ;
; 0.174 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.504      ;
; 0.175 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.506      ;
; 0.176 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[1]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[0]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|buttons:the_buttons|edge_capture[3]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.178 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.245 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.372      ;
; 0.246 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.248 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.375      ;
; 0.249 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.254 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.256 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.258 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.267 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.416      ;
; 0.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.397      ;
; 0.273 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.409      ;
; 0.275 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.283 ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.409      ;
; 0.288 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.209 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.335      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.390      ;
; 0.273 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.280 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.406      ;
; 0.288 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.307 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.433      ;
; 0.313 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.439      ;
; 0.316 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.442      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.334 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.460      ;
; 0.339 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.465      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.482      ;
; 0.412 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.538      ;
; 0.420 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.546      ;
; 0.441 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.462 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.590      ;
; 0.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.599      ;
; 0.479 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.605      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.532 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.658      ;
; 0.535 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.661      ;
; 0.557 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.683      ;
; 0.571 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.732      ;
; 0.639 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.753      ;
; 0.672 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.798      ;
; 0.801 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.938      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.199 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.489      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.205 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.332      ;
; 0.222 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.346      ;
; 0.226 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.512      ;
; 0.226 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.351      ;
; 0.227 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.352      ;
; 0.231 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.355      ;
; 0.232 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.248 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1                     ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.390      ;
; 0.280 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.405      ;
; 0.291 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.419      ;
; 0.299 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.582      ;
; 0.300 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.433      ;
; 0.311 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.436      ;
; 0.315 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.439      ;
; 0.318 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.600      ;
; 0.324 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.449      ;
; 0.330 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.456      ;
; 0.331 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.456      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.468      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.468      ;
; 0.345 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.470      ;
; 0.346 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.471      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.477      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.478      ;
; 0.364 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.489      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.490      ;
; 0.367 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.493      ;
; 0.371 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.496      ;
; 0.371 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.496      ;
; 0.373 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.498      ;
; 0.374 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.499      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.500      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.500      ;
; 0.378 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.503      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.507      ;
; 0.393 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.518      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.520      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.531      ;
; 0.409 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.533      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.555      ;
; 0.433 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.021      ; 0.538      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.668  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.304      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.683  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.290      ;
; 6.684  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.295      ;
; 6.684  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.295      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 6.685  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.294      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.457 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.322      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
; 16.473 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.313      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 18.580 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.135     ; 1.272      ;
; 18.580 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.135     ; 1.272      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 19.066 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.485      ; 2.326      ;
; 19.066 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.485      ; 2.326      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
; 19.233 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.712      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.347 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.081      ;
; 49.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.702      ;
; 98.619 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.317      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.779 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.144      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.133      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.133      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.133      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.133      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.133      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.133      ;
; 98.817 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.106      ;
; 98.817 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.106      ;
; 98.817 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.106      ;
; 98.817 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.106      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.862 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.081      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.993      ;
; 98.946 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.977      ;
; 98.946 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.977      ;
; 98.946 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.977      ;
; 98.946 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.977      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.983      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 98.984 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.959      ;
; 99.089 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 0.835      ;
; 99.089 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 0.835      ;
; 99.089 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 0.835      ;
; 99.089 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 0.835      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
; 99.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.693      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.050 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.806      ; 2.010      ;
; 0.050 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.806      ; 2.010      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.610      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.616      ;
; 0.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.730      ;
; 0.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.730      ;
; 0.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.730      ;
; 0.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.730      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.834      ;
; 0.720  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.855      ;
; 0.720  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.855      ;
; 0.720  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.855      ;
; 0.720  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.855      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.725  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.732  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.867      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.974      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.974      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.974      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.974      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.985      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.985      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.985      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.985      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.985      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.985      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.860  ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.995      ;
; 0.974  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.121      ;
; 49.987 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.532      ; 0.623      ;
; 50.319 ; sld_hub:auto_hub|clr_reg                            ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.531      ; 0.954      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.930 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.109      ;
; 0.930 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.109      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.006 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.109      ;
; 1.006 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.109      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_pc[19]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[19]                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[15]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_extra_pc[19]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_pc[19]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_pc[12]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|D_pc[10]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_extra_pc[18]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_extra_pc[12]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.931      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[15]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_extra_pc[14]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.931      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[1]                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_pc[10]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_pc[12]                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.930      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[15]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[26]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[26]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[26]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[15]                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[15]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[26]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[26]                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[26]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src1[15]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.932      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src2[14]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.931      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[30]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.931      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_src2[26]                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.935      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[9]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[0]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[1]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[15]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[0]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[1]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[24]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[25]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[8]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[9]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[15]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[16]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[17]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[19]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[20]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[22]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ipending_reg_irq1                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[6]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[8]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[9]                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[21]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[22]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[24]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[25]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[16]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[17]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[19]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[20]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[0]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[1]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[8]                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|ien_AF                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|fifo_AF                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|ien_AE                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[6]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[8]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[9]                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.940      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[15]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[12]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[13]                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.939      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[15]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.941      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[21]                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|fifo_AE                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.949      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|r_val                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.769 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.947      ;
; 2.770 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.943      ;
; 2.770 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.943      ;
; 2.770 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[5]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.931      ;
; 2.770 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[9]                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.942      ;
; 2.770 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.942      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a68~porta_address_reg0                                                                                                                                   ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a68~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a105~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a105~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a109~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a109~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a112~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a112~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a128~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a128~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a145~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a145~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a153~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a153~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a178~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a178~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a180~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a180~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a187~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a187~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a188~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a188~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a193~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a193~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a198~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a198~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a206~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a206~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a207~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a207~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a211~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a211~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a220~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a220~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a223~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a223~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a234~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a234~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a244~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a244~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a249~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a249~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a256~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a256~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a260~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a260~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a266~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a266~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a268~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a268~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a284~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a284~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a288~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a288~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a313~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a313~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a38~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a38~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a45~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a50~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a50~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a56~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a74~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a74~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a78~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a78~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a80~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a80~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a91~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a91~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_we_reg                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ram_block1a0~porta_we_reg                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                              ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_we_reg                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[4]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_in_d1                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_vga_clk_domain_synch_module:the_whole_shit_reset_clocks_0_vga_clk_domain_synch|data_out                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_BLANK                                                                                                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[6]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[7]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[0]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[1]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                              ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.734 ; 2.082 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.454 ; 3.851 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; 3.882 ; 4.933 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.419 ; 4.387 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 3.689 ; 4.685 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 3.882 ; 4.933 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 3.555 ; 4.500 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.453 ; 4.420 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.378 ; 4.318 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.428 ; 4.391 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.140 ; 4.056 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.256 ; 4.178 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.407 ; 4.367 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.208 ; 4.124 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.268 ; 4.198 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.219 ; 4.146 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.059 ; 3.926 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.234 ; 4.131 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.106 ; 3.991 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.237 ; 4.134 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.239 ; 4.158 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.172 ; 4.075 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.189 ; 4.104 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.453 ; 4.420 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.133 ; -0.448 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.629 ; -0.960 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; -2.359 ; -3.186 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.658 ; -3.549 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.930 ; -3.857 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.612 ; -3.517 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -2.359 ; -3.186 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.615 ; -3.471 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.923 ; -3.847 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.970 ; -3.915 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.694 ; -3.595 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.805 ; -3.712 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.950 ; -3.893 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.758 ; -3.659 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.816 ; -3.732 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.770 ; -3.682 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.615 ; -3.471 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.781 ; -3.666 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.660 ; -3.534 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.786 ; -3.671 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.787 ; -3.692 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.725 ; -3.614 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.741 ; -3.641 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.994 ; -3.944 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.105  ; 8.498  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.907  ; 6.033  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.961  ; 4.221  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.220  ; 3.415  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.886  ; 4.165  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.158  ; 3.332  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.369  ; 4.658  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.646  ; 3.868  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.429  ; 3.651  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.488  ; 3.728  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.391  ; 5.396  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.936  ; 5.238  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.390  ; 3.573  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.907  ; 6.033  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.341  ; 4.580  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.363  ; 3.578  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.734  ; 4.694  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.058  ; 4.305  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.214  ; 5.593  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.096  ; 3.278  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.040  ; 5.084  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.598  ; 4.898  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.563  ; 4.883  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.129  ; 4.394  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.680  ; 3.927  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.136  ; 4.396  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.235  ; 4.540  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.520  ; 4.839  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.563  ; 4.883  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.541  ; 4.845  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.076  ; 4.338  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.751  ; 4.015  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.306  ; 4.539  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.671  ; 2.730  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.365  ; 2.406  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.314  ; 3.493  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.616  ; 2.706  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.733  ; 2.835  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.032  ; 3.163  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.137  ; 5.571  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 4.199  ; 4.518  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.242  ; 3.425  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.593  ; 3.810  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.869 ; 24.085 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.721 ; 22.818 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.360 ; 23.509 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.869 ; 24.085 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.981 ; 23.128 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.281 ; 23.430 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.831 ; 22.922 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.172 ; 23.331 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.520 ; 22.582 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.766 ; 22.877 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.038 ; 24.344 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.663 ; 23.895 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.016 ; 23.157 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.038 ; 24.344 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.073 ; 23.213 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.809 ; 22.941 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.402 ; 23.584 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.499 ; 23.676 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.126 ; 23.304 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.628 ; 22.718 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.304 ; 23.484 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.884 ; 23.009 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.085 ; 23.219 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.201 ; 23.345 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.730 ; 22.824 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.304 ; 23.484 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.859 ; 22.972 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.097 ; 23.253 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.181 ; 23.336 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.996 ; 23.104 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.855  ; 7.251  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.738  ; 2.885  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.569  ; 3.817  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.857  ; 3.043  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.499  ; 3.764  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.797  ; 2.962  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.965  ; 4.240  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.267  ; 3.479  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.062  ; 3.273  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.744  ; 2.885  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.116  ; 3.344  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.002  ; 4.997  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.511  ; 4.798  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.027  ; 3.200  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.499  ; 5.610  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.940  ; 4.167  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.001  ; 3.204  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.371  ; 4.321  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.663  ; 3.899  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.772  ; 5.133  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.738  ; 2.911  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.665  ; 4.697  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.182  ; 4.468  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.044  ; 2.080  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.732  ; 3.984  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.300  ; 3.536  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.739  ; 3.986  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.834  ; 4.125  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.106  ; 4.411  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.148  ; 4.454  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.128  ; 4.417  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.681  ; 3.929  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.374  ; 3.624  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.905  ; 4.126  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.337  ; 2.391  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.044  ; 2.080  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.953  ; 3.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.281  ; 2.364  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.392  ; 2.488  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.680  ; 2.803  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.699  ; 5.114  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.798  ; 4.103  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 2.884  ; 3.057  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.217  ; 3.423  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.186 ; 22.243 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.381 ; 22.472 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.995 ; 23.135 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.482 ; 23.687 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.631 ; 22.770 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.917 ; 23.058 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.485 ; 22.570 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.811 ; 22.962 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.186 ; 22.243 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.421 ; 22.526 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.464 ; 22.588 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.282 ; 23.503 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.661 ; 22.794 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.643 ; 23.934 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.715 ; 22.848 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.464 ; 22.588 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.034 ; 23.206 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.125 ; 23.292 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.768 ; 22.937 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.289 ; 22.373 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.387 ; 22.475 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.534 ; 22.652 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.728 ; 22.855 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.841 ; 22.976 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.387 ; 22.475 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.938 ; 23.108 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.511 ; 22.617 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.740 ; 22.888 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.820 ; 22.966 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.644 ; 22.746 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.975 ; 2.882 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.206 ; 3.132 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.319 ; 3.245 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.211 ; 3.137 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.211 ; 3.137 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.222 ; 3.148 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.210 ; 3.136 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.210 ; 3.136 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.190 ; 3.116 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.975 ; 2.882 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.106 ; 3.013 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.155 ; 3.062 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.310 ; 3.217 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.134 ; 3.041 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.226 ; 3.152 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.222 ; 3.148 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.226 ; 3.152 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.633 ; 2.540 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.845 ; 2.771 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.954 ; 2.880 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.849 ; 2.775 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.849 ; 2.775 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.860 ; 2.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.849 ; 2.775 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.849 ; 2.775 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.829 ; 2.755 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.633 ; 2.540 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.759 ; 2.666 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.806 ; 2.713 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.955 ; 2.862 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.785 ; 2.692 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.864 ; 2.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.860 ; 2.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.864 ; 2.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.086     ; 3.179     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.359     ; 3.433     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.493     ; 3.567     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.363     ; 3.437     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.363     ; 3.437     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.376     ; 3.450     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.363     ; 3.437     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.363     ; 3.437     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.340     ; 3.414     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.086     ; 3.179     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.235     ; 3.328     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.300     ; 3.393     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.463     ; 3.556     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.260     ; 3.353     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.382     ; 3.456     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.376     ; 3.450     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.382     ; 3.456     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.736     ; 2.829     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.988     ; 3.062     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.117     ; 3.191     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.993     ; 3.067     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.993     ; 3.067     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.006     ; 3.080     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.992     ; 3.066     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.992     ; 3.066     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.971     ; 3.045     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.736     ; 2.829     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.879     ; 2.972     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.941     ; 3.034     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.098     ; 3.191     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.903     ; 2.996     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.011     ; 3.085     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.006     ; 3.080     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.011     ; 3.085     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.025 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 19.318       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 17.707       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.249                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 19.303       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 17.946       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 38.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 19.503       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 19.219       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 38.797                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.573       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 19.224       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.498       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.487       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 39.134                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.570       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.564       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.645                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.499       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 19.166       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.980       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.713                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.573       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 19.330       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.810       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.734                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 19.570       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 19.350       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.814       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.885                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 19.474       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 19.497       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.914       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.147                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.573       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 19.319       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.255       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.217                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 19.572       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.491       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.154       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.383                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.575       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 19.485       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.323       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.484       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 19.370       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.571       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.249                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.407       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 38.704       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.598                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.507       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.837       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.254       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.600                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.410       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 39.052       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.611                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.505       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.852       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.254       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.634                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 39.426       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 39.070       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.653                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.501       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.898       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.254       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.718                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.408       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 39.172       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.924                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.411       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 39.259       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.254       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 197.958                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.574       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.384       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 198.480                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.572       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.908       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                       ; 6.029  ; 0.136 ; 3.804    ; 0.050   ; 9.267               ;
;  CLOCK2_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                              ; 17.749 ; 0.181 ; 18.287   ; 0.050   ; 9.267               ;
;  altera_reserved_tck                                                                   ; 47.021 ; 0.178 ; 48.024   ; 0.489   ; 49.302              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.029  ; 0.136 ; 3.804    ; 1.006   ; 9.611               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.319 ; 0.182 ; 17.323   ; 0.930   ; 19.708              ;
; Design-wide TNS                                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.059 ; 4.214 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.344 ; 8.447 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; 7.600 ; 8.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.656 ; 7.222 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 7.282 ; 7.873 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 7.600 ; 8.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 7.039 ; 7.543 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.611 ; 7.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.465 ; 7.096 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.592 ; 7.225 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.967 ; 6.575 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.191 ; 6.803 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.575 ; 7.173 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.135 ; 6.732 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.238 ; 6.832 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.174 ; 6.791 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.846 ; 6.389 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.294 ; 6.793 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.925 ; 6.467 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.226 ; 6.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.234 ; 6.811 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.071 ; 6.657 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.134 ; 6.723 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.611 ; 7.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.133 ; -0.448 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.629 ; -0.960 ; Rise       ; altera_reserved_tck                                                                   ;
; KEY[*]              ; CLOCK_50            ; -2.359 ; -3.186 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.658 ; -3.549 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.930 ; -3.857 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.612 ; -3.517 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -2.359 ; -3.186 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.615 ; -3.471 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.923 ; -3.847 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.970 ; -3.915 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.694 ; -3.595 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.805 ; -3.712 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.950 ; -3.893 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.758 ; -3.659 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.816 ; -3.732 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.770 ; -3.682 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.615 ; -3.471 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.781 ; -3.666 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.660 ; -3.534 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.786 ; -3.671 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.787 ; -3.692 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.725 ; -3.614 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.741 ; -3.641 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.994 ; -3.944 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.052 ; 15.680 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.644 ; 10.351 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.660  ; 7.615  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 6.202  ; 6.282  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.487  ; 7.530  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.083  ; 6.124  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.539  ; 8.458  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.110  ; 7.053  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.539  ; 6.696  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.942  ; 6.004  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.678  ; 6.764  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.866  ; 9.340  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.756  ; 9.506  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.560  ; 6.535  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.644 ; 10.351 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.615  ; 8.369  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.456  ; 6.599  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 8.276  ; 8.055  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.864  ; 7.732  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 10.315 ; 10.084 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.931  ; 6.025  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.906  ; 8.745  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 9.022  ; 8.818  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.925  ; 8.840  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.980  ; 7.901  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.092  ; 7.157  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.958  ; 7.894  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.151  ; 8.160  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.873  ; 8.717  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.925  ; 8.840  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 8.888  ; 8.719  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.912  ; 7.805  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.171  ; 7.284  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.551  ; 8.307  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.325  ; 5.200  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.640  ; 4.581  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.553  ; 6.524  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.134  ; 5.072  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.405  ; 5.326  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.000  ; 5.891  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 10.009 ; 10.023 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 8.205  ; 8.203  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.224  ; 6.289  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.961  ; 6.943  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 27.633 ; 27.443 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.253 ; 25.216 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.577 ; 26.422 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.633 ; 27.443 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.785 ; 25.753 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.411 ; 26.265 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.505 ; 25.387 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.274 ; 26.187 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.890 ; 24.816 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.445 ; 25.390 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 27.939 ; 27.966 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 27.239 ; 27.172 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.976 ; 25.928 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 27.939 ; 27.966 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.091 ; 25.999 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.434 ; 25.449 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.695 ; 26.576 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.944 ; 26.765 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.163 ; 26.132 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.176 ; 25.135 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.533 ; 26.498 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.705 ; 25.626 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 26.150 ; 26.003 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 26.306 ; 26.177 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.363 ; 25.310 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.533 ; 26.498 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.656 ; 25.524 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.093 ; 26.054 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.307 ; 26.195 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.830 ; 25.705 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.855  ; 7.251  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.738  ; 2.885  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.569  ; 3.817  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.857  ; 3.043  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.499  ; 3.764  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.797  ; 2.962  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.965  ; 4.240  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.267  ; 3.479  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.062  ; 3.273  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.744  ; 2.885  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.116  ; 3.344  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.002  ; 4.997  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.511  ; 4.798  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.027  ; 3.200  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.499  ; 5.610  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.940  ; 4.167  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.001  ; 3.204  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.371  ; 4.321  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.663  ; 3.899  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.772  ; 5.133  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.738  ; 2.911  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.665  ; 4.697  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.182  ; 4.468  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.044  ; 2.080  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.732  ; 3.984  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.300  ; 3.536  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.739  ; 3.986  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.834  ; 4.125  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.106  ; 4.411  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.148  ; 4.454  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.128  ; 4.417  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.681  ; 3.929  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.374  ; 3.624  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.905  ; 4.126  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.337  ; 2.391  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.044  ; 2.080  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.953  ; 3.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.281  ; 2.364  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.392  ; 2.488  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.680  ; 2.803  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.699  ; 5.114  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.798  ; 4.103  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 2.884  ; 3.057  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.217  ; 3.423  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.186 ; 22.243 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.381 ; 22.472 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.995 ; 23.135 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.482 ; 23.687 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.631 ; 22.770 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.917 ; 23.058 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.485 ; 22.570 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.811 ; 22.962 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.186 ; 22.243 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.421 ; 22.526 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.464 ; 22.588 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.282 ; 23.503 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.661 ; 22.794 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.643 ; 23.934 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.715 ; 22.848 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.464 ; 22.588 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.034 ; 23.206 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.125 ; 23.292 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.768 ; 22.937 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.289 ; 22.373 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.387 ; 22.475 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.534 ; 22.652 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.728 ; 22.855 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.841 ; 22.976 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.387 ; 22.475 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.938 ; 23.108 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.511 ; 22.617 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.740 ; 22.888 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.820 ; 22.966 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.644 ; 22.746 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 1499       ; 0          ; 23       ; 2        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 39         ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 3          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3          ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 386488     ; 64         ; 224      ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 901        ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 1499       ; 0          ; 23       ; 2        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 39         ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 3          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3          ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 386488     ; 64         ; 224      ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 901        ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 79       ; 0        ; 2        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 14       ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 2        ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1644     ; 0        ; 32       ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 79       ; 0        ; 2        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 14       ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 2        ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1644     ; 0        ; 32       ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 87    ; 87   ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Feb 11 22:32:53 2015
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_3uj1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_115.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Reading SDC File: 'cpu.sdc'
Info: Reading SDC File: '../../altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 6.029
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.029         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.749         0.000 CLOCK_50 
    Info:    33.319         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    47.021         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.332
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.332         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.401         0.000 CLOCK_50 
    Info:     0.401         0.000 altera_reserved_tck 
    Info:     0.403         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 3.804
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.804         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.323         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    18.320         0.000 CLOCK_50 
    Info:    48.024         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.563
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.563         0.000 CLOCK_50 
    Info:     1.003         0.000 altera_reserved_tck 
    Info:     1.933         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:     2.056         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.611
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.611         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     9.684         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.708         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.558         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 33.820 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 6.318
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.318         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.974         0.000 CLOCK_50 
    Info:    33.953         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    47.406         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.342
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.342         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.353         0.000 CLOCK_50 
    Info:     0.353         0.000 altera_reserved_tck 
    Info:     0.354         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 4.338
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.338         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.573         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    18.287         0.000 CLOCK_50 
    Info:    48.319         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.588
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.588         0.000 CLOCK_50 
    Info:     0.907         0.000 altera_reserved_tck 
    Info:     1.778         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:     1.889         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.633
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.633         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     9.690         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.711         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.490         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 34.342 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 7.960
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.960         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    18.829         0.000 CLOCK_50 
    Info:    36.960         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    48.886         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.136
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.136         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.178         0.000 altera_reserved_tck 
    Info:     0.181         0.000 CLOCK_50 
    Info:     0.182         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 6.668
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.668         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    18.580         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    19.066         0.000 CLOCK_50 
    Info:    49.347         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.050
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.050         0.000 CLOCK_50 
    Info:     0.489         0.000 altera_reserved_tck 
    Info:     0.930         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:     1.006         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.267
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.267         0.000 CLOCK_50 
    Info:     9.749         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.756         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.302         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 37.025 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Wed Feb 11 22:33:10 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:21


