// Seed: 2466785876
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  logic id_3;
  logic id_4;
  type_7(
      id_3, id_3
  ); type_8(
      id_1, id_3, 1'b0, 1
  );
endmodule
