// Seed: 573417657
module module_0 (
    output wand id_0,
    input  wire id_1
);
  supply1 id_3;
  wire id_4;
  always_comb
    if (1'b0)
      if (id_3) #1 id_3 = 1'd0;
      else;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    output uwire id_2,
    output uwire id_3,
    output logic id_4,
    input  tri1  id_5,
    output wor   id_6,
    output wire  id_7,
    input  uwire id_8,
    input  logic id_9
);
  always id_4 <= 1'b0;
  uwire id_11;
  reg   id_12;
  module_0(
      id_2, id_0
  ); id_13 :
  assert property (@(negedge id_11) 1) begin
    id_12 <= id_9;
    id_3 = id_8;
  end
endmodule
