{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 21:31:17 2017 " "Info: Processing started: Mon Jun 19 21:31:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IR -c IR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IR -c IR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "OP4 Q15 15.962 ns Longest " "Info: Longest tpd from source pin \"OP4\" to destination pin \"Q15\" is 15.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns OP4 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'OP4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP4 } "NODE_NAME" } } { "IR.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/IR/IR.bdf" { { 152 48 216 168 "OP4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.017 ns) + CELL(0.206 ns) 7.168 ns 74138:inst3\|1 2 COMB LCCOMB_X3_Y7_N26 8 " "Info: 2: + IC(6.017 ns) + CELL(0.206 ns) = 7.168 ns; Loc. = LCCOMB_X3_Y7_N26; Fanout = 8; COMB Node = '74138:inst3\|1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { OP4 74138:inst3|1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 176 272 336 216 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.370 ns) 9.689 ns 74138:inst3\|21 3 COMB LCCOMB_X14_Y9_N24 1 " "Info: 3: + IC(2.151 ns) + CELL(0.370 ns) = 9.689 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 1; COMB Node = '74138:inst3\|21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { 74138:inst3|1 74138:inst3|21 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.227 ns) + CELL(3.046 ns) 15.962 ns Q15 4 PIN PIN_100 0 " "Info: 4: + IC(3.227 ns) + CELL(3.046 ns) = 15.962 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'Q15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { 74138:inst3|21 Q15 } "NODE_NAME" } } { "IR.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/IR/IR.bdf" { { 592 640 816 608 "Q15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.567 ns ( 28.61 % ) " "Info: Total cell delay = 4.567 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.395 ns ( 71.39 % ) " "Info: Total interconnect delay = 11.395 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.962 ns" { OP4 74138:inst3|1 74138:inst3|21 Q15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.962 ns" { OP4 {} OP4~combout {} 74138:inst3|1 {} 74138:inst3|21 {} Q15 {} } { 0.000ns 0.000ns 6.017ns 2.151ns 3.227ns } { 0.000ns 0.945ns 0.206ns 0.370ns 3.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 21:31:18 2017 " "Info: Processing ended: Mon Jun 19 21:31:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
