Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Sat Jul 14 13:06:14 2018
| Host             : wojak-pc running 64-bit Manjaro Linux
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.246        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.138        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |       10 |       --- |             --- |
| Slice Logic    |    <0.001 |      350 |       --- |             --- |
|   LUT as Logic |    <0.001 |      170 |     53200 |            0.32 |
|   Register     |    <0.001 |      119 |    106400 |            0.11 |
|   CARRY4       |    <0.001 |        3 |     13300 |            0.02 |
|   F7/F8 Muxes  |    <0.001 |        3 |     53200 |           <0.01 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |    <0.001 |      265 |       --- |             --- |
| MMCM           |     0.131 |        1 |         4 |           25.00 |
| I/O            |     0.002 |       10 |       125 |            8.00 |
| Static Power   |     0.108 |          |           |                 |
| Total          |     0.246 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.008 |      0.008 |
| Vccaux    |       1.800 |     0.083 |       0.072 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clkfbout_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |            56.0 |
| clkfbout_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |            56.0 |
| pix_clk5_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/pix_clk5_design_1_clk_wiz_0_1 |             2.7 |
| pix_clk5_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/pix_clk5_design_1_clk_wiz_0_1 |             2.7 |
| pix_clk_design_1_clk_wiz_0_1    | design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1  |            13.5 |
| pix_clk_design_1_clk_wiz_0_1_1  | design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1  |            13.5 |
| sys_clk_pin                     | sys_clock                                               |             8.0 |
| sys_clock                       | sys_clock                                               |             8.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| design_1_wrapper        |     0.138 |
|   design_1_i            |     0.138 |
|     clk_wiz_0           |     0.131 |
|       inst              |     0.131 |
|     encoder_0           |    <0.001 |
|       U0                |    <0.001 |
|     encoder_1           |    <0.001 |
|       U0                |    <0.001 |
|     encoder_2           |    <0.001 |
|       U0                |    <0.001 |
|     image_gen_0         |    <0.001 |
|       U0                |    <0.001 |
|     selectio_wiz_0      |     0.005 |
|       inst              |     0.005 |
|     timing_0            |    <0.001 |
|       U0                |    <0.001 |
|     util_vector_logic_0 |    <0.001 |
|     xlconcat_0          |     0.000 |
+-------------------------+-----------+


