
*** Running vivado
    with args -log circuit.vds -m64 -mode batch -messageDb vivado.pb -notrace -source circuit.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source circuit.tcl -notrace
Command: synth_design -top circuit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 979.066 ; gain = 134.918 ; free physical = 4844 ; free virtual = 7285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:20]
	Parameter data_width bound to: 32 - type: integer 
	Parameter address_bits bound to: 4 - type: integer 
	Parameter min bound to: 0 - type: integer 
	Parameter max bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'addr_rom_tmp' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:46]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:46]
WARNING: [Synth 8-614] signal 'matrix' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'circuit' (1#1) [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.449 ; gain = 174.301 ; free physical = 4804 ; free virtual = 7245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.449 ; gain = 174.301 ; free physical = 4805 ; free virtual = 7245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.449 ; gain = 182.301 ; free physical = 4805 ; free virtual = 7245
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "addr_rom_tmp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "matrix_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[15]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[14]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[13]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[12]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[11]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[10]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[9]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[8]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[7]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[6]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[5]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[4]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[3]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[2]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[1]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[0]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'addr_rom_reg' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'addr_rom_tmp_N_reg' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1034.457 ; gain = 190.309 ; free physical = 4797 ; free virtual = 7238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.469 ; gain = 278.320 ; free physical = 4716 ; free virtual = 7156
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1130.469 ; gain = 286.320 ; free physical = 4709 ; free virtual = 7149
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1130.469 ; gain = 286.320 ; free physical = 4709 ; free virtual = 7149

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\led_reg[15] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[14] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[13] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[12] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[11] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[10] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[9] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[8] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[7] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[6] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[5] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[4] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[3] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[2] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[1] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[0] ) is unused and will be removed from module circuit.
WARNING: [Synth 8-3332] Sequential element (\led_reg[15]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[15]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[14]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[14]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[13]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[13]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[12]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[12]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[11]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[11]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[10]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[10]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[9]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[9]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[8]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[8]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[7]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[7]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[6]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[6]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[5]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[5]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[4]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[4]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[3]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[3]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[2]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[2]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[1]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[1]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
WARNING: [Synth 8-3332] Sequential element (\led_reg[0]__0 ) is unused and will be removed from module circuit.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'led_reg[0]__0/Q' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/psf/Home/Development/ect_ua/UserRepository/Repository/circuito_p/circuito_p.srcs/sources_1/new/circuit_p.vhd:35]
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1154.500 ; gain = 310.352 ; free physical = 4680 ; free virtual = 7121
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1154.500 ; gain = 310.352 ; free physical = 4680 ; free virtual = 7121

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1154.500 ; gain = 310.352 ; free physical = 4680 ; free virtual = 7121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |     8|
|3     |LUT1   |     6|
|4     |LUT2   |    48|
|5     |LUT3   |     2|
|6     |LUT4   |     2|
|7     |LUT5   |    16|
|8     |LUT6   |   130|
|9     |MUXF7  |    64|
|10    |MUXF8  |    32|
|11    |FDRE   |     6|
|12    |LD     |   520|
|13    |IBUF   |    38|
|14    |OBUF   |    52|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   936|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1162.500 ; gain = 208.500 ; free physical = 4672 ; free virtual = 7113
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.500 ; gain = 318.352 ; free physical = 4672 ; free virtual = 7113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 520 instances were transformed.
  LD => LDCE: 520 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 54 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.512 ; gain = 325.027 ; free physical = 4618 ; free virtual = 7059
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1272.531 ; gain = 0.000 ; free physical = 4616 ; free virtual = 7057
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 16:31:33 2016...
