// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    10.5c/896140 Production Release
//  HLS Date:       Sun Sep  6 22:45:38 PDT 2020
// 
//  Generated by:   jd4691@newnano.poly.edu
//  Generated date: Sat Sep 11 23:32:50 2021
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    mult_core_wait_dp
// ------------------------------------------------------------------


module mult_core_wait_dp (
  ccs_ccore_en, ensig_cgo_iro, ensig_cgo_iro_2, ensig_cgo, t_mul_cmp_en, ensig_cgo_2,
      z_mul_cmp_1_en
);
  input ccs_ccore_en;
  input ensig_cgo_iro;
  input ensig_cgo_iro_2;
  input ensig_cgo;
  output t_mul_cmp_en;
  input ensig_cgo_2;
  output z_mul_cmp_1_en;



  // Interconnect Declarations for Component Instantiations 
  assign t_mul_cmp_en = ccs_ccore_en & (ensig_cgo | ensig_cgo_iro);
  assign z_mul_cmp_1_en = ccs_ccore_en & (ensig_cgo_2 | ensig_cgo_iro_2);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    mult_core
// ------------------------------------------------------------------


module mult_core (
  x_rsc_dat, y_rsc_dat, y_rsc_dat_1, p_rsc_dat, return_rsc_z, ccs_ccore_start_rsc_dat,
      ccs_ccore_clk, ccs_ccore_srst, ccs_ccore_en
);
  input [31:0] x_rsc_dat;
  input [31:0] y_rsc_dat;
  input [31:0] y_rsc_dat_1;
  input [31:0] p_rsc_dat;
  output [31:0] return_rsc_z;
  input ccs_ccore_start_rsc_dat;
  input ccs_ccore_clk;
  input ccs_ccore_srst;
  input ccs_ccore_en;


  // Interconnect Declarations
  wire [31:0] x_rsci_idat;
  wire [31:0] y_rsci_idat;
  wire [31:0] y_rsci_idat_1;
  wire [31:0] p_rsci_idat;
  reg [31:0] return_rsci_d;
  wire ccs_ccore_start_rsci_idat;
  wire t_mul_cmp_en;
  wire [51:0] t_mul_cmp_z;
  wire [31:0] z_mul_cmp_z;
  wire z_mul_cmp_1_en;
  wire [31:0] z_mul_cmp_1_z;
  wire and_dcpl;
  reg main_stage_0_3;
  reg asn_itm_2;
  reg main_stage_0_2;
  reg asn_itm_1;
  reg slc_32_svs_1;
  reg asn_itm_3;
  reg main_stage_0_4;
  reg asn_itm_4;
  reg main_stage_0_5;
  reg asn_itm_5;
  reg main_stage_0_6;
  reg reg_CGHpart_irsig_2_cse;
  reg reg_CGHpart_irsig_cse;
  wire and_2_cse;
  wire and_4_cse;
  wire t_or_rmff;
  wire z_nand_rmff;
  reg [31:0] p_buf_sva_3;
  reg main_stage_0_7;
  reg main_stage_0_8;
  reg [31:0] p_buf_sva_1;
  reg [31:0] p_buf_sva_2;
  reg [31:0] p_buf_sva_4;
  reg [31:0] p_buf_sva_5;
  reg [31:0] p_buf_sva_6;
  reg [31:0] p_buf_sva_7;
  reg [31:0] p_buf_sva_8;
  reg [31:0] res_sva_1;
  reg [31:0] z_asn_itm_1;
  reg [31:0] z_asn_itm_2;
  reg [31:0] z_asn_itm_3;
  reg [31:0] z_asn_itm_4;
  reg [31:0] z_asn_itm_1_1;
  reg asn_itm_6;
  reg asn_itm_7;
  wire [31:0] res_sva_3;
  wire [32:0] nl_res_sva_3;
  wire res_and_cse;
  wire p_and_2_cse;
  wire z_and_1_cse;
  wire z_and_2_cse;
  wire z_and_3_cse;
  wire if_acc_1_itm_32_1;

  wire[31:0] if_acc_nl;
  wire[32:0] nl_if_acc_nl;
  wire[32:0] if_acc_1_nl;
  wire[33:0] nl_if_acc_1_nl;

  // Interconnect Declarations for Component Instantiations 
  wire [31:0] nl_z_mul_cmp_1_a;
  assign nl_z_mul_cmp_1_a = t_mul_cmp_z[51:20];
  wire [31:0] nl_z_mul_cmp_1_b;
  assign nl_z_mul_cmp_1_b = p_buf_sva_3;
  ccs_in_v1 #(.rscid(32'sd1),
  .width(32'sd32)) x_rsci (
      .dat(x_rsc_dat),
      .idat(x_rsci_idat)
    );
  ccs_in_v1 #(.rscid(32'sd2),
  .width(32'sd32)) y_rsci (
      .dat(y_rsc_dat),
      .idat(y_rsci_idat)
    );
  ccs_in_v1 #(.rscid(32'sd3),
  .width(32'sd32)) y_rsci_1 (
      .dat(y_rsc_dat_1),
      .idat(y_rsci_idat_1)
    );
  ccs_in_v1 #(.rscid(32'sd4),
  .width(32'sd32)) p_rsci (
      .dat(p_rsc_dat),
      .idat(p_rsci_idat)
    );
  mgc_out_dreg_v2 #(.rscid(32'sd5),
  .width(32'sd32)) return_rsci (
      .d(return_rsci_d),
      .z(return_rsc_z)
    );
  ccs_in_v1 #(.rscid(32'sd20),
  .width(32'sd1)) ccs_ccore_start_rsci (
      .dat(ccs_ccore_start_rsc_dat),
      .idat(ccs_ccore_start_rsci_idat)
    );
  mgc_mul_pipe #(.width_a(32'sd32),
  .signd_a(32'sd0),
  .width_b(32'sd32),
  .signd_b(32'sd0),
  .width_z(32'sd52),
  .clock_edge(32'sd1),
  .enable_active(32'sd1),
  .a_rst_active(32'sd0),
  .s_rst_active(32'sd1),
  .stages(32'sd2),
  .n_inreg(32'sd2)) t_mul_cmp (
      .a(x_rsci_idat),
      .b(y_rsci_idat_1),
      .clk(ccs_ccore_clk),
      .en(t_mul_cmp_en),
      .a_rst(1'b1),
      .s_rst(ccs_ccore_srst),
      .z(t_mul_cmp_z)
    );
  mgc_mul_pipe #(.width_a(32'sd32),
  .signd_a(32'sd0),
  .width_b(32'sd32),
  .signd_b(32'sd0),
  .width_z(32'sd32),
  .clock_edge(32'sd1),
  .enable_active(32'sd1),
  .a_rst_active(32'sd0),
  .s_rst_active(32'sd1),
  .stages(32'sd2),
  .n_inreg(32'sd2)) z_mul_cmp (
      .a(x_rsci_idat),
      .b(y_rsci_idat),
      .clk(ccs_ccore_clk),
      .en(t_mul_cmp_en),
      .a_rst(1'b1),
      .s_rst(ccs_ccore_srst),
      .z(z_mul_cmp_z)
    );
  mgc_mul_pipe #(.width_a(32'sd32),
  .signd_a(32'sd0),
  .width_b(32'sd32),
  .signd_b(32'sd0),
  .width_z(32'sd32),
  .clock_edge(32'sd1),
  .enable_active(32'sd1),
  .a_rst_active(32'sd0),
  .s_rst_active(32'sd1),
  .stages(32'sd2),
  .n_inreg(32'sd2)) z_mul_cmp_1 (
      .a(nl_z_mul_cmp_1_a[31:0]),
      .b(nl_z_mul_cmp_1_b[31:0]),
      .clk(ccs_ccore_clk),
      .en(z_mul_cmp_1_en),
      .a_rst(1'b1),
      .s_rst(ccs_ccore_srst),
      .z(z_mul_cmp_1_z)
    );
  mult_core_wait_dp mult_core_wait_dp_inst (
      .ccs_ccore_en(ccs_ccore_en),
      .ensig_cgo_iro(t_or_rmff),
      .ensig_cgo_iro_2(z_nand_rmff),
      .ensig_cgo(reg_CGHpart_irsig_cse),
      .t_mul_cmp_en(t_mul_cmp_en),
      .ensig_cgo_2(reg_CGHpart_irsig_2_cse),
      .z_mul_cmp_1_en(z_mul_cmp_1_en)
    );
  assign res_and_cse = ccs_ccore_en & and_dcpl;
  assign z_nand_rmff = ~((~(main_stage_0_6 & asn_itm_5)) & (~(main_stage_0_5 & asn_itm_4))
      & (~(main_stage_0_4 & asn_itm_3)));
  assign and_2_cse = main_stage_0_3 & asn_itm_2;
  assign t_or_rmff = and_2_cse | and_4_cse | ccs_ccore_start_rsci_idat;
  assign p_and_2_cse = ccs_ccore_en & main_stage_0_7 & asn_itm_6;
  assign and_4_cse = main_stage_0_2 & asn_itm_1;
  assign z_and_1_cse = ccs_ccore_en & main_stage_0_6 & asn_itm_5;
  assign z_and_2_cse = ccs_ccore_en & main_stage_0_5 & asn_itm_4;
  assign z_and_3_cse = ccs_ccore_en & main_stage_0_4 & asn_itm_3;
  assign nl_res_sva_3 = z_asn_itm_4 - z_asn_itm_1_1;
  assign res_sva_3 = nl_res_sva_3[31:0];
  assign nl_if_acc_1_nl = ({1'b1 , res_sva_3}) + conv_u2u_32_33(~ p_buf_sva_7) +
      33'b000000000000000000000000000000001;
  assign if_acc_1_nl = nl_if_acc_1_nl[32:0];
  assign if_acc_1_itm_32_1 = readslicef_33_1_32(if_acc_1_nl);
  assign and_dcpl = main_stage_0_8 & asn_itm_7;
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_en ) begin
      return_rsci_d <= MUX_v_32_2_2(if_acc_nl, res_sva_1, slc_32_svs_1);
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_srst ) begin
      asn_itm_7 <= 1'b0;
      asn_itm_6 <= 1'b0;
      reg_CGHpart_irsig_2_cse <= 1'b0;
      asn_itm_5 <= 1'b0;
      asn_itm_4 <= 1'b0;
      asn_itm_3 <= 1'b0;
      reg_CGHpart_irsig_cse <= 1'b0;
      asn_itm_2 <= 1'b0;
      asn_itm_1 <= 1'b0;
      main_stage_0_2 <= 1'b0;
      main_stage_0_3 <= 1'b0;
      main_stage_0_4 <= 1'b0;
      main_stage_0_5 <= 1'b0;
      main_stage_0_6 <= 1'b0;
      main_stage_0_7 <= 1'b0;
      main_stage_0_8 <= 1'b0;
    end
    else if ( ccs_ccore_en ) begin
      asn_itm_7 <= asn_itm_6;
      asn_itm_6 <= asn_itm_5;
      reg_CGHpart_irsig_2_cse <= z_nand_rmff;
      asn_itm_5 <= asn_itm_4;
      asn_itm_4 <= asn_itm_3;
      asn_itm_3 <= asn_itm_2;
      reg_CGHpart_irsig_cse <= t_or_rmff;
      asn_itm_2 <= asn_itm_1;
      asn_itm_1 <= ccs_ccore_start_rsci_idat;
      main_stage_0_2 <= 1'b1;
      main_stage_0_3 <= main_stage_0_2;
      main_stage_0_4 <= main_stage_0_3;
      main_stage_0_5 <= main_stage_0_4;
      main_stage_0_6 <= main_stage_0_5;
      main_stage_0_7 <= main_stage_0_6;
      main_stage_0_8 <= main_stage_0_7;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( res_and_cse ) begin
      res_sva_1 <= res_sva_3;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_srst ) begin
      slc_32_svs_1 <= 1'b0;
    end
    else if ( res_and_cse ) begin
      slc_32_svs_1 <= if_acc_1_itm_32_1;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_en & and_dcpl & (~ if_acc_1_itm_32_1) ) begin
      p_buf_sva_8 <= p_buf_sva_7;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_en & and_2_cse ) begin
      p_buf_sva_3 <= p_buf_sva_2;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( p_and_2_cse ) begin
      p_buf_sva_7 <= p_buf_sva_6;
      z_asn_itm_4 <= z_asn_itm_3;
      z_asn_itm_1_1 <= z_mul_cmp_1_z;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_en & and_4_cse ) begin
      p_buf_sva_2 <= p_buf_sva_1;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( z_and_1_cse ) begin
      z_asn_itm_3 <= z_asn_itm_2;
      p_buf_sva_6 <= p_buf_sva_5;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( ccs_ccore_en & ccs_ccore_start_rsci_idat ) begin
      p_buf_sva_1 <= p_rsci_idat;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( z_and_2_cse ) begin
      z_asn_itm_2 <= z_asn_itm_1;
      p_buf_sva_5 <= p_buf_sva_4;
    end
  end
  always @(posedge ccs_ccore_clk) begin
    if ( z_and_3_cse ) begin
      z_asn_itm_1 <= z_mul_cmp_z;
      p_buf_sva_4 <= p_buf_sva_3;
    end
  end
  assign nl_if_acc_nl = res_sva_1 - p_buf_sva_8;
  assign if_acc_nl = nl_if_acc_nl[31:0];

  function automatic [31:0] MUX_v_32_2_2;
    input [31:0] input_0;
    input [31:0] input_1;
    input [0:0] sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_33_1_32;
    input [32:0] vector;
    reg [32:0] tmp;
  begin
    tmp = vector >> 32;
    readslicef_33_1_32 = tmp[0:0];
  end
  endfunction


  function automatic [32:0] conv_u2u_32_33 ;
    input [31:0]  vector ;
  begin
    conv_u2u_32_33 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    mult
// ------------------------------------------------------------------


module mult (
  x_rsc_dat, y_rsc_dat, y_rsc_dat_1, p_rsc_dat, return_rsc_z, ccs_ccore_start_rsc_dat,
      ccs_ccore_clk, ccs_ccore_srst, ccs_ccore_en
);
  input [31:0] x_rsc_dat;
  input [31:0] y_rsc_dat;
  input [31:0] y_rsc_dat_1;
  input [31:0] p_rsc_dat;
  output [31:0] return_rsc_z;
  input ccs_ccore_start_rsc_dat;
  input ccs_ccore_clk;
  input ccs_ccore_srst;
  input ccs_ccore_en;



  // Interconnect Declarations for Component Instantiations 
  mult_core mult_core_inst (
      .x_rsc_dat(x_rsc_dat),
      .y_rsc_dat(y_rsc_dat),
      .y_rsc_dat_1(y_rsc_dat_1),
      .p_rsc_dat(p_rsc_dat),
      .return_rsc_z(return_rsc_z),
      .ccs_ccore_start_rsc_dat(ccs_ccore_start_rsc_dat),
      .ccs_ccore_clk(ccs_ccore_clk),
      .ccs_ccore_srst(ccs_ccore_srst),
      .ccs_ccore_en(ccs_ccore_en)
    );
endmodule



