load
renaming
confidence
instructions
mis
speculation
instruction
loads
pipeline
store
predictor
speculative
dependence
file
prediction
sourcing
hydro
cache
renamed
register
queue
speculated
speculations
squash
ldd
recovery
memory
dependencies
tomcatv
mgrid
latency
speculatively
sohi
fetch
microarchitecture
stores
predictions
accesses
tlb
coverage
gurindar
moshovos
comp
stack
sigarch
std
sq
bypassing
configuration
gonzlez
baseline
misspeculation
gyungho
simulator
simplescalar
locality
entry
flight
sangyeun
mechanism
rename
forwarding
reservation
news
speedup
producer
2d
roth
ayguad
counters
bypass
ortega
writeback
amir
heap
eduard
regularity
predictors
squashed
resv
tingting
yew
mult
stations
cycle
decode
pred
lsq
processor
hit
bandwidth
mateo
valero
references
boosts
cregs
pen
predicted
cho
operand
ld
leverage
associative
lru
andreas
executions
bottlenecked
chung
perl
execute
annual
yoaz
architected
dcache
specifiers
barcelona
employs
gnu
collapsing
miss
spec
mil
div
serviced
mechanisms
buffer
benchmarks
registers
supercomputing
retirement
reinman
benchmark
dallas
lipasti
jourdan
milo
labeled
execution
aggressive
architecture
communication
nism
retired
forwards
allocated
experiment
branch
station
tullsen
pairings
speedups
breakdown
loaded
addresses
throwing
ronny
stalled
mips
index
daniel
superscalar
opcode
aliased
spain
effected
ronen
hits
address
mecha
reuse
access
symposium
sha
segment
operands
sim
reordering
history
go
adi
calder
promote
glenn
forward
loc
brad
delivery
referenced
reference
haifa
value file
memory renaming
store queue
store load
load store
re execution
load instructions
dependence predictor
load cache
load instruction
mis speculated
effective address
mis speculation
hydro 2d
confidence mechanism
memory dependencies
value prediction
mis speculations
comp go
squash recovery
memory dependence
processor pipeline
memory communication
dependence prediction
store data
re 422
experiment labeled
load mis
2d mgrid
sourcing store
speculated load
go hydro
microarchitecture p
file index
re execute
mgrid su2cor
lower confidence
execution recovery
speculation recovery
renamed store
re 211
renamed load
confidence loads
confidence counters
confidence configuration
dependent instructions
international symposium
dependence speculation
data cache
loads may
computer architecture
load value
store forward
order issue
correct predictions
moshovos gurindar
memory operations
architecture news
sigarch computer
acm sigarch
speculative load
store instruction
order buffer
lower cost
news v
address calculations
re order
program performance
ieee international
labeled re
global accesses
file entry
pred ldd
forward latency
re generated
term communication
ld pred
file indices
ldd st
baseline simulator
load result
st std
sq 422
amir roth
memory system
way set
andreas moshovos
renaming mechanism
register communication
prediction confidence
queue ld
reservation station
daniel ortega
set associative
high confidence
per cycle
store value
yew gyungho
cho pen
gyungho lee
instruction delivery
mis prediction
hit rate
sangyeun cho
speculative value
data value
store instructions
acm ieee
tlb miss
load data
instruction fetch
eduard ayguad
predictor performance
annual ieee
address calculation
value locality
memory instruction
fetch bandwidth
re executed
chung yew
pen chung
dependence edge
load store queue
store load cache
memory dependence predictor
symposium on microarchitecture
hydro 2d mgrid
2d mgrid su2cor
comp go hydro
mis speculated load
mgrid su2cor tomcatv
go hydro 2d
value file index
store and load
re execution recovery
load mis speculations
mis speculation recovery
computer architecture news
acm sigarch computer
architecture news v
sigarch computer architecture
gurindar s sohi
andreas moshovos gurindar
annual acm ieee
re order buffer
acm ieee international
ieee international symposium
data dependence speculation
loads and stores
value file entry
short term communication
ldd st std
confidence and coverage
instructions in flight
ld pred ldd
value file indices
store forward latency
renamed store data
store queue ld
queue ld pred
pred ldd st
way set associative
memory dependence prediction
cho pen chung
yew gyungho lee
sangyeun cho pen
chung yew gyungho
load value prediction
annual ieee acm
potential of data
conference on supercomputing
pen chung yew
november 12 16
acm international symposium
parameters to see
predictions as much
much as 41
leverage the predictions
stack and global
daniel ortega mateo
confidence mecha nism
experiment labeled re
entry re order
load cache entry
k martin amir
identify when speculation
value and dependence
prediction confidence mechanism
effective address calculations
sourcing store value
sha milo m
away all instructions
count increment used
labeled re 422
mis speculated loads
e g cc1
cache 32k 2
load instructions early
non blocking cache
martin amir roth
complex address calculations
loads cc1 comp
bypassing international journal
indicates an access
ortega mateo valero
comp go perl
loads the experiment
enables load instructions
experiment labeled sq
index is returned
figure 5 confidence
lower confidence 211
