
*** Running vivado
    with args -log top_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2020.2/data/ip'.
Command: synth_design -top top_bd_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.496 ; gain = 22.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_wrapper' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'top_bd' declared at 'c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:14' bound to instance 'top_bd_i' of component 'top_bd' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'top_bd' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:27]
INFO: [Synth 8-3491] module 'top_bd_AXI4Stream_UART_0_0' declared at 'C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_AXI4Stream_UART_0_0_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'top_bd_AXI4Stream_UART_0_0' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:98]
INFO: [Synth 8-638] synthesizing module 'top_bd_AXI4Stream_UART_0_0' [C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_AXI4Stream_UART_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'top_bd_adder_0_0' declared at 'C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_adder_0_0_stub.vhdl:5' bound to instance 'adder_0' of component 'top_bd_adder_0_0' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:115]
INFO: [Synth 8-638] synthesizing module 'top_bd_adder_0_0' [C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_adder_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'top_bd_clk_wiz_0_0' declared at 'C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'top_bd_clk_wiz_0_0' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:126]
INFO: [Synth 8-638] synthesizing module 'top_bd_clk_wiz_0_0' [C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_util_vector_logic_0_0' declared at 'C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'top_bd_util_vector_logic_0_0' [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:133]
INFO: [Synth 8-638] synthesizing module 'top_bd_util_vector_logic_0_0' [C:/DESD/Projects/block_adder/block_adder.runs/synth_1/.Xil/Vivado-1768-DESKTOP-0BA32RO/realtime/top_bd_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'top_bd' (1#1) [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/synth/top_bd.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top_bd_wrapper' (2#1) [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.809 ; gain = 79.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.809 ; gain = 79.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.809 ; gain = 79.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0_in_context.xdc] for cell 'top_bd_i/AXI4Stream_UART_0'
Finished Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0_in_context.xdc] for cell 'top_bd_i/AXI4Stream_UART_0'
Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Finished Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0_in_context.xdc] for cell 'top_bd_i/util_vector_logic_0'
Finished Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0_in_context.xdc] for cell 'top_bd_i/util_vector_logic_0'
Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_adder_0_0/top_bd_adder_0_0/top_bd_adder_0_0_in_context.xdc] for cell 'top_bd_i/adder_0'
Finished Parsing XDC File [c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_adder_0_0/top_bd_adder_0_0/top_bd_adder_0_0_in_context.xdc] for cell 'top_bd_i/adder_0'
Parsing XDC File [C:/DESD/Projects/block_adder/block_adder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DESD/Projects/block_adder/block_adder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1224.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.676 ; gain = 97.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.676 ; gain = 97.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/DESD/Projects/block_adder/block_adder.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/AXI4Stream_UART_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_bd_i/adder_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.676 ; gain = 97.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.676 ; gain = 97.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1224.676 ; gain = 97.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.320 ; gain = 146.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.320 ; gain = 146.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1292.434 ; gain = 165.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |top_bd_AXI4Stream_UART_0_0   |         1|
|2     |top_bd_adder_0_0             |         1|
|3     |top_bd_clk_wiz_0_0           |         1|
|4     |top_bd_util_vector_logic_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |top_bd_AXI4Stream_UART_0_0_bbox   |     1|
|2     |top_bd_adder_0_0_bbox             |     1|
|3     |top_bd_clk_wiz_0_0_bbox           |     1|
|4     |top_bd_util_vector_logic_0_0_bbox |     1|
|5     |IBUF                              |     2|
|6     |OBUF                              |     1|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1297.215 ; gain = 151.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1297.215 ; gain = 170.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1311.258 ; gain = 184.465
INFO: [Common 17-1381] The checkpoint 'C:/DESD/Projects/block_adder/block_adder.runs/synth_1/top_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_synth.rpt -pb top_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 13 18:11:52 2021...
