Analysis & Synthesis report for Final
Fri Jan 22 15:01:31 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |BlockDiagram|LCD_Display:inst27|next_command
 11. State Machine - |BlockDiagram|LCD_Display:inst27|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0|altsyncram_9p71:auto_generated
 19. Parameter Settings for User Entity Instance: LCD_Display:inst27
 20. Parameter Settings for Inferred Entity Instance: instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0
 21. Parameter Settings for Inferred Entity Instance: ALU:inst30|lpm_mult:Mult0
 22. altsyncram Parameter Settings by Entity Instance
 23. lpm_mult Parameter Settings by Entity Instance
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 22 15:01:31 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Final                                           ;
; Top-level Entity Name              ; BlockDiagram                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 12,243                                          ;
;     Total combinational functions  ; 6,992                                           ;
;     Dedicated logic registers      ; 5,777                                           ;
; Total registers                    ; 5777                                            ;
; Total pins                         ; 91                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; BlockDiagram       ; Final              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; LED/DEC_7SEG.VHD                                 ; yes             ; User VHDL File                                        ; C:/Users/alexa/Documents/ECE 473 Final Project/LED/DEC_7SEG.VHD                                 ;         ;
; LCD_Display/LCD_Display.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/alexa/Documents/ECE 473 Final Project/LCD_Display/LCD_Display.vhd                      ;         ;
; Debounce/DEBOUNCE.VHD                            ; yes             ; User VHDL File                                        ; C:/Users/alexa/Documents/ECE 473 Final Project/Debounce/DEBOUNCE.VHD                            ;         ;
; clock_div/CLK_DIV.VHD                            ; yes             ; User VHDL File                                        ; C:/Users/alexa/Documents/ECE 473 Final Project/clock_div/CLK_DIV.VHD                            ;         ;
; BlockDiagram.bdf                                 ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/alexa/Documents/ECE 473 Final Project/BlockDiagram.bdf                                 ;         ;
; clockCounter.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/clockCounter.v                                   ;         ;
; control2Mux.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/control2Mux.v                                    ;         ;
; registerFile.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/registerFile.v                                   ;         ;
; instructionMemory.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/instructionMemory.v                              ;         ;
; fetch_decode.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/fetch_decode.v                                   ;         ;
; controller.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/controller.v                                     ;         ;
; decode_execute.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/decode_execute.v                                 ;         ;
; ALU.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/ALU.v                                            ;         ;
; data4mux.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/data4mux.v                                       ;         ;
; execute_memory.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/execute_memory.v                                 ;         ;
; data2mux.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/data2mux.v                                       ;         ;
; dataMemory.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/dataMemory.v                                     ;         ;
; memory_writeBack.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/memory_writeBack.v                               ;         ;
; forwardingUnit.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/forwardingUnit.v                                 ;         ;
; programCounter.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/programCounter.v                                 ;         ;
; jumpHandler.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/jumpHandler.v                                    ;         ;
; PCstallHandler.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/PCstallHandler.v                                 ;         ;
; posedgeDelay.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/posedgeDelay.v                                   ;         ;
; negedgeDelay.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/alexa/Documents/ECE 473 Final Project/negedgeDelay.v                                   ;         ;
; instmem.mips                                     ; yes             ; Auto-Found Unspecified File                           ; C:/Users/alexa/Documents/ECE 473 Final Project/instmem.mips                                     ;         ;
; datamem.mips                                     ; yes             ; Auto-Found Unspecified File                           ; C:/Users/alexa/Documents/ECE 473 Final Project/datamem.mips                                     ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal130.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_9p71.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexa/Documents/ECE 473 Final Project/db/altsyncram_9p71.tdf                           ;         ;
; db/Final.ram0_instructionMemory_929dabe3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; multcore.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                  ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                  ;         ;
; altshift.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; db/mult_l8t.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/alexa/Documents/ECE 473 Final Project/db/mult_l8t.tdf                                  ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 12,243                 ;
;                                             ;                        ;
; Total combinational functions               ; 6992                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 5785                   ;
;     -- 3 input functions                    ; 791                    ;
;     -- <=2 input functions                  ; 416                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 6725                   ;
;     -- arithmetic mode                      ; 267                    ;
;                                             ;                        ;
; Total registers                             ; 5777                   ;
;     -- Dedicated logic registers            ; 5777                   ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 91                     ;
; Total memory bits                           ; 8192                   ;
; Embedded Multiplier 9-bit elements          ; 6                      ;
; Maximum fan-out node                        ; control2Mux:inst16|out ;
; Maximum fan-out                             ; 5672                   ;
; Total fan-out                               ; 43834                  ;
; Average fan-out                             ; 3.40                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |BlockDiagram                               ; 6992 (3)          ; 5777 (0)     ; 8192        ; 6            ; 0       ; 3         ; 91   ; 0            ; |BlockDiagram                                                                                                        ; work         ;
;    |ALU:inst30|                             ; 1004 (976)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |BlockDiagram|ALU:inst30                                                                                             ; work         ;
;       |lpm_mult:Mult0|                      ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |BlockDiagram|ALU:inst30|lpm_mult:Mult0                                                                              ; work         ;
;          |mult_l8t:auto_generated|          ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |BlockDiagram|ALU:inst30|lpm_mult:Mult0|mult_l8t:auto_generated                                                      ; work         ;
;    |LCD_Display:inst27|                     ; 228 (228)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|LCD_Display:inst27                                                                                     ; work         ;
;    |PCstallHandler:inst22|                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|PCstallHandler:inst22                                                                                  ; work         ;
;    |clk_div:inst8|                          ; 31 (31)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|clk_div:inst8                                                                                          ; work         ;
;    |clockCounter:inst14|                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|clockCounter:inst14                                                                                    ; work         ;
;    |control2Mux:inst16|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|control2Mux:inst16                                                                                     ; work         ;
;    |controller:inst1|                       ; 71 (71)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|controller:inst1                                                                                       ; work         ;
;    |data2mux:inst17|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|data2mux:inst17                                                                                        ; work         ;
;    |data2mux:inst18|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|data2mux:inst18                                                                                        ; work         ;
;    |data2mux:inst24|                        ; 129 (129)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|data2mux:inst24                                                                                        ; work         ;
;    |data4mux:inst15|                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|data4mux:inst15                                                                                        ; work         ;
;    |data4mux:rs_forwardingMux|              ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|data4mux:rs_forwardingMux                                                                              ; work         ;
;    |data4mux:rt_forwardingMux|              ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|data4mux:rt_forwardingMux                                                                              ; work         ;
;    |dataMemory:inst21|                      ; 2859 (2859)       ; 4128 (4128)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dataMemory:inst21                                                                                      ; work         ;
;    |debounce:inst3|                         ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|debounce:inst3                                                                                         ; work         ;
;    |debounce:inst|                          ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|debounce:inst                                                                                          ; work         ;
;    |dec_7seg:HEX_0|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:HEX_0                                                                                         ; work         ;
;    |dec_7seg:HEX_1|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:HEX_1                                                                                         ; work         ;
;    |dec_7seg:HEX_2|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:HEX_2                                                                                         ; work         ;
;    |dec_7seg:HEX_3|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:HEX_3                                                                                         ; work         ;
;    |dec_7seg:inst10|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:inst10                                                                                        ; work         ;
;    |dec_7seg:inst11|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:inst11                                                                                        ; work         ;
;    |dec_7seg:inst12|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:inst12                                                                                        ; work         ;
;    |dec_7seg:inst13|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|dec_7seg:inst13                                                                                        ; work         ;
;    |decode_execute:inst25|                  ; 101 (101)         ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|decode_execute:inst25                                                                                  ; work         ;
;    |execute_memory:inst23|                  ; 0 (0)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|execute_memory:inst23                                                                                  ; work         ;
;    |fetch_decode:inst9|                     ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|fetch_decode:inst9                                                                                     ; work         ;
;    |forwardingUnit:inst6|                   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|forwardingUnit:inst6                                                                                   ; work         ;
;    |instructionMemory:instructionMemory|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|instructionMemory:instructionMemory                                                                    ; work         ;
;       |altsyncram:instruction_memory_rtl_0| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0                                ; work         ;
;          |altsyncram_9p71:auto_generated|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0|altsyncram_9p71:auto_generated ; work         ;
;    |jumpHandler:inst33|                     ; 86 (86)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|jumpHandler:inst33                                                                                     ; work         ;
;    |memory_writeBack:inst2|                 ; 0 (0)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|memory_writeBack:inst2                                                                                 ; work         ;
;    |negedgeDelay:inst32|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|negedgeDelay:inst32                                                                                    ; work         ;
;    |posedgeDelay:inst26|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|posedgeDelay:inst26                                                                                    ; work         ;
;    |programCounter:inst7|                   ; 64 (64)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|programCounter:inst7                                                                                   ; work         ;
;    |registerFile:registerFile|              ; 2098 (2098)       ; 1120 (1120)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlockDiagram|registerFile:registerFile                                                                              ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; Name                                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                              ;
+-------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0|altsyncram_9p71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 32           ; --           ; --           ; 8192 ; db/Final.ram0_instructionMemory_929dabe3.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BlockDiagram|LCD_Display:inst27|next_command                                                                                                                                                                                                                                                                                             ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.DROP_LCD_EN ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DROP_LCD_EN   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BlockDiagram|LCD_Display:inst27|state                                                                                                                                                                                                  ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_EN ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_EN   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; ALU:inst30|result[0]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[1]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[2]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[3]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[4]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[5]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[6]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[7]                                ; ALU:inst30|Mux32         ; yes                    ;
; jumpHandler:inst33|newPC[0]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[1]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[2]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[3]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[4]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[5]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[6]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[7]                         ; jumpHandler:inst33|pause ; yes                    ;
; ALU:inst30|mulResult[0]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[1]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[2]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[3]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[4]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[5]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[6]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[7]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|result[31]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[30]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[29]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[28]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[27]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[26]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[25]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[24]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[23]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[22]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[21]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[20]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[19]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[18]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[17]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[16]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[15]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[14]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[13]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[12]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[11]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[10]                               ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[9]                                ; ALU:inst30|Mux32         ; yes                    ;
; ALU:inst30|result[8]                                ; ALU:inst30|Mux32         ; yes                    ;
; jumpHandler:inst33|newPC[8]                         ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[9]                         ; jumpHandler:inst33|pause ; yes                    ;
; ALU:inst30|mulResult[31]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[30]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[29]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[28]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[27]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[26]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[25]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[24]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[23]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[22]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[21]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[20]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[19]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[18]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[17]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[16]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[15]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[14]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[13]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[12]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[11]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[10]                            ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[9]                             ; ALU:inst30|Decoder0      ; yes                    ;
; ALU:inst30|mulResult[8]                             ; ALU:inst30|Decoder0      ; yes                    ;
; jumpHandler:inst33|newPC[21]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[13]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[17]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[29]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[25]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[22]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[18]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[14]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[10]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[30]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[26]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[23]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[15]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[19]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[11]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[31]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[27]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[20]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[16]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[12]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[28]                        ; jumpHandler:inst33|pause ; yes                    ;
; jumpHandler:inst33|newPC[24]                        ; jumpHandler:inst33|pause ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------+---------------------------------------------------------+
; Register name                               ; Reason for Removal                                      ;
+---------------------------------------------+---------------------------------------------------------+
; LCD_Display:inst27|LCD_RW_INT               ; Stuck at GND due to stuck port data_in                  ;
; controller:inst1|address[6]                 ; Merged with controller:inst1|shamt[0]                   ;
; controller:inst1|immediate[6]               ; Merged with controller:inst1|shamt[0]                   ;
; controller:inst1|immediate[10]              ; Merged with controller:inst1|address[10]                ;
; controller:inst1|shamt[4]                   ; Merged with controller:inst1|address[10]                ;
; controller:inst1|immediate[9]               ; Merged with controller:inst1|address[9]                 ;
; controller:inst1|shamt[3]                   ; Merged with controller:inst1|address[9]                 ;
; controller:inst1|immediate[8]               ; Merged with controller:inst1|address[8]                 ;
; controller:inst1|shamt[2]                   ; Merged with controller:inst1|address[8]                 ;
; controller:inst1|immediate[7]               ; Merged with controller:inst1|address[7]                 ;
; controller:inst1|shamt[1]                   ; Merged with controller:inst1|address[7]                 ;
; controller:inst1|immediate[5]               ; Merged with controller:inst1|address[5]                 ;
; controller:inst1|immediate[4]               ; Merged with controller:inst1|address[4]                 ;
; controller:inst1|immediate[3]               ; Merged with controller:inst1|address[3]                 ;
; controller:inst1|immediate[2]               ; Merged with controller:inst1|address[2]                 ;
; controller:inst1|immediate[1]               ; Merged with controller:inst1|address[1]                 ;
; controller:inst1|immediate[0]               ; Merged with controller:inst1|address[0]                 ;
; controller:inst1|address[15]                ; Merged with controller:inst1|immediate[15]              ;
; controller:inst1|address[14]                ; Merged with controller:inst1|immediate[14]              ;
; controller:inst1|address[13]                ; Merged with controller:inst1|immediate[13]              ;
; controller:inst1|address[12]                ; Merged with controller:inst1|immediate[12]              ;
; controller:inst1|address[11]                ; Merged with controller:inst1|immediate[11]              ;
; controller:inst1|rs[4]                      ; Merged with controller:inst1|address[25]                ;
; controller:inst1|rs[3]                      ; Merged with controller:inst1|address[24]                ;
; controller:inst1|rs[2]                      ; Merged with controller:inst1|address[23]                ;
; controller:inst1|rs[1]                      ; Merged with controller:inst1|address[22]                ;
; controller:inst1|rs[0]                      ; Merged with controller:inst1|address[21]                ;
; controller:inst1|rt[4]                      ; Merged with controller:inst1|address[20]                ;
; controller:inst1|rt[3]                      ; Merged with controller:inst1|address[19]                ;
; controller:inst1|rt[2]                      ; Merged with controller:inst1|address[18]                ;
; controller:inst1|rt[1]                      ; Merged with controller:inst1|address[17]                ;
; controller:inst1|rt[0]                      ; Merged with controller:inst1|address[16]                ;
; decode_execute:inst25|shamt_execute[0]      ; Merged with decode_execute:inst25|immediate_execute[6]  ;
; decode_execute:inst25|shamt_execute[1]      ; Merged with decode_execute:inst25|immediate_execute[7]  ;
; decode_execute:inst25|shamt_execute[2]      ; Merged with decode_execute:inst25|immediate_execute[8]  ;
; decode_execute:inst25|shamt_execute[3]      ; Merged with decode_execute:inst25|immediate_execute[9]  ;
; decode_execute:inst25|shamt_execute[4]      ; Merged with decode_execute:inst25|immediate_execute[10] ;
; LCD_Display:inst27|next_command.HOLD        ; Merged with LCD_Display:inst27|next_command.DROP_LCD_EN ;
; LCD_Display:inst27|next_command.RESET1      ; Merged with LCD_Display:inst27|next_command.DROP_LCD_EN ;
; LCD_Display:inst27|next_command.DROP_LCD_EN ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 40      ;                                                         ;
+---------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5777  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5331  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; registerFile:registerFile|register[29][7] ; 4       ;
; Total number of inverted registers = 1    ;         ;
+-------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                          ; Megafunction                                                 ; Type ;
+--------------------------------------------------------+--------------------------------------------------------------+------+
; instructionMemory:instructionMemory|instruction[0..31] ; instructionMemory:instructionMemory|instruction_memory_rtl_0 ; RAM  ;
+--------------------------------------------------------+--------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BlockDiagram|programCounter:inst7|instruction_address[0]  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |BlockDiagram|programCounter:inst7|instruction_address[14] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[31][18]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[30][18]   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[29][27]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[28][30]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[27][6]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[26][26]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[25][19]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[24][30]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[23][27]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[22][31]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[21][18]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[20][18]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[19][31]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[18][13]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[17][30]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[16][29]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[15][10]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[14][23]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[13][2]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[12][13]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[11][11]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[10][12]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[9][11]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[8][15]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[7][4]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[6][31]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[5][8]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[4][13]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[3][24]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[2][12]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[1][21]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BlockDiagram|registerFile:registerFile|register[0][8]     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |BlockDiagram|registerFile:registerFile|data_out_debug[19] ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |BlockDiagram|registerFile:registerFile|data_out_2[25]     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |BlockDiagram|registerFile:registerFile|data_out_1[23]     ;
; 69:1               ; 3 bits    ; 138 LEs       ; 21 LEs               ; 117 LEs                ; Yes        ; |BlockDiagram|controller:inst1|memWrite                    ;
; 69:1               ; 5 bits    ; 230 LEs       ; 10 LEs               ; 220 LEs                ; Yes        ; |BlockDiagram|controller:inst1|rd[0]                       ;
; 131:1              ; 5 bits    ; 435 LEs       ; 100 LEs              ; 335 LEs                ; Yes        ; |BlockDiagram|controller:inst1|aluFunc[0]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |BlockDiagram|LCD_Display:inst27|DATA_BUS_VALUE[5]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |BlockDiagram|LCD_Display:inst27|state                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |BlockDiagram|data4mux:inst15|Mux27                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |BlockDiagram|jumpHandler:inst33|newPC[17]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BlockDiagram|jumpHandler:inst33|newPC[7]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |BlockDiagram|LCD_Display:inst27|next_command              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |BlockDiagram|data4mux:rt_forwardingMux|Mux0               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |BlockDiagram|data4mux:rs_forwardingMux|Mux29              ;
; 28:1               ; 8 bits    ; 144 LEs       ; 80 LEs               ; 64 LEs                 ; No         ; |BlockDiagram|ALU:inst30|Mux16                             ;
; 28:1               ; 8 bits    ; 144 LEs       ; 80 LEs               ; 64 LEs                 ; No         ; |BlockDiagram|ALU:inst30|Mux12                             ;
; 29:1               ; 4 bits    ; 76 LEs        ; 40 LEs               ; 36 LEs                 ; No         ; |BlockDiagram|ALU:inst30|Mux24                             ;
; 29:1               ; 4 bits    ; 76 LEs        ; 48 LEs               ; 28 LEs                 ; No         ; |BlockDiagram|ALU:inst30|Mux4                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |BlockDiagram|ALU:inst30|Mux3                              ;
; 31:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |BlockDiagram|ALU:inst30|Mux1                              ;
; 56:1               ; 4 bits    ; 148 LEs       ; 128 LEs              ; 20 LEs                 ; No         ; |BlockDiagram|LCD_Display:inst27|Mux6                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0|altsyncram_9p71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Display:inst27 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; num_hex_digits ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0 ;
+------------------------------------+--------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                            ; Type                             ;
+------------------------------------+--------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                          ;
; WIDTH_A                            ; 32                                               ; Untyped                          ;
; WIDTHAD_A                          ; 8                                                ; Untyped                          ;
; NUMWORDS_A                         ; 256                                              ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                          ;
; WIDTH_B                            ; 1                                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                          ;
; INIT_FILE                          ; db/Final.ram0_instructionMemory_929dabe3.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II                                       ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_9p71                                  ; Untyped                          ;
+------------------------------------+--------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst30|lpm_mult:Mult0        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 1                         ;
; Entity Instance                       ; ALU:inst30|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 64                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 22 15:00:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file led/dec_7seg.vhd
    Info (12022): Found design unit 1: dec_7seg-a
    Info (12023): Found entity 1: dec_7seg
Info (12021): Found 2 design units, including 1 entities, in source file lcd_display/lcd_display.vhd
    Info (12022): Found design unit 1: LCD_Display-a
    Info (12023): Found entity 1: LCD_Display
Info (12021): Found 2 design units, including 1 entities, in source file debounce/debounce.vhd
    Info (12022): Found design unit 1: debounce-a
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file clock_lcd/de2_clock.vhd
    Info (12022): Found design unit 1: DE2_CLOCK-a
    Info (12023): Found entity 1: DE2_CLOCK
Info (12021): Found 2 design units, including 1 entities, in source file clock_div/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file blockdiagram.bdf
    Info (12023): Found entity 1: BlockDiagram
Info (12021): Found 1 design units, including 1 entities, in source file clockcounter.v
    Info (12023): Found entity 1: clockCounter
Info (12021): Found 1 design units, including 1 entities, in source file control2mux.v
    Info (12023): Found entity 1: control2Mux
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory
Info (12021): Found 1 design units, including 1 entities, in source file fetch_decode.v
    Info (12023): Found entity 1: fetch_decode
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file decode_execute.v
    Info (12023): Found entity 1: decode_execute
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file data4mux.v
    Info (12023): Found entity 1: data4mux
Info (12021): Found 1 design units, including 1 entities, in source file execute_memory.v
    Info (12023): Found entity 1: execute_memory
Info (12021): Found 1 design units, including 1 entities, in source file data2mux.v
    Info (12023): Found entity 1: data2mux
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory
Info (12021): Found 1 design units, including 1 entities, in source file memory_writeback.v
    Info (12023): Found entity 1: memory_writeBack
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: forwardingUnit
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter
Info (12021): Found 1 design units, including 1 entities, in source file jumphandler.v
    Info (12023): Found entity 1: jumpHandler
Info (12021): Found 1 design units, including 1 entities, in source file pcstallhandler.v
    Info (12023): Found entity 1: PCstallHandler
Info (12021): Found 1 design units, including 1 entities, in source file posedgedelay.v
    Info (12023): Found entity 1: posedgeDelay
Info (12021): Found 1 design units, including 1 entities, in source file negedgedelay.v
    Info (12023): Found entity 1: negedgeDelay
Warning (10236): Verilog HDL Implicit Net warning at dataMemory.v(18): created implicit net for "debug_out"
Info (12127): Elaborating entity "BlockDiagram" for the top level hierarchy
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_Display:inst27"
Info (12128): Elaborating entity "data4mux" for hierarchy "data4mux:inst20"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registerFile"
Info (12128): Elaborating entity "execute_memory" for hierarchy "execute_memory:inst23"
Info (12128): Elaborating entity "decode_execute" for hierarchy "decode_execute:inst25"
Info (12128): Elaborating entity "controller" for hierarchy "controller:inst1"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:inst"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:inst8"
Info (12128): Elaborating entity "jumpHandler" for hierarchy "jumpHandler:inst33"
Warning (10240): Verilog HDL Always Construct warning at jumpHandler.v(20): inferring latch(es) for variable "newPC", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "nextPause" at jumpHandler.v(11) has no driver
Info (10041): Inferred latch for "newPC[0]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[1]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[2]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[3]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[4]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[5]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[6]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[7]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[8]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[9]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[10]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[11]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[12]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[13]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[14]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[15]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[16]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[17]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[18]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[19]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[20]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[21]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[22]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[23]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[24]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[25]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[26]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[27]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[28]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[29]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[30]" at jumpHandler.v(20)
Info (10041): Inferred latch for "newPC[31]" at jumpHandler.v(20)
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst30"
Warning (10270): Verilog HDL Case Statement warning at ALU.v(19): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable "mulResult", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mulResult[0]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[1]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[2]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[3]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[4]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[5]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[6]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[7]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[8]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[9]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[10]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[11]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[12]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[13]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[14]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[15]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[16]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[17]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[18]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[19]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[20]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[21]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[22]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[23]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[24]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[25]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[26]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[27]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[28]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[29]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[30]" at ALU.v(19)
Info (10041): Inferred latch for "mulResult[31]" at ALU.v(19)
Info (10041): Inferred latch for "result[0]" at ALU.v(19)
Info (10041): Inferred latch for "result[1]" at ALU.v(19)
Info (10041): Inferred latch for "result[2]" at ALU.v(19)
Info (10041): Inferred latch for "result[3]" at ALU.v(19)
Info (10041): Inferred latch for "result[4]" at ALU.v(19)
Info (10041): Inferred latch for "result[5]" at ALU.v(19)
Info (10041): Inferred latch for "result[6]" at ALU.v(19)
Info (10041): Inferred latch for "result[7]" at ALU.v(19)
Info (10041): Inferred latch for "result[8]" at ALU.v(19)
Info (10041): Inferred latch for "result[9]" at ALU.v(19)
Info (10041): Inferred latch for "result[10]" at ALU.v(19)
Info (10041): Inferred latch for "result[11]" at ALU.v(19)
Info (10041): Inferred latch for "result[12]" at ALU.v(19)
Info (10041): Inferred latch for "result[13]" at ALU.v(19)
Info (10041): Inferred latch for "result[14]" at ALU.v(19)
Info (10041): Inferred latch for "result[15]" at ALU.v(19)
Info (10041): Inferred latch for "result[16]" at ALU.v(19)
Info (10041): Inferred latch for "result[17]" at ALU.v(19)
Info (10041): Inferred latch for "result[18]" at ALU.v(19)
Info (10041): Inferred latch for "result[19]" at ALU.v(19)
Info (10041): Inferred latch for "result[20]" at ALU.v(19)
Info (10041): Inferred latch for "result[21]" at ALU.v(19)
Info (10041): Inferred latch for "result[22]" at ALU.v(19)
Info (10041): Inferred latch for "result[23]" at ALU.v(19)
Info (10041): Inferred latch for "result[24]" at ALU.v(19)
Info (10041): Inferred latch for "result[25]" at ALU.v(19)
Info (10041): Inferred latch for "result[26]" at ALU.v(19)
Info (10041): Inferred latch for "result[27]" at ALU.v(19)
Info (10041): Inferred latch for "result[28]" at ALU.v(19)
Info (10041): Inferred latch for "result[29]" at ALU.v(19)
Info (10041): Inferred latch for "result[30]" at ALU.v(19)
Info (10041): Inferred latch for "result[31]" at ALU.v(19)
Info (12128): Elaborating entity "memory_writeBack" for hierarchy "memory_writeBack:inst2"
Info (12128): Elaborating entity "control2Mux" for hierarchy "control2Mux:inst16"
Info (12128): Elaborating entity "data2mux" for hierarchy "data2mux:inst24"
Info (12128): Elaborating entity "dataMemory" for hierarchy "dataMemory:inst21"
Warning (10036): Verilog HDL or VHDL warning at dataMemory.v(18): object "debug_out" assigned a value but never read
Warning (10850): Verilog HDL warning at dataMemory.v(15): number of words (34) in memory file does not match the number of elements in the address range [0:128]
Warning (10230): Verilog HDL assignment warning at dataMemory.v(18): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "deubg_out" at dataMemory.v(10) has no driver
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "forwardingUnit:inst6"
Info (12128): Elaborating entity "posedgeDelay" for hierarchy "posedgeDelay:inst26"
Info (12128): Elaborating entity "negedgeDelay" for hierarchy "negedgeDelay:inst32"
Info (12128): Elaborating entity "fetch_decode" for hierarchy "fetch_decode:inst9"
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:instructionMemory"
Warning (10036): Verilog HDL or VHDL warning at instructionMemory.v(9): object "memOut" assigned a value but never read
Warning (10850): Verilog HDL warning at instructionMemory.v(12): number of words (18) in memory file does not match the number of elements in the address range [0:255]
Warning (10030): Net "instruction_memory.data_a" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instruction_memory.waddr_a" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "instruction_memory.we_a" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:inst7"
Info (12128): Elaborating entity "PCstallHandler" for hierarchy "PCstallHandler:inst22"
Info (12128): Elaborating entity "dec_7seg" for hierarchy "dec_7seg:HEX_0"
Info (12128): Elaborating entity "clockCounter" for hierarchy "clockCounter:inst14"
Warning (10230): Verilog HDL assignment warning at clockCounter.v(10): truncated value with size 32 to match size of target (16)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer control2Mux:inst16|out
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "instructionMemory:instructionMemory|instruction_memory" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "dataMemory:inst21|memory" is uninferred due to asynchronous read logic
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_dataMemory_114200bc.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_dataMemory_114200bc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instructionMemory:instructionMemory|instruction_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Final.ram0_instructionMemory_929dabe3.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:inst30|Mult0"
Info (12130): Elaborated megafunction instantiation "instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0"
Info (12133): Instantiated megafunction "instructionMemory:instructionMemory|altsyncram:instruction_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Final.ram0_instructionMemory_929dabe3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9p71.tdf
    Info (12023): Found entity 1: altsyncram_9p71
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/alexa/Documents/ECE 473 Final Project/db/Final.ram0_instructionMemory_929dabe3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "ALU:inst30|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ALU:inst30|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:inst30|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "ALU:inst30|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[7]" to the node "LCD_DATA[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[6]" to the node "LCD_DATA[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[5]" to the node "LCD_DATA[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[4]" to the node "LCD_DATA[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[3]" to the node "LCD_DATA[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[2]" to the node "LCD_DATA[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[1]" to the node "LCD_DATA[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:inst27|DATA_BUS[0]" to the node "LCD_DATA[0]" into a wire
Warning (13012): Latch ALU:inst30|result[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[3]
Warning (13012): Latch ALU:inst30|result[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[3]
Warning (13012): Latch ALU:inst30|result[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[3]
Warning (13012): Latch ALU:inst30|result[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[3]
Warning (13012): Latch jumpHandler:inst33|newPC[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch ALU:inst30|result[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[3]
Warning (13012): Latch ALU:inst30|result[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[3]
Warning (13012): Latch ALU:inst30|result[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[4]
Warning (13012): Latch ALU:inst30|result[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch ALU:inst30|result[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[1]
Warning (13012): Latch jumpHandler:inst33|newPC[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13012): Latch jumpHandler:inst33|newPC[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decode_execute:inst25|aluFunc_execute[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/alexa/Documents/ECE 473 Final Project/output_files/Final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12536 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 12407 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Fri Jan 22 15:01:31 2016
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alexa/Documents/ECE 473 Final Project/output_files/Final.map.smsg.


