Analysis & Synthesis report for Mercury
Mon Apr 26 15:09:54 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Mercury|TLV
 11. State Machine - |Mercury|SPI:Alex_SPI_Tx|spi_state
 12. State Machine - |Mercury|NWire_rcv:CCrcv|TB_state
 13. State Machine - |Mercury|NWire_xmit:ser_no|NW_state
 14. State Machine - |Mercury|sp_xmit_ctrl:SPC|sp_state
 15. State Machine - |Mercury|NWire_xmit:SPD|NW_state
 16. State Machine - |Mercury|NWire_xmit:M_IQ|NW_state
 17. State Machine - |Mercury|I2S_xmit:LR|TLV_state
 18. State Machine - |Mercury|NWire_rcv:LRAudio|TB_state
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Multiplexer Restructuring Statistics (No Restructuring Performed)
 25. Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 26. Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 27. Source assignments for memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 28. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 29. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 30. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 31. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 32. Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 33. Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 34. Source assignments for memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 35. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 36. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 37. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 38. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 39. Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 40. Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 41. Source assignments for memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 42. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 43. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 44. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 45. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 46. Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 47. Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 48. Source assignments for memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 49. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 50. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 51. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 52. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 53. Source assignments for memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 54. Source assignments for memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 55. Source assignments for memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 56. Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 57. Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 58. Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 59. Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 60. Source assignments for FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated
 61. Source assignments for altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4
 62. Parameter Settings for User Entity Instance: Top-level Entity: |Mercury
 63. Parameter Settings for User Entity Instance: clk_div:TLVCLK
 64. Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen
 65. Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen
 66. Parameter Settings for User Entity Instance: NWire_rcv:LRAudio
 67. Parameter Settings for User Entity Instance: I2S_xmit:LR
 68. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst
 69. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1
 70. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 71. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 72. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
 73. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
 74. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
 75. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
 76. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1
 77. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
 78. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
 79. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
 80. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
 81. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
 82. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
 83. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2
 84. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2
 86. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I
 89. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
 90. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
 91. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q
 92. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
 93. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
 94. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst
 95. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1
 96. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 97. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 98. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
 99. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
100. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
101. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
102. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1
103. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
104. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
105. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
106. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
107. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
108. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
109. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2
110. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2
112. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
113. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I
115. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
116. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
117. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q
118. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
119. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
120. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst
121. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1
122. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
123. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
124. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
125. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
126. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
127. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
128. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1
129. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
130. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
131. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
132. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
133. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
134. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
135. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2
136. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
137. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2
138. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I
141. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
142. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
143. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q
144. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
145. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
146. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst
147. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1
148. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
149. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
150. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
151. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
152. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
153. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
154. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1
155. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
156. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
157. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
158. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
159. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
160. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
161. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2
162. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2
164. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
165. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I
167. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
168. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
169. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q
170. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
171. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
172. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst
173. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1
174. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
175. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
176. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
177. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
178. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
179. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
180. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1
181. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
182. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
183. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
184. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
185. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
186. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
187. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2
188. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
189. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2
190. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
192. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I
193. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
194. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
195. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q
196. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
197. Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
198. Parameter Settings for User Entity Instance: NWire_xmit:M_IQ
199. Parameter Settings for User Entity Instance: NWire_xmit:SPD
200. Parameter Settings for User Entity Instance: FIFO:SPF
201. Parameter Settings for User Entity Instance: NWire_xmit:ser_no
202. Parameter Settings for User Entity Instance: NWire_rcv:CCrcv
203. Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider
204. Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component
205. Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component
206. Parameter Settings for Inferred Entity Instance: FIFO:SPF|altsyncram:mem_rtl_0
207. Parameter Settings for Inferred Entity Instance: altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1
208. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
209. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
210. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
211. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
212. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
213. altsyncram Parameter Settings by Entity Instance
214. altshift_taps Parameter Settings by Entity Instance
215. lpm_mult Parameter Settings by Entity Instance
216. altpll Parameter Settings by Entity Instance
217. Port Connectivity Checks: "NWire_rcv:CCrcv"
218. Port Connectivity Checks: "NWire_xmit:ser_no"
219. Port Connectivity Checks: "FIFO:SPF"
220. Port Connectivity Checks: "NWire_xmit:M_IQ"
221. Port Connectivity Checks: "memreceiver:MDC[4].Merc_rcv"
222. Port Connectivity Checks: "memreceiver:MDC[3].Merc_rcv"
223. Port Connectivity Checks: "memreceiver:MDC[2].Merc_rcv"
224. Port Connectivity Checks: "memreceiver:MDC[1].Merc_rcv"
225. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q"
226. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"
227. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
228. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2"
229. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst"
230. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1"
231. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst"
232. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1"
233. Port Connectivity Checks: "I2S_xmit:LR"
234. Port Connectivity Checks: "clk_lrclk_gen:lrgen"
235. Port Connectivity Checks: "clk_lrclk_gen:clrgen"
236. Analysis & Synthesis Messages
237. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 26 15:09:54 2010        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Mercury                                      ;
; Top-level Entity Name              ; Mercury                                      ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 22,978                                       ;
;     Total combinational functions  ; 20,155                                       ;
;     Dedicated logic registers      ; 13,878                                       ;
; Total registers                    ; 13878                                        ;
; Total pins                         ; 77                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 180,239                                      ;
; Embedded Multiplier 9-bit elements ; 110                                          ;
; Total PLLs                         ; 2                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                                      ; Mercury            ; Mercury            ;
; Family name                                                                ; Cyclone III        ; Stratix            ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; On                 ; Off                ;
; Ignore LCELL Buffers                                                       ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Maximum Number of M4K/M9K Memory Blocks                                    ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+
; memcic_ram.v                     ; yes             ; User Wizard-Generated File             ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/memcic_ram.v           ;
; memcic.v                         ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/memcic.v               ;
; C122_PLL.v                       ; yes             ; User Wizard-Generated File             ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/C122_PLL.v             ;
; C10_PLL.v                        ; yes             ; User Wizard-Generated File             ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/C10_PLL.v              ;
; ../common/FIFO.v                 ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/FIFO.v                  ;
; ../common/I2S_xmit.v             ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/I2S_xmit.v              ;
; ../common/NWire_rcv.v            ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/NWire_rcv.v             ;
; ../common/NWire_xmit.v           ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/NWire_xmit.v            ;
; ../common/clk_lrclk_gen.v        ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/clk_lrclk_gen.v         ;
; mult_24Sx24S.v                   ; yes             ; User Wizard-Generated File             ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/mult_24Sx24S.v         ;
; fir_mac.v                        ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/fir_mac.v              ;
; fir_shiftreg.v                   ; yes             ; User Wizard-Generated File             ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/fir_shiftreg.v         ;
; fir.v                            ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/fir.v                  ;
; fir_coeffs.v                     ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/fir_coeffs.v           ;
; fir_coeffs_rom.v                 ; yes             ; User Wizard-Generated File             ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/fir_coeffs_rom.v       ;
; varcic.v                         ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/varcic.v               ;
; cic_integrator.v                 ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/cic_integrator.v       ;
; cic_comb.v                       ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/cic_comb.v             ;
; cordic.v                         ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/cordic.v               ;
; SPI.v                            ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/SPI.v                  ;
; LPF_select.v                     ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/LPF_select.v           ;
; HPF_select.v                     ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/HPF_select.v           ;
; oddClockDiv.v                    ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/oddClockDiv.v          ;
; Mercury.v                        ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/Mercury.v              ;
; ../common/clk_div.v              ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/clk_div.v               ;
; sp_xmit_ctrl.v                   ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/sp_xmit_ctrl.v         ;
; memreceiver.v                    ; yes             ; User Verilog HDL File                  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/memreceiver.v          ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/altera9.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; db/altsyncram_1en1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/altsyncram_1en1.tdf ;
; db/altsyncram_h2a1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/altsyncram_h2a1.tdf ;
; fir_coeffs_rom.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/fir_coeffs_rom.hex     ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; /opt/altera9.1sp2/quartus/libraries/megafunctions/altshift_taps.tdf                  ;
; db/shift_taps_ils.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/shift_taps_ils.tdf  ;
; db/altsyncram_qka1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/altsyncram_qka1.tdf ;
; db/cntr_brf.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/cntr_brf.tdf        ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/cmpr_lfc.tdf        ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; /opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf                       ;
; db/mult_djp.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/mult_djp.tdf        ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf                         ;
; db/C10_PLL_altpll.v              ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/C10_PLL_altpll.v    ;
; db/C122_PLL_altpll.v             ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/C122_PLL_altpll.v   ;
; db/altsyncram_15h1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/altsyncram_15h1.tdf ;
; db/shift_taps_d3m.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/shift_taps_d3m.tdf  ;
; db/altsyncram_eg31.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/altsyncram_eg31.tdf ;
; db/add_sub_p2e.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/add_sub_p2e.tdf     ;
; db/cntr_tnf.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/cntr_tnf.tdf        ;
; db/cmpr_ffc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/cmpr_ffc.tdf        ;
; db/mult_gft.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/db/mult_gft.tdf        ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 22,978         ;
;                                             ;                ;
; Total combinational functions               ; 20155          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1177           ;
;     -- 3 input functions                    ; 15514          ;
;     -- <=2 input functions                  ; 3464           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4151           ;
;     -- arithmetic mode                      ; 16004          ;
;                                             ;                ;
; Total registers                             ; 13878          ;
;     -- Dedicated logic registers            ; 13878          ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 77             ;
; Total memory bits                           ; 180239         ;
; Embedded Multiplier 9-bit elements          ; 110            ;
; Total PLLs                                  ; 2              ;
; Maximum fan-out node                        ; C122_clk~input ;
; Maximum fan-out                             ; 14785          ;
; Total fan-out                               ; 115921         ;
; Average fan-out                             ; 3.28           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mercury                                                    ; 20155 (490)       ; 13878 (688)  ; 180239      ; 110          ; 10      ; 50        ; 77   ; 0            ; |Mercury                                                                                                                                                                             ; work         ;
;    |C10_PLL:PLL2_inst|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C10_PLL:PLL2_inst                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                                   ; work         ;
;          |C10_PLL_altpll:auto_generated|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                     ; work         ;
;    |C122_PLL:PLL_inst|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C122_PLL:PLL_inst                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                   ; work         ;
;          |C122_PLL_altpll:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                    ; work         ;
;    |FIFO:SPF|                                               ; 91 (91)           ; 81 (81)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|FIFO:SPF                                                                                                                                                                    ; work         ;
;       |altsyncram:mem_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|FIFO:SPF|altsyncram:mem_rtl_0                                                                                                                                               ; work         ;
;          |altsyncram_15h1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated                                                                                                                ; work         ;
;    |HPF_select:Alex_HPF_select|                             ; 42 (42)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|HPF_select:Alex_HPF_select                                                                                                                                                  ; work         ;
;    |I2S_xmit:LR|                                            ; 66 (66)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|I2S_xmit:LR                                                                                                                                                                 ; work         ;
;    |LPF_select:Alex_LPF_select|                             ; 53 (53)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|LPF_select:Alex_LPF_select                                                                                                                                                  ; work         ;
;    |NWire_rcv:CCrcv|                                        ; 297 (297)         ; 234 (234)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_rcv:CCrcv                                                                                                                                                             ; work         ;
;    |NWire_rcv:LRAudio|                                      ; 280 (280)         ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_rcv:LRAudio                                                                                                                                                           ; work         ;
;    |NWire_xmit:M_IQ|                                        ; 318 (318)         ; 283 (283)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:M_IQ                                                                                                                                                             ; work         ;
;    |NWire_xmit:SPD|                                         ; 61 (61)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:SPD                                                                                                                                                              ; work         ;
;    |NWire_xmit:ser_no|                                      ; 55 (55)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:ser_no                                                                                                                                                           ; work         ;
;    |SPI:Alex_SPI_Tx|                                        ; 59 (59)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SPI:Alex_SPI_Tx                                                                                                                                                             ; work         ;
;    |altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|              ; 7 (0)             ; 4 (0)        ; 3           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1                                                                                                                                   ; work         ;
;       |shift_taps_d3m:auto_generated|                       ; 7 (2)             ; 4 (2)        ; 3           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|shift_taps_d3m:auto_generated                                                                                                     ; work         ;
;          |altsyncram_eg31:altsyncram4|                      ; 0 (0)             ; 0 (0)        ; 3           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4                                                                         ; work         ;
;          |cntr_tnf:cntr1|                                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|shift_taps_d3m:auto_generated|cntr_tnf:cntr1                                                                                      ; work         ;
;    |clk_div:TLVCLK|                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_div:TLVCLK                                                                                                                                                              ; work         ;
;    |clk_lrclk_gen:clrgen|                                   ; 49 (49)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_lrclk_gen:clrgen                                                                                                                                                        ; work         ;
;    |clk_lrclk_gen:lrgen|                                    ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_lrclk_gen:lrgen                                                                                                                                                         ; work         ;
;    |lpm_mult:Mult0|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult0                                                                                                                                                              ; work         ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult0|mult_gft:auto_generated                                                                                                                                      ; work         ;
;    |lpm_mult:Mult1|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult1                                                                                                                                                              ; work         ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult1|mult_gft:auto_generated                                                                                                                                      ; work         ;
;    |lpm_mult:Mult2|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult2                                                                                                                                                              ; work         ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult2|mult_gft:auto_generated                                                                                                                                      ; work         ;
;    |lpm_mult:Mult3|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult3                                                                                                                                                              ; work         ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult3|mult_gft:auto_generated                                                                                                                                      ; work         ;
;    |lpm_mult:Mult4|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult4                                                                                                                                                              ; work         ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult4|mult_gft:auto_generated                                                                                                                                      ; work         ;
;    |memreceiver:MDC[0].Merc_rcv|                            ; 3667 (0)          ; 2452 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1944 (1944)       ; 1046 (1046)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 178 (60)          ; 205 (31)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |memcic:cic_inst_I2|                                  ; 312 (312)         ; 96 (96)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |varcic:varcic_inst_I1|                               ; 400 (142)         ; 415 (40)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;    |memreceiver:MDC[1].Merc_rcv|                            ; 3592 (0)          ; 2426 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1926 (1926)       ; 1046 (1046)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |memcic:cic_inst_I2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |varcic:varcic_inst_I1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;    |memreceiver:MDC[2].Merc_rcv|                            ; 3593 (0)          ; 2427 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1927 (1927)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |memcic:cic_inst_I2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |varcic:varcic_inst_I1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;    |memreceiver:MDC[3].Merc_rcv|                            ; 3592 (0)          ; 2427 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1926 (1926)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |memcic:cic_inst_I2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |varcic:varcic_inst_I1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;    |memreceiver:MDC[4].Merc_rcv|                            ; 3607 (0)          ; 2449 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv                                                                                                                                                 ; work         ;
;       |cordic:cordic_inst|                                  ; 1927 (1927)       ; 1047 (1047)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |memcic:cic_inst_I2|                                  ; 281 (281)         ; 89 (89)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |memcic:cic_inst_Q2|                                  ; 285 (285)         ; 100 (100)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ; work         ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ; work         ;
;       |varcic:varcic_inst_I1|                               ; 378 (120)         ; 399 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 378 (120)         ; 400 (25)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 43 (43)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;    |oddClockDivider:refClockDivider|                        ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|oddClockDivider:refClockDivider                                                                                                                                             ; work         ;
;    |sp_xmit_ctrl:SPC|                                       ; 20 (20)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|sp_xmit_ctrl:SPC                                                                                                                                                            ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None               ;
; altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 3            ; 1            ; 3            ; 1            ; 3     ; None               ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 10          ;
; Simple Multipliers (18-bit)           ; 50          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 110         ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 30          ;
; Mixed Sign Embedded Multipliers       ; 20          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  User-Encoded
+----------------------------------+
; State Machine - |Mercury|TLV     ;
+----------+-------+-------+-------+
; Name     ; TLV~4 ; TLV~3 ; TLV~2 ;
+----------+-------+-------+-------+
; TLV.0000 ; 0     ; 0     ; 0     ;
; TLV.0001 ; 0     ; 0     ; 1     ;
; TLV.0010 ; 0     ; 1     ; 0     ;
; TLV.0011 ; 0     ; 1     ; 1     ;
; TLV.0100 ; 1     ; 0     ; 0     ;
; TLV.0101 ; 1     ; 0     ; 1     ;
+----------+-------+-------+-------+


Encoding Type:  User-Encoded
+----------------------------------------------------------+
; State Machine - |Mercury|SPI:Alex_SPI_Tx|spi_state       ;
+----------------+-------------+-------------+-------------+
; Name           ; spi_state~4 ; spi_state~3 ; spi_state~2 ;
+----------------+-------------+-------------+-------------+
; spi_state.0000 ; 0           ; 0           ; 0           ;
; spi_state.0001 ; 0           ; 0           ; 1           ;
; spi_state.0010 ; 0           ; 1           ; 0           ;
; spi_state.0011 ; 0           ; 1           ; 1           ;
; spi_state.0100 ; 1           ; 0           ; 0           ;
; spi_state.0101 ; 1           ; 0           ; 1           ;
; spi_state.0110 ; 1           ; 1           ; 0           ;
+----------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Mercury|NWire_rcv:CCrcv|TB_state       ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:ser_no|NW_state         ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------+
; State Machine - |Mercury|sp_xmit_ctrl:SPC|sp_state        ;
+--------------------+------------+------------+------------+
; Name               ; sp_state~4 ; sp_state~3 ; sp_state~2 ;
+--------------------+------------+------------+------------+
; sp_state.000       ; 0          ; 0          ; 0          ;
; sp_state.TRIG      ; 0          ; 0          ; 1          ;
; sp_state.CAPTURE   ; 0          ; 1          ; 0          ;
; sp_state.SEND_RDY  ; 0          ; 1          ; 1          ;
; sp_state.SEND_REQ  ; 1          ; 0          ; 0          ;
; sp_state.SEND_DONE ; 1          ; 0          ; 1          ;
; sp_state.T_RDY     ; 1          ; 1          ; 0          ;
; sp_state.T_REQ     ; 1          ; 1          ; 1          ;
+--------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:SPD|NW_state            ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:M_IQ|NW_state           ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Mercury|I2S_xmit:LR|TLV_state                ;
+---------------------+-------------+-------------+-------------+
; Name                ; TLV_state~4 ; TLV_state~3 ; TLV_state~2 ;
+---------------------+-------------+-------------+-------------+
; TLV_state.TLV_IDLE  ; 0           ; 0           ; 0           ;
; TLV_state.TLV_WH    ; 0           ; 0           ; 1           ;
; TLV_state.TLV_LR_LO ; 0           ; 1           ; 0           ;
; TLV_state.TLV_WL    ; 0           ; 1           ; 1           ;
; TLV_state.TLV_LR_HI ; 1           ; 0           ; 0           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Mercury|NWire_rcv:LRAudio|TB_state     ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SPI_ALEX_HANDSHAKE.ad0[19]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad0[7,16..18]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad0[0]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad1[19]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad1[7,16..18]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad1[0]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI_Alex_data[19]                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI_Alex_data[7,16..18]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI_Alex_data[0]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI:Alex_SPI_Tx|previous_Alex_data[7,16..17]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; SPI:Alex_SPI_Tx|previous_Alex_data[18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; SPI_ALEX_HANDSHAKE.ad0[15,27]                                                                                                                              ; Merged with SPI_ALEX_HANDSHAKE.ad0[28]                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; SPI_ALEX_HANDSHAKE.ad1[15,27]                                                                                                                              ; Merged with SPI_ALEX_HANDSHAKE.ad1[28]                                                                                                                                 ;
; SPI_Alex_data[15,27]                                                                                                                                       ; Merged with SPI_Alex_data[28]                                                                                                                                          ;
; SPI:Alex_SPI_Tx|previous_Alex_data[27..28]                                                                                                                 ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[15]                                                                                                                     ;
; NWire_xmit:ser_no|dly_cnt[0..24]                                                                                                                           ; Lost fanout                                                                                                                                                            ;
; NWire_xmit:M_IQ|dly_cnt[0..24]                                                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[0..7]                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0..15]                                                                                         ; Lost fanout                                                                                                                                                            ;
; NWire_rcv:CCrcv|tb_width[14..15]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no|id[0][8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_rcv:LRAudio|tb_width[13..14]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no|id[0][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no|id[0][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[25]                                                                                                                                 ; Merged with NWire_xmit:ser_no|dly_cnt[25]                                                                                                                              ;
; NWire_xmit:M_IQ|dly_cnt[25]                                                                                                                                ; Merged with NWire_xmit:ser_no|dly_cnt[25]                                                                                                                              ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[2]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[6]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ; Merged with memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|out_strobe                                                                                                  ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ; Merged with memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ; Merged with memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ; Merged with memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ; Merged with memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][5]                                                                                                     ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][4]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][2]                                                                                                     ;
; FIFO:SPF|mem_0_bypass[2]                                                                                                                                   ; Merged with FIFO:SPF|outptr[0]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[24]                                                                                                                                  ; Merged with FIFO:SPF|outptr[11]                                                                                                                                        ;
; FIFO:SPF|mem_0_bypass[22]                                                                                                                                  ; Merged with FIFO:SPF|outptr[10]                                                                                                                                        ;
; FIFO:SPF|mem_0_bypass[20]                                                                                                                                  ; Merged with FIFO:SPF|outptr[9]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[18]                                                                                                                                  ; Merged with FIFO:SPF|outptr[8]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[16]                                                                                                                                  ; Merged with FIFO:SPF|outptr[7]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[14]                                                                                                                                  ; Merged with FIFO:SPF|outptr[6]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[12]                                                                                                                                  ; Merged with FIFO:SPF|outptr[5]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[10]                                                                                                                                  ; Merged with FIFO:SPF|outptr[4]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[8]                                                                                                                                   ; Merged with FIFO:SPF|outptr[3]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[6]                                                                                                                                   ; Merged with FIFO:SPF|outptr[2]                                                                                                                                         ;
; FIFO:SPF|mem_0_bypass[4]                                                                                                                                   ; Merged with FIFO:SPF|outptr[1]                                                                                                                                         ;
; TLV~5                                                                                                                                                      ; Lost fanout                                                                                                                                                            ;
; SPI:Alex_SPI_Tx|spi_state~5                                                                                                                                ; Lost fanout                                                                                                                                                            ;
; C122_rst_cnt[10]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                 ;
; C122_rst_cnt[0..9]                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                            ;
; C122_rst                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[0..24]                                                                                                                              ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; counter[25..26]                                                                                                                                            ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][5]                                                                                                     ; Merged with FIFO:SPF|mem_0_bypass[25]                                                                                                                                  ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][5]                                                                                                     ; Merged with FIFO:SPF|mem_0_bypass[25]                                                                                                                                  ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][5]                                                                                                     ; Merged with FIFO:SPF|mem_0_bypass[25]                                                                                                                                  ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][5]                                                                                                     ; Merged with FIFO:SPF|mem_0_bypass[25]                                                                                                                                  ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][5]                                                                                                     ; Merged with FIFO:SPF|mem_0_bypass[25]                                                                                                                                  ;
; Total Number of Removed Registers = 805                                                                                                                    ;                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; C122_rst_cnt[10]                                       ; Stuck at VCC              ; C122_rst_cnt[1], C122_rst_cnt[2], C122_rst_cnt[3], C122_rst_cnt[4], C122_rst_cnt[5], ;
;                                                        ; due to stuck port data_in ; C122_rst_cnt[6], C122_rst_cnt[7], C122_rst_cnt[8], C122_rst_cnt[9], C122_rst         ;
; SPI_ALEX_HANDSHAKE.ad0[19]                             ; Stuck at VCC              ; SPI_ALEX_HANDSHAKE.ad1[19], SPI_Alex_data[19],                                       ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[18]                             ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[18], SPI_Alex_data[18],                                       ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[18]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[17]                             ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[17], SPI_Alex_data[17],                                       ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[17]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[16]                             ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[16], SPI_Alex_data[16],                                       ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[16]                                               ;
; SPI_ALEX_HANDSHAKE.ad0[7]                              ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[7], SPI_Alex_data[7], SPI:Alex_SPI_Tx|previous_Alex_data[7]   ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; SPI_ALEX_HANDSHAKE.ad0[0]                              ; Stuck at VCC              ; SPI_ALEX_HANDSHAKE.ad1[0], SPI_Alex_data[0], SPI:Alex_SPI_Tx|previous_Alex_data[0]   ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][0]                               ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][0]                               ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][0]                               ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][0]                               ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][0]                               ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[2][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[2][1]                               ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][1]                               ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][1]                               ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][1]                               ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][0],                              ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][1]                               ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[1][0]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][0]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][0]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][0]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][0]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[2][1]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][1]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][1]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][1]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][1]                               ;
;                                                        ; due to stuck port data_in ;                                                                                      ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13878 ;
; Number of registers using Synchronous Clear  ; 576   ;
; Number of registers using Synchronous Load   ; 5083  ;
; Number of registers using Asynchronous Clear ; 1190  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4845  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|even_sample ; 2       ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; Total number of inverted registers = 11                ;         ;
+--------------------------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+---------------------------+----------------+
; Register Name             ; RAM Name       ;
+---------------------------+----------------+
; FIFO:SPF|mem_0_bypass[0]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[1]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[2]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[3]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[4]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[5]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[6]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[7]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[8]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[9]  ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[10] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[11] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[12] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[13] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[14] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[15] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[16] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[17] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[18] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[19] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[20] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[21] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[22] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[23] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[24] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[25] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[26] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[27] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[28] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[29] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[30] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[31] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[32] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[33] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[34] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[35] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[36] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[37] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[38] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[39] ; FIFO:SPF|mem~0 ;
; FIFO:SPF|mem_0_bypass[40] ; FIFO:SPF|mem~0 ;
+---------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mercury|NWire_rcv:CCrcv|DBrise_cnt[3]                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|tb_width[4]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mercury|NWire_rcv:CCrcv|data_cnt[2]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|I2S_xmit:LR|last_data[2]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mercury|NWire_rcv:LRAudio|DBrise_cnt[5]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|tb_width[4]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mercury|NWire_rcv:LRAudio|data_cnt[0]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|tb_cnt[11]                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|tb_cnt[0]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mercury|C122_PTT_out                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mercury|clk_div:TLVCLK|cnt[0]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|NWire_xmit:ser_no|id[0][1]                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Mercury|FIFO:SPF|usedw[6]                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mercury|NWire_xmit:SPD|id[0][8]                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mercury|NWire_xmit:M_IQ|id[1][47]                                     ;
; 3:1                ; 235 bits  ; 470 LEs       ; 235 LEs              ; 235 LEs                ; Yes        ; |Mercury|NWire_xmit:M_IQ|id[3][2]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|I2S_xmit:LR|bit_count[0]                                      ;
; 4:1                ; 240 bits  ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|out_data[9] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mercury|C122_SPEED[0]                                                 ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|DB_LEN[1][6]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mercury|clk_lrclk_gen:clrgen|BCLK_cnt[15]                             ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|DB_LEN[3][1]                                ;
; 3:1                ; 61 bits   ; 122 LEs       ; 61 LEs               ; 61 LEs                 ; Yes        ; |Mercury|NWire_rcv:CCrcv|rdata[0][48]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mercury|clk_lrclk_gen:lrgen|BCLK_cnt[8]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mercury|temp_ADC[15]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|NWire_rcv:LRAudio|rdata[0][7]                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][15]       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst|X[0][18]       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][12]       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][13]       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mercury|memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][7]        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Mercury|NWire_xmit:SPD|dly_cnt[11]                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Mercury|I2S_xmit:LR|data[8]                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Mercury|C122_TX_relay[1]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Mercury|clk_lrclk_gen:clrgen|LRCLK_cnt[0]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mercury|bit_cnt[0]                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |Mercury|NWire_xmit:ser_no|bcnt[8]                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Mercury|NWire_xmit:SPD|bcnt[2]                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Mercury|NWire_xmit:M_IQ|bcnt[26]                                      ;
; 9:1                ; 640 bits  ; 3840 LEs      ; 1280 LEs             ; 2560 LEs               ; Yes        ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|work_reg[42]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Mercury|HPF_select:Alex_HPF_select|HPF[0]                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mercury|SPI:Alex_SPI_Tx|data_count[2]                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|state[1]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|state[2]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|state[2]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|state[2]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|state[2]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|state[2]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|state[1]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Mercury|LPF_select:Alex_LPF_select|LPF[3]                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|state[0]       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |Mercury|memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[0][30]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[4][14]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[3][31]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[2][4]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mercury|C122_frequency_HZ[1][28]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:SPF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1|shift_taps_d3m:auto_generated|altsyncram_eg31:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Mercury ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; C122_TPD       ; 2.1   ; Signed Float                                   ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:TLVCLK ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CLK_DIV        ; 10    ; Signed Integer                     ;
; TPD            ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                       ;
; BCLK_01        ; 32        ; Signed Integer                       ;
; BCLK_10        ; 32        ; Signed Integer                       ;
; CLK_FREQ       ; 122880000 ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen ;
+----------------+-----------+-------------------------------------+
; Parameter Name ; Value     ; Type                                ;
+----------------+-----------+-------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                      ;
; BCLK_01        ; 32        ; Signed Integer                      ;
; BCLK_10        ; 32        ; Signed Integer                      ;
; CLK_FREQ       ; 122880000 ; Signed Integer                      ;
+----------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:LRAudio ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; OSL            ; 32        ; Signed Integer                    ;
; OSW            ; 1         ; Signed Integer                    ;
; SLOWEST_FREQ   ; 10000     ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:LR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; TPD            ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 43    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 43    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:M_IQ ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; OSW            ; 5         ; Signed Integer                  ;
; OSL            ; 48        ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; DLY_TIME       ; 200       ; Signed Integer                  ;
; SEND_FREQ      ; 192000    ; Signed Integer                  ;
; LOW_BITS       ; 3         ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                  ;
; LOW_TIME       ; 0         ; Unsigned Binary                 ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:SPD ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; OSW            ; 1         ; Signed Integer                 ;
; OSL            ; 16        ; Signed Integer                 ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                 ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                 ;
; DLY_TIME       ; 200       ; Signed Integer                 ;
; SEND_FREQ      ; 48000     ; Signed Integer                 ;
; LOW_BITS       ; 3         ; Signed Integer                 ;
; TPD            ; 1         ; Signed Integer                 ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                 ;
; LOW_TIME       ; 402       ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:SPF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 4096  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; OSW            ; 1         ; Signed Integer                    ;
; OSL            ; 9         ; Signed Integer                    ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; DLY_TIME       ; 200       ; Signed Integer                    ;
; SEND_FREQ      ; 1000      ; Signed Integer                    ;
; LOW_BITS       ; 3         ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                    ;
; LOW_TIME       ; 30720     ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:CCrcv ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; OSL            ; 61        ; Signed Integer                  ;
; OSW            ; 1         ; Signed Integer                  ;
; SLOWEST_FREQ   ; 5000      ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DIVIDE_RATE    ; 125   ; Signed Integer                                      ;
; COUNTER_WIDTH  ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 100000            ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK0_DIVIDE_BY                ; 125               ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; C10_PLL_altpll    ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; ON                ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 8138              ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK0_DIVIDE_BY                ; 1536              ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; C122_PLL_altpll   ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; ON                ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:SPF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; ON                   ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 12                   ; Untyped            ;
; NUMWORDS_A                         ; 4096                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 12                   ; Untyped            ;
; NUMWORDS_B                         ; 4096                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_15h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1 ;
+----------------+----------------+----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                     ;
+----------------+----------------+----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                  ;
; TAP_DISTANCE   ; 3              ; Untyped                                                  ;
; WIDTH          ; 1              ; Untyped                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                  ;
; CBXI_PARAMETER ; shift_taps_d3m ; Untyped                                                  ;
+----------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; ON          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                        ;
; Entity Instance                           ; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[4].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; FIFO:SPF|altsyncram:mem_rtl_0                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 11                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1                                                                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                               ;
;     -- WIDTH               ; 1                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 15                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult0                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult1                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult2                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult3                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult4                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; C10_PLL:PLL2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; C122_PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:CCrcv"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; xrcv_data[18..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no"            ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; xdata[5..2] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[8..6] ; Input  ; Info     ; Stuck at GND           ;
; xdata[1]    ; Input  ; Info     ; Stuck at GND           ;
; xreq        ; Input  ; Info     ; Stuck at VCC           ;
; xrdy        ; Output ; Info     ; Explicitly unconnected ;
; xack        ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:SPF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:M_IQ"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; xrdy ; Output ; Info     ; Explicitly unconnected ;
; xack ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[4].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[3].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[2].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[1].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q" ;
+------------+--------+----------+---------------------------------------+
; Port       ; Type   ; Severity ; Details                               ;
+------------+--------+----------+---------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                ;
+------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[55..47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data[21..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2" ;
+------------+--------+----------+-------------------------------------------+
; Port       ; Type   ; Severity ; Details                                   ;
+------------+--------+----------+-------------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                    ;
+------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst"                                                       ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[71..64] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (72 bits) is wider than the port expression (64 bits) it drives; bit(s) "q[71..64]" have no fanouts ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                                 ;
; out_strobe ; Output ; Info     ; Explicitly unconnected                       ;
+------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst"        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                                   ;
+-----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:LR"                                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xmit_rdy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xmit_ack ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:lrgen"                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Brise  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Bfall  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRCLK  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:clrgen"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Speed  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 26 15:08:25 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mercury -c Mercury
Info: Found 1 design units, including 1 entities, in source file memcic_ram.v
    Info: Found entity 1: memcic_ram
Info: Found 1 design units, including 1 entities, in source file ramcic.v
    Info: Found entity 1: ramcic
Info: Found 1 design units, including 1 entities, in source file cbuffer_top.v
    Info: Found entity 1: cbuffer_top
Info: Found 1 design units, including 1 entities, in source file sim.v
    Info: Found entity 1: sim
Info: Found 1 design units, including 1 entities, in source file memcic.v
    Info: Found entity 1: memcic
Info: Found 1 design units, including 1 entities, in source file ram_rcvr.v
    Info: Found entity 1: ram_rcvr
Info: Found 1 design units, including 1 entities, in source file C122_PLL.v
    Info: Found entity 1: C122_PLL
Info: Found 1 design units, including 1 entities, in source file C10_PLL.v
    Info: Found entity 1: C10_PLL
Info: Found 1 design units, including 1 entities, in source file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/FIFO.v
    Info: Found entity 1: FIFO
Info: Found 1 design units, including 1 entities, in source file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/I2S_xmit.v
    Info: Found entity 1: I2S_xmit
Info: Found 1 design units, including 1 entities, in source file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/NWire_rcv.v
    Info: Found entity 1: NWire_rcv
Info: Found 1 design units, including 1 entities, in source file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/NWire_xmit.v
    Info: Found entity 1: NWire_xmit
Info: Found 1 design units, including 1 entities, in source file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/clk_lrclk_gen.v
    Info: Found entity 1: clk_lrclk_gen
Info: Found 1 design units, including 1 entities, in source file mult_24Sx24S.v
    Info: Found entity 1: mult_24Sx24S
Info: Found 1 design units, including 1 entities, in source file receiver.v
    Info: Found entity 1: receiver
Info: Found 1 design units, including 1 entities, in source file fir_mac.v
    Info: Found entity 1: fir_mac
Info: Found 1 design units, including 1 entities, in source file fir_shiftreg.v
    Info: Found entity 1: fir_shiftreg
Info: Found 1 design units, including 1 entities, in source file fir.v
    Info: Found entity 1: fir
Info: Found 1 design units, including 1 entities, in source file fir_coeffs.v
    Info: Found entity 1: fir_coeffs
Info: Found 1 design units, including 1 entities, in source file fir_coeffs_rom.v
    Info: Found entity 1: fir_coeffs_rom
Info: Found 1 design units, including 1 entities, in source file varcic.v
    Info: Found entity 1: varcic
Info: Found 1 design units, including 1 entities, in source file cic_integrator.v
    Info: Found entity 1: cic_integrator
Info: Found 1 design units, including 1 entities, in source file cic.v
    Info: Found entity 1: cic
Info: Found 1 design units, including 1 entities, in source file cic_comb.v
    Info: Found entity 1: cic_comb
Info: Found 1 design units, including 1 entities, in source file cordic.v
    Info: Found entity 1: cordic
Info: Found 1 design units, including 1 entities, in source file SPI.v
    Info: Found entity 1: SPI
Info: Found 1 design units, including 1 entities, in source file LPF_select.v
    Info: Found entity 1: LPF_select
Info: Found 1 design units, including 1 entities, in source file HPF_select.v
    Info: Found entity 1: HPF_select
Info: Found 1 design units, including 1 entities, in source file oddClockDiv.v
    Info: Found entity 1: oddClockDivider
Info: Found 1 design units, including 1 entities, in source file Mercury.v
    Info: Found entity 1: Mercury
Info: Found 1 design units, including 1 entities, in source file mac.v
    Info: Found entity 1: MAC
Info: Found 1 design units, including 1 entities, in source file CC_decoder.v
    Info: Found entity 1: CC_decoder
Info: Found 1 design units, including 1 entities, in source file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/common/clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file sp_xmit_ctrl.v
    Info: Found entity 1: sp_xmit_ctrl
Info: Found 1 design units, including 1 entities, in source file kordic.v
    Info: Found entity 1: kordic
Info: Found 1 design units, including 1 entities, in source file TestModeChecker.v
    Info: Found entity 1: TestModeChecker
Info: Found 1 design units, including 1 entities, in source file memreceiver.v
    Info: Found entity 1: memreceiver
Info: Elaborating entity "Mercury" for the top level hierarchy
Warning (10034): Output port "MDOUT[7..5]" at Mercury.v(83) has no driver
Info: Elaborating entity "clk_div" for hierarchy "clk_div:TLVCLK"
Info: Elaborating entity "clk_lrclk_gen" for hierarchy "clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(82): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(84): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(86): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(88): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:LRAudio"
Info: Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:LR"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(81): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "memreceiver" for hierarchy "memreceiver:MDC[0].Merc_rcv"
Info: Elaborating entity "cordic" for hierarchy "memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst"
Info: Elaborating entity "varcic" for hierarchy "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1"
Info: Elaborating entity "cic_integrator" for hierarchy "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst"
Info: Elaborating entity "cic_comb" for hierarchy "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst"
Info: Elaborating entity "memcic" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2"
Info: Elaborating entity "memcic_ram" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst"
Info: Elaborating entity "altsyncram" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "width_a" = "72"
    Info: Parameter "width_b" = "72"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1en1.tdf
    Info: Found entity 1: altsyncram_1en1
Info: Elaborating entity "altsyncram_1en1" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated"
Info: Elaborating entity "fir_coeffs" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst"
Info: Elaborating entity "fir_coeffs_rom" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst"
Info: Elaborating entity "altsyncram" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "fir_coeffs_rom.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2a1.tdf
    Info: Found entity 1: altsyncram_h2a1
Info: Elaborating entity "altsyncram_h2a1" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated"
Info: Elaborating entity "fir" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I"
Info: Elaborating entity "fir_shiftreg" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
Info: Elaborating entity "altshift_taps" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "1"
    Info: Parameter "tap_distance" = "256"
    Info: Parameter "width" = "25"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ils.tdf
    Info: Found entity 1: shift_taps_ils
Info: Elaborating entity "shift_taps_ils" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qka1.tdf
    Info: Found entity 1: altsyncram_qka1
Info: Elaborating entity "altsyncram_qka1" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_brf.tdf
    Info: Found entity 1: cntr_brf
Info: Elaborating entity "cntr_brf" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Elaborating entity "cmpr_lfc" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4"
Info: Elaborating entity "fir_mac" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"
Info: Elaborating entity "mult_24Sx24S" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst"
Info: Elaborating entity "lpm_mult" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_pipeline" = "3"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "24"
    Info: Parameter "lpm_widthb" = "24"
    Info: Parameter "lpm_widthp" = "48"
Info: Found 1 design units, including 1 entities, in source file db/mult_djp.tdf
    Info: Found entity 1: mult_djp
Info: Elaborating entity "mult_djp" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:M_IQ"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:SPD"
Info: Elaborating entity "FIFO" for hierarchy "FIFO:SPF"
Info: Elaborating entity "sp_xmit_ctrl" for hierarchy "sp_xmit_ctrl:SPC"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:ser_no"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:CCrcv"
Info: Elaborating entity "LPF_select" for hierarchy "LPF_select:Alex_LPF_select"
Info: Elaborating entity "HPF_select" for hierarchy "HPF_select:Alex_HPF_select"
Info: Elaborating entity "SPI" for hierarchy "SPI:Alex_SPI_Tx"
Info: Elaborating entity "oddClockDivider" for hierarchy "oddClockDivider:refClockDivider"
Info: Elaborating entity "C10_PLL" for hierarchy "C10_PLL:PLL2_inst"
Info: Elaborating entity "altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "C10_PLL:PLL2_inst|altpll:altpll_component"
Info: Instantiated megafunction "C10_PLL:PLL2_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "125"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "100000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C10_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/C10_PLL_altpll.v
    Info: Found entity 1: C10_PLL_altpll
Info: Elaborating entity "C10_PLL_altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated"
Info: Elaborating entity "C122_PLL" for hierarchy "C122_PLL:PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "C122_PLL:PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "C122_PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1536"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "8138"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C122_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/C122_PLL_altpll.v
    Info: Found entity 1: C122_PLL_altpll
Info: Elaborating entity "C122_PLL_altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated"
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer reference
Info: Ignored 1750 buffer(s)
    Info: Ignored 1750 SOFT buffer(s)
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Warning: Inferred RAM node "FIFO:SPF|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "FIFO:SPF|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altshift_taps megafunction from the following design logic: "SPI_ALEX_HANDSHAKE.a0~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 1
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4"
Info: Elaborated megafunction instantiation "FIFO:SPF|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "FIFO:SPF|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_15h1.tdf
    Info: Found entity 1: altsyncram_15h1
Info: Elaborated megafunction instantiation "altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1"
Info: Instantiated megafunction "altshift_taps:SPI_ALEX_HANDSHAKE.a0_rtl_1" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "1"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_d3m.tdf
    Info: Found entity 1: shift_taps_d3m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eg31.tdf
    Info: Found entity 1: altsyncram_eg31
Info: Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info: Found entity 1: add_sub_p2e
Info: Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info: Found entity 1: cntr_tnf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info: Found entity 1: cmpr_ffc
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "31"
    Info: Parameter "LPM_WIDTHP" = "63"
    Info: Parameter "LPM_WIDTHR" = "63"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info: Found entity 1: mult_gft
Info: Ignored 840 buffer(s)
    Info: Ignored 840 SOFT buffer(s)
Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 80 WYSIWYG logic cells and I/Os untouched
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "MDOUT[5]" is stuck at GND
    Warning (13410): Pin "MDOUT[6]" is stuck at GND
    Warning (13410): Pin "MDOUT[7]" is stuck at GND
    Warning (13410): Pin "CMODE" is stuck at VCC
    Warning (13410): Pin "SHDN" is stuck at GND
    Warning (13410): Pin "PGA" is stuck at GND
    Warning (13410): Pin "INIT_DONE" is stuck at GND
    Warning (13410): Pin "TEST3" is stuck at GND
    Warning (13410): Pin "DEBUG_LED5" is stuck at GND
    Warning (13410): Pin "DEBUG_LED6" is stuck at GND
    Warning (13410): Pin "DEBUG_LED7" is stuck at GND
    Warning (13410): Pin "Merc_ID_drv[0]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[1]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[2]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[3]" is stuck at VCC
Info: 415 registers lost all their fanouts during netlist optimizations. The first 415 are displayed below.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[24]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[23]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[22]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[21]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[20]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:ser_no|dly_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[24]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[23]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[22]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[21]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[20]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_IQ|dly_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|memcic:cic_inst_I2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]" lost all its fanouts during netlist optimizations.
    Info: Register "TLV~5" lost all its fanouts during netlist optimizations.
    Info: Register "SPI:Alex_SPI_Tx|spi_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[24]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[23]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[22]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[21]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[20]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:SPD|dly_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "counter[25]" lost all its fanouts during netlist optimizations.
    Info: Register "counter[26]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[4].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
Info: Implemented 24215 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 49 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 22999 logic cells
    Info: Implemented 1027 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 110 DSP elements
Info: Generated suppressed messages file /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/Mercury.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 290 megabytes
    Info: Processing ended: Mon Apr 26 15:09:55 2010
    Info: Elapsed time: 00:01:30
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bruce/ham/repos_sdr_hpsdr/trunk/W1BW/MercuryNRx/Mercury/Mercury.map.smsg.


