# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7907 \
    name v349 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v349 \
    op interface \
    ports { v349_address0 { O 4 vector } v349_ce0 { O 1 bit } v349_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v349'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7908 \
    name v208_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_11 \
    op interface \
    ports { v208_11_address0 { O 12 vector } v208_11_ce0 { O 1 bit } v208_11_we0 { O 1 bit } v208_11_d0 { O 32 vector } v208_11_address1 { O 12 vector } v208_11_ce1 { O 1 bit } v208_11_we1 { O 1 bit } v208_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7909 \
    name v208_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_10 \
    op interface \
    ports { v208_10_address0 { O 12 vector } v208_10_ce0 { O 1 bit } v208_10_we0 { O 1 bit } v208_10_d0 { O 32 vector } v208_10_address1 { O 12 vector } v208_10_ce1 { O 1 bit } v208_10_we1 { O 1 bit } v208_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7910 \
    name v208_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_9 \
    op interface \
    ports { v208_9_address0 { O 12 vector } v208_9_ce0 { O 1 bit } v208_9_we0 { O 1 bit } v208_9_d0 { O 32 vector } v208_9_address1 { O 12 vector } v208_9_ce1 { O 1 bit } v208_9_we1 { O 1 bit } v208_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7911 \
    name v208_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_8 \
    op interface \
    ports { v208_8_address0 { O 12 vector } v208_8_ce0 { O 1 bit } v208_8_we0 { O 1 bit } v208_8_d0 { O 32 vector } v208_8_address1 { O 12 vector } v208_8_ce1 { O 1 bit } v208_8_we1 { O 1 bit } v208_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7912 \
    name v208_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_7 \
    op interface \
    ports { v208_7_address0 { O 12 vector } v208_7_ce0 { O 1 bit } v208_7_we0 { O 1 bit } v208_7_d0 { O 32 vector } v208_7_address1 { O 12 vector } v208_7_ce1 { O 1 bit } v208_7_we1 { O 1 bit } v208_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7913 \
    name v208_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_6 \
    op interface \
    ports { v208_6_address0 { O 12 vector } v208_6_ce0 { O 1 bit } v208_6_we0 { O 1 bit } v208_6_d0 { O 32 vector } v208_6_address1 { O 12 vector } v208_6_ce1 { O 1 bit } v208_6_we1 { O 1 bit } v208_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7914 \
    name v208_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_5 \
    op interface \
    ports { v208_5_address0 { O 12 vector } v208_5_ce0 { O 1 bit } v208_5_we0 { O 1 bit } v208_5_d0 { O 32 vector } v208_5_address1 { O 12 vector } v208_5_ce1 { O 1 bit } v208_5_we1 { O 1 bit } v208_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7915 \
    name v208_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_4 \
    op interface \
    ports { v208_4_address0 { O 12 vector } v208_4_ce0 { O 1 bit } v208_4_we0 { O 1 bit } v208_4_d0 { O 32 vector } v208_4_address1 { O 12 vector } v208_4_ce1 { O 1 bit } v208_4_we1 { O 1 bit } v208_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7916 \
    name v208_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_3 \
    op interface \
    ports { v208_3_address0 { O 12 vector } v208_3_ce0 { O 1 bit } v208_3_we0 { O 1 bit } v208_3_d0 { O 32 vector } v208_3_address1 { O 12 vector } v208_3_ce1 { O 1 bit } v208_3_we1 { O 1 bit } v208_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7917 \
    name v208_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_2 \
    op interface \
    ports { v208_2_address0 { O 12 vector } v208_2_ce0 { O 1 bit } v208_2_we0 { O 1 bit } v208_2_d0 { O 32 vector } v208_2_address1 { O 12 vector } v208_2_ce1 { O 1 bit } v208_2_we1 { O 1 bit } v208_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7918 \
    name v208_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_1 \
    op interface \
    ports { v208_1_address0 { O 12 vector } v208_1_ce0 { O 1 bit } v208_1_we0 { O 1 bit } v208_1_d0 { O 32 vector } v208_1_address1 { O 12 vector } v208_1_ce1 { O 1 bit } v208_1_we1 { O 1 bit } v208_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7919 \
    name v208_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v208_0 \
    op interface \
    ports { v208_0_address0 { O 12 vector } v208_0_ce0 { O 1 bit } v208_0_we0 { O 1 bit } v208_0_d0 { O 32 vector } v208_0_address1 { O 12 vector } v208_0_ce1 { O 1 bit } v208_0_we1 { O 1 bit } v208_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v208_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7920 \
    name acc_outp4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V \
    op interface \
    ports { acc_outp4_V_address0 { O 11 vector } acc_outp4_V_ce0 { O 1 bit } acc_outp4_V_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7921 \
    name acc_outp4_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_1 \
    op interface \
    ports { acc_outp4_V_1_address0 { O 11 vector } acc_outp4_V_1_ce0 { O 1 bit } acc_outp4_V_1_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7922 \
    name acc_outp4_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_2 \
    op interface \
    ports { acc_outp4_V_2_address0 { O 11 vector } acc_outp4_V_2_ce0 { O 1 bit } acc_outp4_V_2_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7923 \
    name acc_outp4_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_3 \
    op interface \
    ports { acc_outp4_V_3_address0 { O 11 vector } acc_outp4_V_3_ce0 { O 1 bit } acc_outp4_V_3_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7924 \
    name acc_outp4_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_4 \
    op interface \
    ports { acc_outp4_V_4_address0 { O 11 vector } acc_outp4_V_4_ce0 { O 1 bit } acc_outp4_V_4_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7925 \
    name acc_outp4_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_5 \
    op interface \
    ports { acc_outp4_V_5_address0 { O 11 vector } acc_outp4_V_5_ce0 { O 1 bit } acc_outp4_V_5_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7926 \
    name acc_outp4_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_6 \
    op interface \
    ports { acc_outp4_V_6_address0 { O 11 vector } acc_outp4_V_6_ce0 { O 1 bit } acc_outp4_V_6_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7927 \
    name acc_outp4_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_7 \
    op interface \
    ports { acc_outp4_V_7_address0 { O 11 vector } acc_outp4_V_7_ce0 { O 1 bit } acc_outp4_V_7_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7928 \
    name acc_outp4_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_8 \
    op interface \
    ports { acc_outp4_V_8_address0 { O 11 vector } acc_outp4_V_8_ce0 { O 1 bit } acc_outp4_V_8_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7929 \
    name acc_outp4_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_9 \
    op interface \
    ports { acc_outp4_V_9_address0 { O 11 vector } acc_outp4_V_9_ce0 { O 1 bit } acc_outp4_V_9_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7930 \
    name acc_outp4_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_10 \
    op interface \
    ports { acc_outp4_V_10_address0 { O 11 vector } acc_outp4_V_10_ce0 { O 1 bit } acc_outp4_V_10_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7931 \
    name acc_outp4_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename acc_outp4_V_11 \
    op interface \
    ports { acc_outp4_V_11_address0 { O 11 vector } acc_outp4_V_11_ce0 { O 1 bit } acc_outp4_V_11_q0 { I 48 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc_outp4_V_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


