<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta property="og:type" content="website">
<meta property="og:title" content="zhuhui&#39;s yard">
<meta property="og:url" content="http://example.com/page/6/index.html">
<meta property="og:site_name" content="zhuhui&#39;s yard">
<meta property="og:locale" content="zh_CN">
<meta property="article:author" content="朱辉">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="http://example.com/page/6/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : true,
    isPost : false,
    lang   : 'zh-CN'
  };
</script>

  <title>zhuhui's yard</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">zhuhui's yard</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
        <li class="menu-item menu-item-schedule">

    <a href="/schedule/" rel="section"><i class="fa fa-calendar fa-fw"></i>日程表</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content index posts-expand">
            
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/Icarus%20Verilog%E7%9A%84%E4%BD%BF%E7%94%A8/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/Icarus%20Verilog%E7%9A%84%E4%BD%BF%E7%94%A8/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>708</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h3 id="1-Icarus-Verilog的使用"><a href="#1-Icarus-Verilog的使用" class="headerlink" title="1. Icarus Verilog的使用"></a>1. Icarus Verilog的使用</h3><h4 id="1-1-概述"><a href="#1-1-概述" class="headerlink" title="1.1. 概述"></a>1.1. 概述</h4><ul>
<li><code>Icarus Verilog</code>是一个轻量、免费、开源的<code>Verilog</code>编译器，基于<code>C++</code>实现，可以用于<code>Verilog</code>文件的语法检查以及一些基本的的时序仿真</li>
<li>包含3个工具<ul>
<li><code>iverilog</code>：用于编译<code>verilog</code>和<code>VHDL</code>文件，进行语法检查，生成可执行文件</li>
<li><code>vvp</code>：根据可执行文件，生成仿真波形文件</li>
<li><code>gtkwave</code>：用于打开仿真波形文件，图形化显示波形</li>
</ul>
</li>
<li>Iverilog常用参数<ul>
<li><code>-o</code>：用于指定生成文件的名称，<code>-o test</code>，如果不指定默认为<code>a.out</code></li>
<li><code>-y</code>：用于指定包含文件夹，当<code>top.v</code>中代用其他<code>.v</code>模块时，如果找不到调用模块就使用此命令显式指定,<code>-y path</code></li>
<li><code>-tvhdl</code>：把<code>verilog</code>文件转换为<code>VHDL</code>文件，<code>-tvhdl</code><h4 id="1-2-Verilog编译仿真实际过程"><a href="#1-2-Verilog编译仿真实际过程" class="headerlink" title="1.2. Verilog编译仿真实际过程"></a>1.2. Verilog编译仿真实际过程</h4></li>
</ul>
</li>
<li>开始仿真前要<code>testbench</code>文件产生测试信号，同时注意文件中必须要有以下编译器专用语句，否则无法生成<code>vcd</code>文件  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$dumpfile</span>(<span class="string">&quot;wave.vcd&quot;</span>);</span><br><span class="line">    <span class="built_in">$dumpvars</span>(<span class="number">0</span>,hardreg_top);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
<li>编译<ul>
<li><code>iverilog -o wave haedreg_top.v</code></li>
<li>注意此时编译的应该是<code>testbench</code>文件</li>
</ul>
</li>
<li>生成波形文件<ul>
<li><code>vvp -n wave -lxt2</code></li>
<li>运行之后会在当前目录下生产<code>.vcd</code>文件</li>
</ul>
</li>
<li>打开波形文件<ul>
<li><code>gtkwave wave.vcd</code></li>
</ul>
</li>
<li>转换为<code>VHDL</code>文件<ul>
<li><code>iverilog -tvhdl -o a.vhd hardreg_top.v</code></li>
</ul>
</li>
<li><code>VHDL</code>文件的编译<ul>
<li>在原编译命令的基础上添加<code>-g2012</code>即可<h4 id="1-3-相关网站"><a href="#1-3-相关网站" class="headerlink" title="1.3. 相关网站"></a>1.3. 相关网站</h4></li>
</ul>
</li>
<li> <a target="_blank" rel="noopener" href="http://bleyer.org/icarus/">iverilog下载地址</a></li>
<li><a target="_blank" rel="noopener" href="https://iverilog.fandom.com/wiki/User_Guide">iverilog用户指南</a></li>
<li><a target="_blank" rel="noopener" href="http://iverilog.icarus.com/">iverilog官网</a></li>
<li><a target="_blank" rel="noopener" href="https://www.cnblogs.com/whik/p/11980103.html">参考资料</a></li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Vim/%E7%9B%B8%E5%85%B3%E5%91%BD%E4%BB%A4/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Vim/%E7%9B%B8%E5%85%B3%E5%91%BD%E4%BB%A4/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>36</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h1 id="1-相关命令"><a href="#1-相关命令" class="headerlink" title="1. 相关命令"></a>1. 相关命令</h1><ul>
<li>清空文件<ul>
<li>执行<code>gg</code>跳只文件首，然后输入<code>dG</code>就清空了整个文件</li>
</ul>
</li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/simongeek/article/details/50409848">全选</a></li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/06%E7%BC%96%E8%AF%91%E9%A2%84%E5%A4%84%E7%90%86/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/06%E7%BC%96%E8%AF%91%E9%A2%84%E5%A4%84%E7%90%86/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>1.3k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h3 id="编译预处理"><a href="#编译预处理" class="headerlink" title="编译预处理"></a>编译预处理</h3><ul>
<li>编译系统通常对这些特殊的命令进行预处理，然后将预处理的结果和源程序一起进行通常的编译处理<h4 id="宏定义-define"><a href="#宏定义-define" class="headerlink" title="宏定义`define"></a>宏定义`define</h4></li>
<li>用指定的标识符来代表一个字符串</li>
<li>语法格式  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">`define 标识符(宏名称) 字符串(宏内容)</span><br><span class="line">如：`define signal string</span><br></pre></td></tr></table></figure></li>
<li>说明<ul>
<li>宏名可以使用大写字母表示也可以使用小写字母表示，但是建议使用大写字母，和变量名相区别</li>
<li>宏定义指令可以出现在模块定义里边，也可以出现在模块定义外边。有效范围为定义命令之后到源文件结束，通常写在模块定义的外边</li>
<li>在引用已经定义的宏名时，必须在宏名的外边加上符号`,表示该名字是一个经过宏定义的名字。</li>
<li>宏定义是使用宏名替代一个字符串，宏展开时只是做简单的置换，不会进行语法检查</li>
<li>宏定义不是语句，不用在末尾加分号，如果加了会连分号一起替换</li>
<li>在引用宏定义时可以引用已经定义的宏名，可以进行层层置换  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module test;</span><br><span class="line">reg a,b,c;</span><br><span class="line">wire out;</span><br><span class="line">`define aa a+b</span><br><span class="line">`define cc c+`aa</span><br><span class="line">assign out = `cc;</span><br><span class="line">endmodule </span><br><span class="line"></span><br><span class="line">宏展开之后assign为 out = c+a+b;</span><br></pre></td></tr></table></figure></li>
<li>宏名和宏内容必须在同一行中进行声明，如果宏内容中包含注释，注释不会作为被置换的内容</li>
<li>宏内容可以是空格，此时宏内容被定义为空，引用此宏名不会有任何内容被替换</li>
</ul>
</li>
<li>注意：<ul>
<li>组成宏内容的字符串不能被以下语句记号分隔开<ul>
<li>注释行</li>
<li>数字</li>
<li>字符串</li>
<li>确认符</li>
<li>关键字</li>
<li>双目和三目运算符    </li>
</ul>
</li>
<li>建议不要使用和预处理命令同名的宏名，有些EDA软件不支持</li>
<li>宏名可以和普通标识符同名，但是容易混淆，不建议使用<h4 id="include"><a href="#include" class="headerlink" title="`include"></a>`include</h4></li>
</ul>
</li>
<li>一个源文件将另一个源文件的内容全部包含进来</li>
<li>语法格式：  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">`include&quot;文件名&quot;</span><br></pre></td></tr></table></figure></li>
<li>在编译预处理时，会对此命令包含的文件内容进行复制并插入到预处理命令出现的地方</li>
<li>说明<ul>
<li>一个<code>include</code>命令只能指定一个被包含的文件</li>
<li>此命令可以出现在源文件的任何地方，被包含的文件名可以是相对地址也可以是绝对地址</li>
<li>可以将多个<code>include</code>命令写在同一行，用空格隔开</li>
<li>包含文件是可以嵌套的<h4 id="timescale"><a href="#timescale" class="headerlink" title="`timescale"></a>`timescale</h4></li>
</ul>
</li>
<li>作用：用于说明跟在该命令后的模块的时间单位和时间精度，可以在同一个设计中包含不同的时间单位的模块</li>
<li>语法格式  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">`timescale&lt;时间单位&gt;/&lt;时间精度&gt;</span><br><span class="line">时间单位：用于定义模块中仿真时间和延迟时间的基准单位</span><br><span class="line">时间精度：用于定义仿真时间的精确程度，用于在仿真之前对延迟时间进行取整操作</span><br></pre></td></tr></table></figure></li>
<li>说明<ul>
<li>如果一个程序中包含多个此命令，则使用最小的时间精度决定仿真的时间单位</li>
<li>时间精度至少要和时间单位一样精确，时间精度值不能大于时间单位值</li>
<li>时间单位和时间精度必须是整数，有效数字为1,10,100，单位为<code>s,ms,us,ns,ps,fs</code><h4 id="条件编译指令"><a href="#条件编译指令" class="headerlink" title="条件编译指令"></a>条件编译指令</h4></li>
</ul>
</li>
<li>语法格式  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">`ifdef `else `elsif `ifndef `endif</span><br><span class="line">1)`ifdef 宏名(或者标识符)</span><br><span class="line">  程序段1</span><br><span class="line">  `else</span><br><span class="line">  程序段2</span><br><span class="line">  `endif</span><br><span class="line">  //宏名已经定义过了，对1进行编译，否则对2进行编译</span><br><span class="line">2)`ifdef 宏名(或者标识符)</span><br><span class="line">  程序段1</span><br><span class="line">  `endif</span><br></pre></td></tr></table></figure>
<h4 id="条件执行"><a href="#条件执行" class="headerlink" title="条件执行"></a>条件执行</h4></li>
<li>允许设计者在运行时控制语句执行的流程，所有语句都被编译但是有条件的执行    </li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/08%E6%B5%81%E6%B0%B4%E7%BA%BF/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/08%E6%B5%81%E6%B0%B4%E7%BA%BF/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>209</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h3 id="流水线"><a href="#流水线" class="headerlink" title="流水线"></a>流水线</h3><ul>
<li>将规模较大层次较多的组合逻辑电路分为几个级，在每一集插入寄存器组并暂存中间数据，上一级的输出是下一级的输入</li>
<li>流水线的引入提高的只是系统的吞吐率，即单位时间内执行的指令数目，但是单条指令执行的绝对时间是增加的</li>
<li>流水线是在串行中实现了形式上的并行，是用面积换取速度的思想的体现。</li>
<li>流水线常用于使用频率较高的逻辑电路设计</li>
<li>使用verilog语言描述流水线结构的运算部件时，要是用结构描述，才能够真正综合成设计者想要的流水线结构</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/09%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E5%8E%9F%E7%90%86%E7%BB%93%E6%9E%84%E5%92%8C%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/09%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E5%8E%9F%E7%90%86%E7%BB%93%E6%9E%84%E5%92%8C%E8%AE%BE%E8%AE%A1/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>2.1k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>2 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h3 id="同步状态机的原理、结构和设计"><a href="#同步状态机的原理、结构和设计" class="headerlink" title="同步状态机的原理、结构和设计"></a>同步状态机的原理、结构和设计</h3><h4 id="使用Verilog描述可综合的状态机"><a href="#使用Verilog描述可综合的状态机" class="headerlink" title="使用Verilog描述可综合的状态机"></a>使用Verilog描述可综合的状态机</h4><ul>
<li>用可综合的Verilog设计状态机的典型方法<br>  <img src="D:/Vnote/图片/70.png">  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line">module fsm(Clock,Reset,A,K1,K2,state);</span><br><span class="line">input Clock,Reset,A;</span><br><span class="line">output K1,K2;</span><br><span class="line">reg K1,K2;</span><br><span class="line">reg[1:0] state;</span><br><span class="line">parameter Idle = 2&#x27;b00,</span><br><span class="line">          Start = 2&#x27;b01,</span><br><span class="line">          Stop = 2&#x27;b10,</span><br><span class="line">          Clear = 2&#x27;b11;</span><br><span class="line">always@(posedge Clock)</span><br><span class="line">begin</span><br><span class="line">    if(!Reset)</span><br><span class="line">    begin</span><br><span class="line">        state &lt;= Idle;</span><br><span class="line">        K2 &lt;= 0;</span><br><span class="line">        K1 &lt;= 0;</span><br><span class="line">    end</span><br><span class="line">    else</span><br><span class="line">        case(state)</span><br><span class="line">        Idle:if(A)</span><br><span class="line">                begin</span><br><span class="line">                    state &lt;= Start;</span><br><span class="line">                    K1&lt;=0;</span><br><span class="line">                end </span><br><span class="line">            else</span><br><span class="line">            begin</span><br><span class="line">                state &lt;= Idle;</span><br><span class="line">                K2 &lt;= 0;</span><br><span class="line">                K1 &lt;= 0;</span><br><span class="line">            end</span><br><span class="line">        Start:if(!A)</span><br><span class="line">                state &lt;= Stop;</span><br><span class="line">            else</span><br><span class="line">                state &lt;= Start;</span><br><span class="line">        Stop:if(A)</span><br><span class="line">            begin</span><br><span class="line">                state &lt;= Clear;</span><br><span class="line">                K2 &lt;= 1;</span><br><span class="line">            end</span><br><span class="line">            else</span><br><span class="line">            begin</span><br><span class="line">                state &lt;= Stop;</span><br><span class="line">                K2 &lt;= 0;</span><br><span class="line">                K1 &lt;= 0;</span><br><span class="line">            end</span><br><span class="line">        Clear:if(!A)</span><br><span class="line">            begin</span><br><span class="line">                state &lt;= Idle;</span><br><span class="line">                K2 &lt;= 0;</span><br><span class="line">                K1 &lt;= 1;</span><br><span class="line">            end</span><br><span class="line">            else</span><br><span class="line">            begin</span><br><span class="line">                state &lt;= Clear;</span><br><span class="line">                K2 &lt;= 0;</span><br><span class="line">                K1 &lt;= 1;</span><br><span class="line">            end</span><br><span class="line">        default:state &lt;= 2&#x27;bxx;</span><br><span class="line">    endcase</span><br><span class="line">end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>用可综合的Verilog模块设计、用独热码表示状态的状态机  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">//只是状态编码与上述程序不同</span><br><span class="line">parameter Idel = 4&#x27;b1000,</span><br><span class="line">          Start = 4&#x27;b0100,</span><br><span class="line">          Stop = 4&#x27;b0010,</span><br><span class="line">          Clear = 4&#x27;b0001;</span><br></pre></td></tr></table></figure>
  采用此种编码的优点在于，虽然D独热编码使用了更多的触发器，但可以节省使用的组合电路，使电路的速度和可靠性显著提高，而总的单元数并没有显著增加。对于用FPGA实现的有限状态机建议使用独热码，但要注意会增加一些不可达状态，需要在case语句中添加default分支项。</li>
<li>可综合Verilog模块设计、由输出指定的码表示状态的状态机<ul>
<li>把输出直接指定为状态码，把状态码的指定与状态机控制的输出联系起来，把状态变化直接用作输出，提高输出信号的开关速度并节省电路器件</li>
</ul>
</li>
<li>用可综合的Verilog模块设计复杂的多输出状态机时常用的方法<ul>
<li>在负责状态机的实现过程中常常把状态的变化与输出开关的控制分成两部分来考虑，还常常把每一个输出开关写成一个个独立的always块。<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line">module fsm(Clock,Reset,A,K1,K2,state);</span><br><span class="line">input Clock,Reset,A;</span><br><span class="line">output K1,K2;</span><br><span class="line">reg K1,K2;</span><br><span class="line">reg[1:0] state,nextstate;</span><br><span class="line">parameter Idle = 2&#x27;b00,</span><br><span class="line">          Start = 2&#x27;b01,</span><br><span class="line">          Stop = 2&#x27;b10,</span><br><span class="line">          Clear = 2&#x27;b11;</span><br><span class="line">//每个时钟沿产生一次可能的状态变化</span><br><span class="line">always@(posedge Clock)</span><br><span class="line">if(!Reset)</span><br><span class="line">    state &lt;= Idle;</span><br><span class="line">else</span><br><span class="line">    state &lt;= nextstate;</span><br><span class="line">//产生下一状态的组合逻辑</span><br><span class="line">always@(state or A)</span><br><span class="line">case(state)</span><br><span class="line">Idle:   if(A)</span><br><span class="line">        nextstate = Start;</span><br><span class="line">        else</span><br><span class="line">        nextstate = Idle;</span><br><span class="line">Start:  if(!A)</span><br><span class="line">        nextstate = Stop;</span><br><span class="line">        else</span><br><span class="line">        nextstate = Start;</span><br><span class="line">Stop:   if(A)</span><br><span class="line">        nextstate = Clear;</span><br><span class="line">        else</span><br><span class="line">        nextstate = Stop;</span><br><span class="line">Clear:  if(!A)</span><br><span class="line">        nextstate = Idle;</span><br><span class="line">        else</span><br><span class="line">        nextstate = Clear;</span><br><span class="line">default:nextstate = 2&#x27;bxx;</span><br><span class="line">endcase</span><br><span class="line">//产生K1的组合逻辑</span><br><span class="line">always@(state or Reset or A)</span><br><span class="line">if(!Reset)  K1 = 0;</span><br><span class="line">else </span><br><span class="line">    if(state == Clear&amp;&amp; !a)K1 = 1;</span><br><span class="line">    else K1 = 0;</span><br><span class="line">//产生K2的组合逻辑</span><br><span class="line">always@(state or Reset or A)</span><br><span class="line">if(!Reset)K2 = 0;</span><br><span class="line">else </span><br><span class="line">    if(state == Stop&amp;&amp; A) K2 = 1;</span><br><span class="line">    else K2 = 0;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="补充"><a href="#补充" class="headerlink" title="补充"></a>补充</h4></li>
</ul>
</li>
<li><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_38352854/article/details/89279016">独热码和格雷码</a></li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/10%E8%AE%BE%E8%AE%A1%E5%8F%AF%E7%BB%BC%E5%90%88%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/10%E8%AE%BE%E8%AE%A1%E5%8F%AF%E7%BB%BC%E5%90%88%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>1.5k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h3 id="设计可综合状态机的指导原则"><a href="#设计可综合状态机的指导原则" class="headerlink" title="设计可综合状态机的指导原则"></a>设计可综合状态机的指导原则</h3><h4 id="概述"><a href="#概述" class="headerlink" title="概述"></a>概述</h4><ul>
<li>FPGA内部触发器数量相当多，同时独热码状态机的译码逻辑最为简单，所以在设计采用FPGA实现的状态机时常用独热码状态机</li>
<li>建议采用case相关语句建立状态机的模型，更加清晰明了。</li>
<li>使用case语句时最好使用default设置状态为x，更加符合硬件通电后的真实状态。</li>
<li>状态机应该有一个异步或者同步的复位端，以便在通电时将硬件电路复位到有效状态。</li>
<li>大多数的综合器都不支持在一个always块中由多个事件触发的状态机，描述状态机时应明确的由唯一的时钟触发。如果必须使用不同的时钟触发，则把他们编写为两个模块，然后用实例引用的方式连接起来，为了调试方便，应该尽量使得两个状态机的时钟有一定关系。</li>
<li>异步状态机无法直接综合，如果需要设计异步电路，建议使用电路图输入的方法，或者用引用实例的写法把几个引用的实例用异步时钟连接起来。<h4 id="综合的一般原则"><a href="#综合的一般原则" class="headerlink" title="综合的一般原则"></a>综合的一般原则</h4></li>
<li>综合之前一定要进行仿真，排查逻辑错误。</li>
<li>每一次布局布线之后都必须进行仿真，在器件编程或者留片之前进行最后的仿真。</li>
<li>直接描述的异步状态机无法综合。</li>
<li>如果要为电平敏感的锁存器建模，使用连续赋值语句时最简单的方法。<h4 id="语言指导原则"><a href="#语言指导原则" class="headerlink" title="语言指导原则"></a>语言指导原则</h4></li>
<li><code>always</code>块<ul>
<li>每个<code>always</code>块只能有一个事件控制<code>@(event-expression)</code>，而且要紧跟在<code>always</code>关键字之后</li>
<li><code>always</code>块可以表示时序逻辑或者组合逻辑。</li>
<li>带有<code>posedge</code>和<code>negedge</code>关键字的事件表达式表示沿触发的时序逻辑，没有则表示组合逻辑或者电平敏感的锁存器，或者二者都表示。</li>
<li>每个表示时序的<code>always</code>块只能由一个时钟跳变沿触发，置位或者复位最好也由该时钟跳变沿触发。</li>
<li>在<code>always</code>块中赋值的信号必须定义为<code>reg</code>类型或者<code>整型</code></li>
<li><code>always</code>块中应该避免组合反馈回路。每次执行<code>always</code>块时，在生成组合逻辑的<code>always</code>块中赋值的所有信号必须有明确的值，否则需要设计者在设计中加入电平敏感的锁存器来保持赋值前的最后一个值，只有这样综合器才能正常生成电路。进一步解释：用<code>always</code>块设计纯组合逻辑电路时，在生成组合逻辑的<code>always</code>块中参与赋值的所有信号都必须有明确的值，即在赋值表达式右端参与赋值的信号都必须在<code>always@(敏感电平列表)</code>中列出。如果赋值表达式右端引用了没有列出的信号，在综合时，将会为该没有列出的信号隐含的产生一个透明锁存器。因为此时该信号的变化不会立刻引起所赋值的变化，需要暂存起来，等待<code>always</code>块被触发时发挥作用。这样电路就不是纯组合逻辑电路了，综合器回报警，提示插入了锁存器。  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module test(a,b,c);</span><br><span class="line">input a,b,c;</span><br><span class="line">reg e;</span><br><span class="line">always@(a or b or c)</span><br><span class="line">begin</span><br><span class="line">    e = d&amp;a&amp;b;</span><br><span class="line">    d = e|c;</span><br><span class="line">end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="状态机的置位与复位"><a href="#状态机的置位与复位" class="headerlink" title="状态机的置位与复位"></a>状态机的置位与复位</h4><h5 id="状态机的异步置位与复位"><a href="#状态机的异步置位与复位" class="headerlink" title="状态机的异步置位与复位"></a>状态机的异步置位与复位</h5></li>
</ul>
</li>
<li>异步置位与复位是与时钟无关的，当异步置位与复位到来时他们立即分别置触发器的输出为1或者0，不需要等待时钟沿</li>
<li>状态机的异步置位与复位是用always块和事件控制实现的。</li>
<li>事件控制语法  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">@(&lt;沿关键词 时钟信号 or 沿关键词 复位信号 or 沿关键词 置位信号&gt;)</span><br><span class="line">沿关键词：posedge(用于高电平有效的信号或者上升沿触发的时钟),negedge</span><br></pre></td></tr></table></figure></li>
<li>实例  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">异步低电平有效置位和高电平有效复位：@(posedge clk or negedge set or posedge reset)</span><br></pre></td></tr></table></figure>
<h5 id="状态机的同步置位与复位"><a href="#状态机的同步置位与复位" class="headerlink" title="状态机的同步置位与复位"></a>状态机的同步置位与复位</h5></li>
<li>同步置位与复位是指只有在时钟的有效跳变沿时刻置位或者复位，信号才能使触发器置位或者复位，always块的执行应该只由时钟有效跳变沿触发</li>
<li>事件控制语法  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">@(&lt;沿关键词 时钟信号&gt;)</span><br></pre></td></tr></table></figure></li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/11%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/11%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>5.9k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>5 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h1 id="1-深入理解阻塞与非阻塞赋值的不同"><a href="#1-深入理解阻塞与非阻塞赋值的不同" class="headerlink" title="1. 深入理解阻塞与非阻塞赋值的不同"></a>1. 深入理解阻塞与非阻塞赋值的不同</h1><h2 id="1-1-阻塞赋值和非阻塞赋值的异同"><a href="#1-1-阻塞赋值和非阻塞赋值的异同" class="headerlink" title="1.1. 阻塞赋值和非阻塞赋值的异同"></a>1.1. 阻塞赋值和非阻塞赋值的异同</h2><h3 id="1-1-1-概述"><a href="#1-1-1-概述" class="headerlink" title="1.1.1. 概述"></a>1.1.1. 概述</h3><ul>
<li>两个要点<ul>
<li>在描述组合逻辑的always块中使用阻塞赋值，则综合成组合逻辑的电路结构</li>
<li>在描述时序逻辑的always块中使用非阻塞赋值，则综合成时序逻辑的电路结构</li>
</ul>
</li>
<li>原因<ul>
<li>因为要使综合前仿真和综合后仿真一致。如果不按上述方式编写代码，前后仿真的结果可能会不一致</li>
</ul>
</li>
<li>名词<ul>
<li><code>RHS</code>：赋值等号右边的表达式或者变量可以分别缩写为<code>RHS</code>表达式或者<code>RHS</code>变量</li>
<li><code>LHS</code>：赋值等号左边的表达式或者变量可以分别缩写为<code>LHS</code>表达式或者<code>LHS</code>变量<h3 id="1-1-2-阻塞赋值"><a href="#1-1-2-阻塞赋值" class="headerlink" title="1.1.2. 阻塞赋值"></a>1.1.2. 阻塞赋值</h3></li>
</ul>
</li>
<li>在赋值时先计算RHS部分的值，此时赋值语句不允许任何别的Verilog语句的干扰，直到现行的赋值完成时刻，即把RHS赋值给LHS的时刻，才允许别的赋值语句的执行。</li>
<li>可综合的阻塞赋值操作在RHS不能设定有延迟，零延迟也不允许，理论上来说，此赋值语句与后面的赋值语句只有概念上的先后没有实质上的延迟。</li>
<li>阻塞赋值的概念是指在同一个always块中，后面的赋值语句从概念上是在前一赋值语句结束之后再开始赋值</li>
<li>注意：如果在一个过程块中阻塞赋值的RHS变量正好是另一个过程块中阻塞赋值的LHS变量，这两个过程块又用同一个时钟沿触发，则可能出现竞争。若两个阻塞赋值操作用同一个时钟沿触发，则执行的顺序是无法确定的。</li>
<li>实例  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> fboscl(y1,y2,clk,rst);</span><br><span class="line"><span class="keyword">output</span> y1,y2;</span><br><span class="line"><span class="keyword">inout</span> clk,rst;</span><br><span class="line"><span class="keyword">reg</span> y1,y2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">if</span>(rst) y1 = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">else</span> y1 = y2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">if</span>(rst) y2 = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">else</span> y2 = y1;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//如果复位信号由1变为0(y1 = 0,y2  = 1)，且上边的always块的有效时钟沿比下边的always块的有效时钟沿早几个皮秒，则y1，y2都为1，反之都为0。</span></span><br></pre></td></tr></table></figure>
<h3 id="1-1-3-非阻塞赋值"><a href="#1-1-3-非阻塞赋值" class="headerlink" title="1.1.3. 非阻塞赋值"></a>1.1.3. 非阻塞赋值</h3></li>
<li>非阻塞赋值在赋值操作时刻开始时计算非阻塞赋值符的RHS表达式，赋值操作结束时刻更新LHS。在计算非阻塞赋值的RHS表达式和更新LHS期间，其他的verilog语句，包括其他的非阻塞赋值语句都能够同时运行。</li>
<li>非阻塞赋值，当赋值操作所处的块语句结束时，赋值操作才会结束。</li>
<li>非阻塞赋值操作过程可以看做两个步骤<ul>
<li>在赋值开始时刻，计算非阻塞赋值RHS表达式</li>
<li>在赋值结束时刻，更新非阻塞赋值LHS表达式</li>
</ul>
</li>
<li>非阻塞赋值操作只能用于对寄存器类型变量进行赋值，只能用于<code>always,initial</code>等过程块中。同时不允许用于连续赋值。</li>
<li>实例  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(y1,y2,clk,rst);</span><br><span class="line"><span class="keyword">output</span> y1,y2;</span><br><span class="line"><span class="keyword">input</span> clk,rst;</span><br><span class="line"><span class="keyword">reg</span> y1,y2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst)	y1&lt;=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span>	y1&lt;=y2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst)	y2&lt;=<span class="number">1</span>;</span><br><span class="line">	<span class="keyword">else</span>	y2&lt;=y1;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//y1 = 0,y2 = 1,rst = 0触发，此时无论哪个块先触发，y1 = 1,y2 = 0;</span></span><br></pre></td></tr></table></figure>
<h2 id="1-2-Verilog模块编程要点"><a href="#1-2-Verilog模块编程要点" class="headerlink" title="1.2. Verilog模块编程要点"></a>1.2. Verilog模块编程要点</h2></li>
<li>时序电路建模时，用非阻塞赋值。</li>
<li>锁存器电路建模时，用非阻塞赋值。</li>
<li>用always块建立组合逻辑模型时，用阻塞赋值。</li>
<li>在同一个always块中建立时序和组合逻辑电路时，用非阻塞赋值。</li>
<li>在同一个always块中不要既用非阻塞赋值又用阻塞赋值。</li>
<li>不要在一个以上的always块中为同一个变量赋值</li>
<li>用<code>$strobe</code>系统任务显示非阻塞赋值的变量值</li>
<li>赋值时不要使用<code>#0</code>延迟<h2 id="1-3-Verilog层次化事件队列"><a href="#1-3-Verilog层次化事件队列" class="headerlink" title="1.3. Verilog层次化事件队列"></a>1.3. Verilog层次化事件队列</h2></li>
<li>概念：层次化事件队列指的是用于调度仿真事件的不同的Verilog事件队列。在语言标准中被视为一个概念模型</li>
<li>层次化事件队列在逻辑上分为用于当前仿真时间的4个不同的队列，和用于下一段仿真时间的若干个附加队列。</li>
<li>层次化事件队列<ul>
<li>动态事件队列(下列事件执行顺序随意)<ul>
<li>阻塞赋值</li>
<li>计算非阻塞赋值语句右边的表达式</li>
<li>连续赋值</li>
<li>执行<code>$display</code>命令</li>
<li>计算原语的输入和输出的变化</li>
</ul>
</li>
<li>停止运行的事件队列：<code>#0</code>延时阻塞赋值</li>
<li>非阻塞事件队列：更新非阻塞赋值语句LHS的值</li>
<li>监控事件队列<ul>
<li>执行<code>$monitor</code>命令</li>
<li>执行<code>$strobe</code>命令</li>
</ul>
</li>
<li>其他指定的PLI命令队列：其他PLI命令</li>
</ul>
</li>
<li>执行过程<ul>
<li>加入到上述队列中的事件只能从动态事件队列中清除，而排列在其他队列中的事件要等待被排入动态事件队列中后才能真正开始等待执行。<h2 id="1-4-时序逻辑建模使用非阻塞赋值"><a href="#1-4-时序逻辑建模使用非阻塞赋值" class="headerlink" title="1.4. 时序逻辑建模使用非阻塞赋值"></a>1.4. 时序逻辑建模使用非阻塞赋值</h2><h3 id="1-4-1-自触发的always块"><a href="#1-4-1-自触发的always块" class="headerlink" title="1.4.1. 自触发的always块"></a>1.4.1. 自触发的always块</h3></li>
</ul>
</li>
<li>一般而言，always块不能自己触发自己</li>
<li>不能自触发的例子  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> oscl(clk);</span><br><span class="line"><span class="keyword">output</span> clk;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">initial</span> #<span class="number">10</span> clk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">always</span>@(clk) #<span class="number">10</span> clk = ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//当clk电平从不定变为0时，always块被触发，经过延时，clk被立即赋值为1。但是由于是阻塞赋值，在赋值期间不允许其他语句的干扰，即使clk值发生变化，always块也无法感知，所以就阻塞在那里。不能自触发</span></span><br></pre></td></tr></table></figure></li>
<li>自触发的例子  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> osc2(clk);</span><br><span class="line"><span class="keyword">output</span> clk;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">initial</span> #<span class="number">10</span> clk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">always</span>@(clk)  #<span class="number">10</span> clk &lt;= ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//赋值过程中其他语句可以运行，因此可以自触发，不建议使用此方法书写时钟信号源</span></span><br></pre></td></tr></table></figure>
<h3 id="1-4-2-移位寄存器模型"><a href="#1-4-2-移位寄存器模型" class="headerlink" title="1.4.2. 移位寄存器模型"></a>1.4.2. 移位寄存器模型</h3></li>
<li>模型方框图<br>  <img src="D:/Vnote/图片/71.png"></li>
<li>方式一（错误的）  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> pipeb1(clk,d,q3);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q1 = d;</span><br><span class="line">	q2 = q1;</span><br><span class="line">	q3 = q2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//会被综合为只有一个寄存器的电路</span></span><br></pre></td></tr></table></figure>
  <img src="D:/Vnote/图片/72.png"></li>
<li>方式二(可行，但是风格不好)  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> pipeb2(clk,d,q3);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 = q2;</span><br><span class="line">	q2 = q1;</span><br><span class="line">	q1 = d;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//代码风格不好，不建议使用</span></span><br></pre></td></tr></table></figure>
  <img src="D:/Vnote/图片/73.png"></li>
<li>方式三(错误)  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> pipeb3(q3,d,clk);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q1 = d;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q2 = q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q3 = q2;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//赋值顺序不定，但是可以综合出正确的结果，此时前仿真和后仿真结果不一样。</span></span><br></pre></td></tr></table></figure>
  <img src="D:/Vnote/图片/74.png"></li>
<li>方式四(错误)  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q3,d,clk);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q3 = q2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q2 = q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q1 = d;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//可以正确综合，但是前后仿真结果不同</span></span><br></pre></td></tr></table></figure></li>
<li>将上述方式中的阻塞赋值改为非阻塞赋值，则每一个例子都可以正确仿真，并且综合为目标移位寄存器。<h3 id="1-4-3-触发器建模"><a href="#1-4-3-触发器建模" class="headerlink" title="1.4.3. 触发器建模"></a>1.4.3. 触发器建模</h3></li>
<li>阻塞赋值实现触发器  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,d,clk,rst);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> d,clk,rst;</span><br><span class="line"><span class="keyword">reg</span> q;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">if</span>(rst)q = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q = d;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//正确，但是不建议使用</span></span><br></pre></td></tr></table></figure></li>
<li>非阻塞赋值实现触发器  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,d,clk,rst);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> d,clk,rst;</span><br><span class="line"><span class="keyword">reg</span> q;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">if</span>(rst)q &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q &lt;= d;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//养成使用非阻塞赋值的习惯</span></span><br></pre></td></tr></table></figure>
<h3 id="1-4-4-时序反馈移位寄存器建模"><a href="#1-4-4-时序反馈移位寄存器建模" class="headerlink" title="1.4.4. 时序反馈移位寄存器建模"></a>1.4.4. 时序反馈移位寄存器建模</h3></li>
<li>使用阻塞赋值  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> lfsrb1(q3,clk,pre_n);</span><br><span class="line"><span class="keyword">output</span> q3;</span><br><span class="line"><span class="keyword">input</span> clk,pre_n;</span><br><span class="line"><span class="keyword">reg</span> q3,q2,q1;</span><br><span class="line"><span class="keyword">wire</span> n1;</span><br><span class="line"><span class="keyword">assign</span> n1 = q1^q3;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> pre_n)</span><br><span class="line"><span class="keyword">if</span>(!pre_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q2 = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q1 = <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 = q2;</span><br><span class="line">	q2 = n1;</span><br><span class="line">	q1 = q3;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//错误的，除非使用中间暂存变量，否则无法实现反馈逻辑，使用单行式难以编写和调试，所以不推荐</span></span><br></pre></td></tr></table></figure></li>
<li>使用非阻塞赋值  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> lfsrb1(q3,clk,pre_n);</span><br><span class="line"><span class="keyword">output</span> q3;</span><br><span class="line"><span class="keyword">input</span> clk,pre_n;</span><br><span class="line"><span class="keyword">reg</span> q3,q2,q1;</span><br><span class="line"><span class="keyword">wire</span> n1;</span><br><span class="line"><span class="keyword">assign</span> n1 = q1^q3;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> pre_n)</span><br><span class="line"><span class="keyword">if</span>(!pre_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q2 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q1 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 &lt;= q2;</span><br><span class="line">	q2 &lt;= n1;</span><br><span class="line">	q1 &lt;= q3;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span>    </span><br><span class="line">   <span class="comment">//仿真和综合都正确</span></span><br></pre></td></tr></table></figure>
<h2 id="1-5-组合逻辑建模使用阻塞赋值"><a href="#1-5-组合逻辑建模使用阻塞赋值" class="headerlink" title="1.5. 组合逻辑建模使用阻塞赋值"></a>1.5. 组合逻辑建模使用阻塞赋值</h2></li>
<li>当使用always块来描述组合逻辑时，应该使用阻塞赋值。如果always块中只有一条赋值语句，则使用阻塞赋值或者非阻塞赋值都可以，但是为了形成良好的编程习惯，建议使用阻塞赋值。</li>
<li>使用非阻塞赋值语句来描述组合逻辑  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> ao4(y,a,b,c,d);</span><br><span class="line">   <span class="keyword">output</span> y;</span><br><span class="line"><span class="keyword">input</span> a,b,c,d;</span><br><span class="line"><span class="keyword">reg</span> y,tmp1,tmp2;</span><br><span class="line"><span class="keyword">always</span>@(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	tmp1&lt;=a&amp;b;</span><br><span class="line">	tmp2&lt;=c&amp;d;</span><br><span class="line">	y&lt;=tmp1|tmp2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//此时输出的y是刚进入always块时的tmp值计算得到的，而不是在块中更新过之后的值。</span></span><br></pre></td></tr></table></figure></li>
<li>使用非阻塞赋值来描述多层组合逻辑  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ao5(y,a,b,c,d);</span><br><span class="line"><span class="keyword">input</span> a,b,c,d;</span><br><span class="line"><span class="keyword">output</span> y;</span><br><span class="line"><span class="keyword">reg</span> y,tmp1,tmp2;</span><br><span class="line"><span class="keyword">always</span>@(a,b,c,d,tmp1,tmp2)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    tmp1&lt;=a&amp;b;</span><br><span class="line">    tmp2&lt;=c&amp;d;</span><br><span class="line">    y&lt;=tmp1|tmp2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//可行，但是效率太低，不推荐使用。</span></span><br></pre></td></tr></table></figure></li>
<li>使用阻塞赋值实现组合逻辑  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module ao5(y,a,b,c,d);</span><br><span class="line">input a,b,c,d;</span><br><span class="line">output y;</span><br><span class="line">reg y,tmp1,tmp2;</span><br><span class="line">always@(a,b,c,d)</span><br><span class="line">begin</span><br><span class="line">    tmp1=a&amp;b;</span><br><span class="line">    tmp2=c&amp;d;</span><br><span class="line">    y=tmp1|tmp2;</span><br><span class="line">end</span><br><span class="line">endmodule</span><br><span class="line">//完全正确，同时也提高了仿真效率。</span><br></pre></td></tr></table></figure>
<h2 id="1-6-时序和组合的混合逻辑使用非阻塞赋值"><a href="#1-6-时序和组合的混合逻辑使用非阻塞赋值" class="headerlink" title="1.6. 时序和组合的混合逻辑使用非阻塞赋值"></a>1.6. 时序和组合的混合逻辑使用非阻塞赋值</h2></li>
<li>在一个always块中同时实现组合逻辑和时序逻辑  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module nbex2(q,a,b,clk,rst_n);</span><br><span class="line">output q;</span><br><span class="line">input clk,rst_n;</span><br><span class="line">input a,b;</span><br><span class="line">reg q;</span><br><span class="line">always@(posedge clk or negedge rst_n)</span><br><span class="line">if(!rst_n)q&lt;=1&#x27;b0;</span><br><span class="line">else q&lt;=a^b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>用两个块实现  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module nbex1(q,a,b,clk,rst_n);</span><br><span class="line">output q;</span><br><span class="line">input clk,rst_n;</span><br><span class="line">input a,b;</span><br><span class="line">reg q,y;</span><br><span class="line">always@(a or b)</span><br><span class="line">y = a^b;</span><br><span class="line">always@(posedge clk or negedge rst_n)</span><br><span class="line">if(!rst_n)q&lt;=1&#x27;0;</span><br><span class="line">else q&lt;=y;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="1-7-其他阻塞和非阻塞混合使用的原则"><a href="#1-7-其他阻塞和非阻塞混合使用的原则" class="headerlink" title="1.7. 其他阻塞和非阻塞混合使用的原则"></a>1.7. 其他阻塞和非阻塞混合使用的原则</h2></li>
<li>对同一变量既进行阻塞赋值，又进行非阻塞赋值，则会综合错误  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,a,b,clk,rst_n);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> a,b,rst_n;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span> q,tmp;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">if</span>(!rst_n)q = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	tmp = a&amp;b;</span><br><span class="line">	q &lt;= tmp;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//仿真结果正确到但是综合错误。</span></span><br></pre></td></tr></table></figure>
<h2 id="1-8-对同一变量进行多次赋值"><a href="#1-8-对同一变量进行多次赋值" class="headerlink" title="1.8. 对同一变量进行多次赋值"></a>1.8. 对同一变量进行多次赋值</h2></li>
<li>在一个以上的always块中对同一个变量进行赋值可能会导致竞争险象，即使使用非阻塞赋值也有此种可能。</li>
<li>严禁在多个always块中对同一个变量赋值。</li>
<li>实例  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,d1,d2,clk,rst_n);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> d1,d2,clk,rst_n;</span><br><span class="line"><span class="keyword">reg</span> q;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">if</span>(!rst_n)q &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q&lt;=d1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">if</span>(!rst_n)q&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q&lt;=d2;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//综合时会报错</span></span><br></pre></td></tr></table></figure>
<h2 id="1-9-常见的对于非阻塞赋值的误解"><a href="#1-9-常见的对于非阻塞赋值的误解" class="headerlink" title="1.9. 常见的对于非阻塞赋值的误解"></a>1.9. 常见的对于非阻塞赋值的误解</h2></li>
<li>误解一：使用<code>$display</code>命令不能用来显示非阻塞赋值语句的赋值<ul>
<li>实际上非阻塞语句的赋值在所有的<code>$display</code>命令执行之后才会更新数值</li>
</ul>
</li>
<li>误解二：#0延时把赋值强制到仿真时间步的末尾<ul>
<li>实际上#0延时把赋值事件强制加入停止运行事件队列中。</li>
</ul>
</li>
<li>误解三：可以在同一个always块中对某一变量进行多次非阻塞赋值<ul>
<li>实际上，可以多次非阻塞赋值，但是只有最后一次的赋值起作用。</li>
</ul>
</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/12%E8%BE%83%E5%A4%8D%E6%9D%82%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AE%9E%E8%B7%B5/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/12%E8%BE%83%E5%A4%8D%E6%9D%82%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AE%9E%E8%B7%B5/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>1.8k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>2 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h2 id="1-较复杂时序逻辑电路设计实践"><a href="#1-较复杂时序逻辑电路设计实践" class="headerlink" title="1. 较复杂时序逻辑电路设计实践"></a>1. 较复杂时序逻辑电路设计实践</h2><h3 id="1-1-序列检测器设计"><a href="#1-1-序列检测器设计" class="headerlink" title="1.1. 序列检测器设计"></a>1.1. 序列检测器设计</h3><ul>
<li>逻辑功能:将一个指定的序列从数字码流中识别出来。本例中设计一个<code>10010</code>序列检测器。输出高电平表示发现指定序列，低电平表示没有。</li>
<li>化简后的状态表<table>
<thead>
<tr>
<th>y\x</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody><tr>
<td>S</td>
<td>S/0</td>
<td>A/0</td>
</tr>
<tr>
<td>A</td>
<td>B/0</td>
<td>A/0</td>
</tr>
<tr>
<td>B</td>
<td>C/0</td>
<td>A/0</td>
</tr>
<tr>
<td>C</td>
<td>S/0</td>
<td>D/0</td>
</tr>
<tr>
<td>D</td>
<td>B/1</td>
<td>A/0</td>
</tr>
</tbody></table>
</li>
<li>代码  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//x表示输入，z表示输出，clk为时钟信号，rst为复位端</span></span><br><span class="line"><span class="keyword">module</span> seqdet(x,z,clk,rst);</span><br><span class="line"><span class="keyword">input</span> x,rst,clk;</span><br><span class="line"><span class="keyword">output</span> z;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] state;</span><br><span class="line"><span class="keyword">parameter</span> S = <span class="number">3&#x27;d0</span>,</span><br><span class="line">			 A = <span class="number">3&#x27;d1</span>,</span><br><span class="line">			 B = <span class="number">3&#x27;d2</span>,</span><br><span class="line">			 C = <span class="number">3&#x27;d3</span>,</span><br><span class="line">			 D = <span class="number">3&#x27;d4</span>;</span><br><span class="line"><span class="keyword">assign</span> z = (state == D&amp;&amp;x == <span class="number">0</span>)?<span class="number">1</span>:<span class="number">0</span>;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(!rst)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		state &lt;= S;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(state)</span><br><span class="line">		S:<span class="keyword">if</span>(x) state &lt;= A;</span><br><span class="line">		  <span class="keyword">else</span> state &lt;= S;</span><br><span class="line">		A:<span class="keyword">if</span>(x) state &lt;= A;</span><br><span class="line">		  <span class="keyword">else</span> state &lt;= B;</span><br><span class="line">		B:<span class="keyword">if</span>(x) state &lt;= A;</span><br><span class="line">			<span class="keyword">else</span> state &lt;= C;</span><br><span class="line">		C:<span class="keyword">if</span>(x) state &lt;= D;</span><br><span class="line">			<span class="keyword">else</span> state &lt;= S;</span><br><span class="line">		D:<span class="keyword">if</span>(x) state &lt;= A;</span><br><span class="line">			<span class="keyword">else</span> state &lt;= B;</span><br><span class="line">		<span class="keyword">default</span>:state &lt;= S;</span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//将状态变化和输出控制分开</span></span><br><span class="line"><span class="keyword">module</span> seqdet2(x,z,clk,rst);</span><br><span class="line"><span class="keyword">input</span> x,rst,clk;</span><br><span class="line"><span class="keyword">output</span> z;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] state,nextstate;</span><br><span class="line"><span class="keyword">reg</span> z;</span><br><span class="line"><span class="keyword">parameter</span> S = <span class="number">3&#x27;d0</span>,</span><br><span class="line">			 A = <span class="number">3&#x27;d1</span>,</span><br><span class="line">			 B = <span class="number">3&#x27;d2</span>,</span><br><span class="line">			 C = <span class="number">3&#x27;d3</span>,</span><br><span class="line">			 D = <span class="number">3&#x27;d4</span>;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(!rst)	state &lt;= S;</span><br><span class="line">	<span class="keyword">else</span> state &lt;= nextstate;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(state <span class="keyword">or</span> x)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(state)</span><br><span class="line">	S:	<span class="keyword">if</span>(x)	nextstate = A;</span><br><span class="line">		<span class="keyword">else</span>	nextstate = S;</span><br><span class="line">	A:	<span class="keyword">if</span>(x)	nextstate = A;</span><br><span class="line">		<span class="keyword">else</span> 	nextstate = B;</span><br><span class="line">	B:	<span class="keyword">if</span>(x)	nextstate = A;</span><br><span class="line">		<span class="keyword">else</span>	nextstate = C;</span><br><span class="line">	C:	<span class="keyword">if</span>(x)	nextstate = D;</span><br><span class="line">		<span class="keyword">else</span>	nextstate = S;</span><br><span class="line">	D:	<span class="keyword">if</span>(x)	nextstate = A;</span><br><span class="line">		<span class="keyword">else</span> 	nextstate = B;</span><br><span class="line">	<span class="keyword">default</span>:	nextstate = <span class="number">2&#x27;bxx</span>;</span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(state <span class="keyword">or</span> x <span class="keyword">or</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(!rst)	z = <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(state == D&amp;&amp;x == <span class="number">0</span>) z = <span class="number">1</span>;</span><br><span class="line">	<span class="keyword">else</span> z = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li><code>testbench</code>文件  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1 ns/ 1 ps</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> halfperiod 20</span></span><br><span class="line"><span class="keyword">module</span> seqdet_vlg_tst();</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">reg</span> rst;</span><br><span class="line"><span class="keyword">wire</span> z;</span><br><span class="line"><span class="keyword">wire</span> x;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">23</span>:<span class="number">0</span>] data;</span><br><span class="line"><span class="keyword">assign</span> x = data[<span class="number">23</span>];</span><br><span class="line">seqdet2 i1 (</span><br><span class="line">	<span class="variable">.clk</span>(clk),</span><br><span class="line">	<span class="variable">.rst</span>(rst),</span><br><span class="line">	<span class="variable">.x</span>(x),</span><br><span class="line">	<span class="variable">.z</span>(z)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	clk = <span class="number">0</span>;</span><br><span class="line">	rst = <span class="number">1</span>;</span><br><span class="line">	#<span class="number">2</span> rst = <span class="number">0</span>;</span><br><span class="line">	#<span class="number">30</span> rst = <span class="number">1</span>;</span><br><span class="line">	data = <span class="number">20&#x27;b1100_1001_0000_1001_0100</span>;</span><br><span class="line">	<span class="variable">#(`halfperiod*1000)</span><span class="built_in">$stop</span>;				<span class="comment">//运行500个仿真周期后停止</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> <span class="variable">#(`halfperiod)</span>clk = ~clk;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">	#<span class="number">2</span> data = &#123;data[<span class="number">22</span>:<span class="number">0</span>],data[<span class="number">23</span>]&#125;;		<span class="comment">//使用移位寄存器的方式</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/13%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F%E4%B8%8E%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/13%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F%E4%B8%8E%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>1.1k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h2 id="描述方式与设计层次"><a href="#描述方式与设计层次" class="headerlink" title="描述方式与设计层次"></a>描述方式与设计层次</h2><h3 id="描述方式"><a href="#描述方式" class="headerlink" title="描述方式"></a>描述方式</h3><ul>
<li>概述：三种基本描述方式<ul>
<li>数据流描述：采用<code>assign</code>连续赋值语句</li>
<li>行为描述：使用<code>always</code>语句或者<code>initial</code>语句中的过程赋值语句</li>
<li>结构化描述：实例化已有的功能模块或者原语<h4 id="数据流描述"><a href="#数据流描述" class="headerlink" title="数据流描述"></a>数据流描述</h4><h5 id="数据流"><a href="#数据流" class="headerlink" title="数据流"></a>数据流</h5></li>
</ul>
</li>
<li>概念：信号在经过组合逻辑时从输入流向输出，并不会在其中存储。类似于数据流动。<h5 id="连续赋值语句"><a href="#连续赋值语句" class="headerlink" title="连续赋值语句"></a>连续赋值语句</h5></li>
<li>实例：<code>assign #1 A = a^b;</code></li>
<li>特点<ul>
<li>连续驱动：只要输入发生变化，就会导致该语句重新计算。</li>
<li>只有线网类型的变量才能在<code>assign</code>语句中赋值.<ul>
<li>因为连续赋值语句中被赋值的变量在仿真器中不会存储其值，因此只能是线网类型而不能是寄存器类型。</li>
<li>线网类型的变量可以被多重驱动，即可以在多个连续赋值语句中驱动同一个线网</li>
</ul>
</li>
<li>使用<code>assign</code>对组合逻辑建模<ul>
<li>建议使用数据流描述对组合逻辑进行建模。因为<code>assign</code>语句的连续驱动特点与组合逻辑非常相似。</li>
</ul>
</li>
<li>并行性<ul>
<li><code>assign</code>语句与行为语句块<code>always,initial</code>等、其他连续赋值语句、门级模型之间是并行的。一个连续赋值语句就是一个独立的进程，进程之间是并发的。<h5 id="延时"><a href="#延时" class="headerlink" title="延时"></a>延时</h5></li>
</ul>
</li>
</ul>
</li>
<li>在连续赋值语句中可以对电路的延时进行建模。如上述例子中的延时表示该异或门的延时为1个时间单位，即为从输入端信号变化到输出端体现需要1个时间单位。</li>
<li><code>assign</code>语句的延时特性通常被逻辑综合工具忽略。<h5 id="多驱动源线网"><a href="#多驱动源线网" class="headerlink" title="多驱动源线网"></a>多驱动源线网</h5></li>
<li>多重驱动<code>wire</code>，错误用法  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">wire A;</span><br><span class="line">assign A = a&amp;b;</span><br><span class="line">assign A = c^d;</span><br><span class="line">//wire类型具有多重驱动源仿真时A将为x，综合时会报错。</span><br></pre></td></tr></table></figure></li>
<li>线与、线或功能<ul>
<li>可以使用<code>wor</code>线网类型将不同的输出线或在一起，线与使用<code>wand</code>  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">//线或</span><br><span class="line">wor A;</span><br><span class="line">assign A = a^b;</span><br><span class="line">assign A = c&amp;d;</span><br><span class="line">//线与</span><br><span class="line">wand A;</span><br><span class="line">assign A = a^b;</span><br><span class="line">assign A = c&amp;d;</span><br></pre></td></tr></table></figure></li>
</ul>
</li>
<li>三态总线功能<ul>
<li><code>tri</code>线网类型<h4 id="行为描述"><a href="#行为描述" class="headerlink" title="行为描述"></a>行为描述</h4></li>
</ul>
</li>
<li>概念：即为用语言描述电路的行为。有<code>initial</code>语句和<code>always</code>语句</li>
<li>注意：程序运行时，<code>initial</code>和<code>always</code>语句同时执行，但是执行顺序随机。<h5 id="过程块中的语句种类"><a href="#过程块中的语句种类" class="headerlink" title="过程块中的语句种类"></a>过程块中的语句种类</h5></li>
<li>过程块中的语句可以是以下几种类型<ul>
<li>非阻塞过程赋值</li>
<li>阻塞过程赋值</li>
<li>连续过程赋值</li>
<li>高级编程语句(<code>if...else</code>等)</li>
</ul>
</li>
<li>语句组可以是：<code>begin...end</code>和<code>fork...join</code></li>
<li>语句组中可以有上述语句类型，高级编程语句中可以有语句组，他们可以相互嵌套</li>
<li>参考资料<ul>
<li><a target="_blank" rel="noopener" href="https://www.cnblogs.com/nanoty/archive/2012/10/21/2733017.html">Verilog中的几种赋值语句</a><h5 id="时序控制"><a href="#时序控制" class="headerlink" title="时序控制"></a>时序控制</h5></li>
</ul>
</li>
<li>三种方式<ul>
<li><code>@</code></li>
<li><code>#</code></li>
<li>等待语句<h4 id="结构化描述"><a href="#结构化描述" class="headerlink" title="结构化描述"></a>结构化描述</h4></li>
</ul>
</li>
<li>概念：在设计中实例化已有的功能模块</li>
<li>结构化描述的三种实例类型<ul>
<li>实例化其他模块</li>
<li>实例化门</li>
<li>实例化DUP<h3 id="设计层次"><a href="#设计层次" class="headerlink" title="设计层次"></a>设计层次</h3></li>
</ul>
</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/14RTL%E5%BB%BA%E6%A8%A1%E4%B8%8E%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/14RTL%E5%BB%BA%E6%A8%A1%E4%B8%8E%E8%AE%BE%E8%AE%A1/" class="post-title-link" itemprop="url">未命名</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>562</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>1 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h3 id="RTL建模与设计"><a href="#RTL建模与设计" class="headerlink" title="RTL建模与设计"></a>RTL建模与设计</h3><h4 id="RTL级设计的基本要素和步骤概述"><a href="#RTL级设计的基本要素和步骤概述" class="headerlink" title="RTL级设计的基本要素和步骤概述"></a>RTL级设计的基本要素和步骤概述</h4><ul>
<li>基本要素<ul>
<li>时钟域描述<ul>
<li>时钟域即为一个时钟信号沿所能管辖的范围，一个时钟信号最多可以对应两个时钟域(上升沿和下降沿)</li>
<li>描述设计时所使用的时钟，时钟之间的主从与派生关系，以及时钟域之间的转换</li>
</ul>
</li>
<li>时序逻辑描述<ul>
<li>根据时钟信号的变化，描述寄存之间的数据传送方式</li>
</ul>
</li>
<li>组合逻辑描述<ul>
<li>描述电平敏感信号的逻辑组合方式和逻辑功能</li>
</ul>
</li>
</ul>
</li>
<li>设计步骤<ul>
<li>功能定义和模块划分</li>
<li>定义所有模块的接口</li>
<li>设计时钟域</li>
<li>考虑设计的关键路径</li>
<li>顶层设计</li>
<li>FSM设计</li>
<li>时序逻辑设计</li>
<li>组合逻辑设计</li>
</ul>
</li>
<li>设计的指导原则<ul>
<li>面积和速度的平衡与互换原则</li>
<li>硬件原则</li>
<li>系统原则</li>
<li>同步设计原则<h4 id="设计原则"><a href="#设计原则" class="headerlink" title="设计原则"></a>设计原则</h4><h5 id="面积与速度的平衡与互换原则"><a href="#面积与速度的平衡与互换原则" class="headerlink" title="面积与速度的平衡与互换原则"></a>面积与速度的平衡与互换原则</h5></li>
</ul>
</li>
<li>基本概念<ul>
<li>面积：一个设计所消耗的目标器件的硬件资源数量。</li>
<li>速度：设计在芯片上稳定运行时所能达到的最高频率。</li>
</ul>
</li>
<li>基本关系<ul>
<li>二者是一对对立统一的矛盾体，是衡量设计质量的终极标准。二者同时满足是不现实的。二者在设计中的地位是不同的。满足时序、工作频率的要求更重要，速度优先。所以设计的目标应该是在满足时序要求的前提下，占用最小的芯片面积。</li>
</ul>
</li>
<li>基本思想<ul>
<li>速度换面积：一个设计如果时序余量较大，所能实现的时序频率远高于设计要求，此时可以通过功能块复用减少整个设计所消耗的面积</li>
<li>面积换速度：如果一个设计所要求的时序很高，普通方法无法达到。一般可通过将数据流串并转换，并赋值多个操作模块的方式提高频率。</li>
</ul>
</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  


  
  <nav class="pagination">
    <a class="extend prev" rel="prev" href="/page/5/"><i class="fa fa-angle-left" aria-label="上一页"></i></a><a class="page-number" href="/">1</a><span class="space">&hellip;</span><a class="page-number" href="/page/5/">5</a><span class="page-number current">6</span><a class="page-number" href="/page/7/">7</a><span class="space">&hellip;</span><a class="page-number" href="/page/13/">13</a><a class="extend next" rel="next" href="/page/7/"><i class="fa fa-angle-right" aria-label="下一页"></i></a>
  </nav>



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="朱辉"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">朱辉</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">129</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2021-7-16 – 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">朱辉</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
    <span title="站点总字数">286k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
    <span title="站点阅读时长">4:20</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

</body>
</html>
