
---------- Begin Simulation Statistics ----------
final_tick                               2376491793336                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 493901                       # Simulator instruction rate (inst/s)
host_mem_usage                                8841100                       # Number of bytes of host memory used
host_op_rate                                   995151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2080.96                       # Real time elapsed on the host
host_tick_rate                             1142016552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    2070870642                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.376492                       # Number of seconds simulated
sim_ticks                                2376491793336                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.972066                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.027934                       # Percentage of non-idle cycles
system.cpu0.numCycles                       199357121                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5568925.666401                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              193788195.333599                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        210300846                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   2018072921                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  287636759                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2444879                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  164149325                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       255893                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1301269560                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2664458                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      7136611992                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                7136611992                       # Number of busy cycles
system.cpu1.num_cc_register_reads           919653750                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          517593302                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    147342258                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              17225397                       # Number of float alu accesses
system.cpu1.num_fp_insts                     17225397                       # number of float instructions
system.cpu1.num_fp_register_reads            17959659                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            8737221                       # number of times the floating registers were written
system.cpu1.num_func_calls                   41900723                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1992541755                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1992541755                       # number of integer instructions
system.cpu1.num_int_register_reads         4060957499                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1618530796                       # number of times the integer registers were written
system.cpu1.num_load_insts                  287613342                       # Number of load instructions
system.cpu1.num_mem_refs                    451755952                       # number of memory refs
system.cpu1.num_store_insts                 164142610                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20345619      1.01%      1.01% # Class of executed instruction
system.cpu1.op_class::IntAlu               1537589611     76.19%     77.20% # Class of executed instruction
system.cpu1.op_class::IntMult                 2341697      0.12%     77.32% # Class of executed instruction
system.cpu1.op_class::IntDiv                   664679      0.03%     77.35% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 764728      0.04%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   24274      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1494670      0.07%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      96      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  209508      0.01%     77.47% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2878559      0.14%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                  3377      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 95      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                48      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::MemRead               284637538     14.10%     91.72% # Class of executed instruction
system.cpu1.op_class::MemWrite              155849626      7.72%     99.44% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2975804      0.15%     99.59% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8292984      0.41%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                2018072921                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  232                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       679874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1622331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122446256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244893471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            479                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             400808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       323502                       # Transaction distribution
system.membus.trans_dist::CleanEvict           356372                       # Transaction distribution
system.membus.trans_dist::ReadExReq            541649                       # Transaction distribution
system.membus.trans_dist::ReadExResp           541649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        400808                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2564788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2564788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2564788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            942457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  942457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              942457                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3873440664                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5042313825                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37667961                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37667961                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37667961                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37667961                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83893.008909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83893.008909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83893.008909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83893.008909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37368927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37368927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37368927                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37368927                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83227.008909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83227.008909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83227.008909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83227.008909                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37667961                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37667961                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83893.008909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83893.008909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37368927                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37368927                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83227.008909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83227.008909                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.677373                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.677373                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837260                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837260                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  29568794940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29568794940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  29568794940                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29568794940                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84988.315973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84988.315973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84988.315973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84988.315973                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          535                       # number of writebacks
system.cpu0.dcache.writebacks::total              535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29337082884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29337082884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29337082884                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29337082884                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84322.315973                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84322.315973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84322.315973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84322.315973                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  29557860885                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29557860885                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85019.446830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85019.446830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  29326319325                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29326319325                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84353.446830                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84353.446830                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     10934055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10934055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42711.152344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42711.152344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     10763559                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10763559                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42045.152344                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42045.152344                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1281029369                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1281029369                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1281029369                       # number of overall hits
system.cpu1.icache.overall_hits::total     1281029369                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     20240191                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      20240191                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     20240191                       # number of overall misses
system.cpu1.icache.overall_misses::total     20240191                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 203321594214                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 203321594214                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 203321594214                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 203321594214                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1301269560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1301269560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1301269560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1301269560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015554                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015554                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015554                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015554                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10045.438515                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10045.438515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10045.438515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10045.438515                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     20239679                       # number of writebacks
system.cpu1.icache.writebacks::total         20239679                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     20240191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     20240191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     20240191                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     20240191                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 189841627008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 189841627008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 189841627008                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 189841627008                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015554                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015554                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9379.438515                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9379.438515                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9379.438515                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9379.438515                       # average overall mshr miss latency
system.cpu1.icache.replacements              20239679                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1281029369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1281029369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     20240191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     20240191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 203321594214                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 203321594214                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1301269560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1301269560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10045.438515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10045.438515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     20240191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     20240191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 189841627008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 189841627008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9379.438515                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9379.438515                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.979850                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1301269560                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         20240191                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.291368                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.979850                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10430396671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10430396671                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    349927425                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       349927425                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    349927425                       # number of overall hits
system.cpu1.dcache.overall_hits::total      349927425                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    101858659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     101858659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    101858659                       # number of overall misses
system.cpu1.dcache.overall_misses::total    101858659                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1087014429135                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1087014429135                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1087014429135                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1087014429135                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    451786084                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    451786084                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    451786084                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    451786084                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225458                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225458                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225458                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225458                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10671.792068                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10671.792068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10671.792068                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10671.792068                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     89230259                       # number of writebacks
system.cpu1.dcache.writebacks::total         89230259                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    101858659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    101858659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    101858659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    101858659                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1019176562241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1019176562241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1019176562241                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1019176562241                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225458                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225458                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225458                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225458                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10005.792068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10005.792068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10005.792068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10005.792068                       # average overall mshr miss latency
system.cpu1.dcache.replacements             101858651                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    206992786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      206992786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     80643973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     80643973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 829402408026                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 829402408026                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    287636759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    287636759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.280367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.280367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10284.741403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10284.741403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     80643973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     80643973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 775693522008                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 775693522008                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.280367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.280367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9618.741403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9618.741403                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    142934639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     142934639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     21214686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     21214686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 257612021109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 257612021109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    164149325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    164149325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.129240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.129240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12143.098470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12143.098470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     21214686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     21214686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 243483040233                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 243483040233                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.129240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11477.098470                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11477.098470                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          451786084                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        101858659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.435421                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3716147331                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3716147331                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            20230846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           101273449                       # number of demand (read+write) hits
system.l2.demand_hits::total                121504758                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                463                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           20230846                       # number of overall hits
system.l2.overall_hits::.cpu1.data          101273449                       # number of overall hits
system.l2.overall_hits::total               121504758                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            585210                       # number of demand (read+write) misses
system.l2.demand_misses::total                 942457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347453                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9345                       # number of overall misses
system.l2.overall_misses::.cpu1.data           585210                       # number of overall misses
system.l2.overall_misses::total                942457                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36909387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28978004322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    780819732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49821395733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79617129174                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36909387                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28978004322                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    780819732                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49821395733                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79617129174                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        20240191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       101858659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122447215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       20240191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      101858659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122447215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.000462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.005745                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007697                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.000462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.005745                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007697                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82203.534521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83401.220660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83554.813483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85134.218029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84478.261792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82203.534521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83401.220660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83554.813483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85134.218029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84478.261792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              323502                       # number of writebacks
system.l2.writebacks::total                    323502                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       585210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            942457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       585210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           942457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33844343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26606330219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    717032822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45826714476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73183921860                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33844343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26606330219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    717032822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45826714476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73183921860                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.005745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.005745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75377.155902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76575.335999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76729.033922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78308.153442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77652.266215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75377.155902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76575.335999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76729.033922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78308.153442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77652.266215                       # average overall mshr miss latency
system.l2.replacements                         680353                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     89230794                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         89230794                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     89230794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     89230794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20239697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20239697                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20239697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20239697                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         20673151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              20673293                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         541535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              541649                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9285039                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  46096956234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46106241273                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     21214686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21214942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.025526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81447.710526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85122.764427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85121.990944                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       541535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         541649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8508041                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  42400368592                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42408876633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.025526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74631.938596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78296.635660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78295.864357                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst      20230846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20230846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36909387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    780819732                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    817729119                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     20240191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20240640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.000462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82203.534521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83554.813483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83492.864917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33844343                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    717032822                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    750877165                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75377.155902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76729.033922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76667.057893                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     80600298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          80600619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        43675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          391014                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28968719283                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3724439499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32693158782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     80643973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      80991633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83401.861821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85276.233520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83611.223082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        43675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       391014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26597822178                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3426345884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30024168062                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76575.973841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78450.964717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76785.404262                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 260024.288546                       # Cycle average of tags in use
system.l2.tags.total_refs                   244893471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    942497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    259.834749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.338299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       27.983907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    58048.639750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     4355.178814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    197563.147776                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.221438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.016614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.753644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991914                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       259607                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3919238033                       # Number of tag accesses
system.l2.tags.data_accesses               3919238033                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22236992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        598080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37453440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60317248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       598080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        626816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20704128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20704128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         585210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              942457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       323502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             323502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          9357067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           251665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         15759970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25380794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       251665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           263757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8712055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8712055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8712055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         9357067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          251665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        15759970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             34092849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    323502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    585165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.146636287946                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2817177                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             305449                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      942457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     323502                       # Number of write requests accepted
system.mem_ctrls.readBursts                    942457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   323502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            29490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            29480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            29481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            29488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            29455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            29482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            29490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            29512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            29509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            29506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            29514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            29478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            29507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            29483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            29396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            28459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            10139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            10136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            10148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            10145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            10111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            10145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            10152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            10152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            10155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            10147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            10133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            10141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            10122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            10072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             9141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19841683468                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3140116784                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36326354172                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21054.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38546.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                942457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               323502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  922304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  18104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1265855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1265855    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1265855                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.054739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.001374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1766.593728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18093     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            7      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::233472-237567            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.865831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.858466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.496082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1176      6.50%      6.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      0.43%      6.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16851     93.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18104                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60314368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20700352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60317248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20704128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2376489327138                       # Total gap between requests
system.mem_ctrls.avgGap                    1877224.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22236992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       598080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37450560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20700352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12091.773293970371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 9357066.606480818242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 251665.081140652823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 15758758.395470315591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8710466.435460263863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       585210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       323502                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16233946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13061654274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    350647503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22897818449                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 130450233777391                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36155.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37592.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37522.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39127.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 403243979.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         985380610.032766                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         1739575769.247545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1291166446.755565                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       380225568.912099                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206292741115.145844                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     56462889574.295029                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     736707464707.609619                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1003859443798.545532                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        422.412333                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2246124799432                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 106831200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23535793904                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         988563296.448763                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1745194434.881957                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1293777689.840362                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       382794580.896099                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206292741115.145844                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     56481000810.900558                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     736694961518.878296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1003879033453.566040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        422.420577                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2246074430792                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 106831200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23586162544                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2376491793336                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         101232273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     89554296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20239697                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13332616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21214942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21214942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20240640                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     80991633                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     60720061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    305575969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367340686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   2590711680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12229690752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            14842733184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          680353                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20704128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123127568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              123127089    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    479      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123127568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154456872849                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      101756801005                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       20219951141                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349309756                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
