PERF_COUNT_HW_CPU_CYCLES
PERF_COUNT_HW_INSTRUCTIONS
PERF_COUNT_HW_CACHE_REFERENCES
PERF_COUNT_HW_CACHE_MISSES
PERF_COUNT_HW_BRANCH_INSTRUCTIONS
PERF_COUNT_HW_BRANCH_MISSES
PERF_COUNT_HW_BUS_CYCLES
PERF_COUNT_SW_CPU_CLOCK
PERF_COUNT_SW_TASK_CLOCK
PERF_COUNT_SW_PAGE_FAULTS
PERF_COUNT_SW_CONTEXT_SWITCHES
PERF_COUNT_SW_CPU_MIGRATIONS
PERF_COUNT_SW_PAGE_FAULTS_MIN
PERF_COUNT_SW_PAGE_FAULTS_MAJ
PERF_COUNT_HW_CACHE_L1D
PERF_COUNT_HW_CACHE_L1I
PERF_COUNT_HW_CACHE_LL
PERF_COUNT_HW_CACHE_DTLB
PERF_COUNT_HW_CACHE_ITLB
PERF_COUNT_HW_CACHE_BPU
DISPATCHED_FPU
CYCLES_NO_FPU_OPS_RETIRED
DISPATCHED_FPU_OPS_FAST_FLAG
RETIRED_SSE_OPERATIONS
RETIRED_MOVE_OPS
RETIRED_SERIALIZING_OPS
FP_SCHEDULER_CYCLES
SEGMENT_REGISTER_LOADS
PIPELINE_RESTART_DUE_TO_SELF_MODIFYING_CODE
PIPELINE_RESTART_DUE_TO_PROBE_HIT
LS_BUFFER_2_FULL_CYCLES
LOCKED_OPS
RETIRED_CLFLUSH_INSTRUCTIONS
RETIRED_CPUID_INSTRUCTIONS
CANCELLED_STORE_TO_LOAD_FORWARD_OPERATIONS
SMIS_RECEIVED
DATA_CACHE_ACCESSES
DATA_CACHE_MISSES
DATA_CACHE_REFILLS
DATA_CACHE_REFILLS_FROM_SYSTEM
DATA_CACHE_LINES_EVICTED
L1_DTLB_MISS_AND_L2_DTLB_HIT
L1_DTLB_AND_L2_DTLB_MISS
MISALIGNED_ACCESSES
MICROARCHITECTURAL_LATE_CANCEL_OF_AN_ACCESS
MICROARCHITECTURAL_EARLY_CANCEL_OF_AN_ACCESS
SCRUBBER_SINGLE_BIT_ECC_ERRORS
PREFETCH_INSTRUCTIONS_DISPATCHED
DCACHE_MISSES_BY_LOCKED_INSTRUCTIONS
L1_DTLB_HIT
INEFFECTIVE_SW_PREFETCHES
GLOBAL_TLB_FLUSHES
MEMORY_REQUESTS
DATA_PREFETCHES
MAB_REQUESTS
MAB_WAIT_CYCLES
SYSTEM_READ_RESPONSES
QUADWORDS_WRITTEN_TO_SYSTEM
CPU_CLK_UNHALTED
REQUESTS_TO_L2
L2_CACHE_MISS
L2_FILL_WRITEBACK
INSTRUCTION_CACHE_FETCHES
INSTRUCTION_CACHE_MISSES
INSTRUCTION_CACHE_REFILLS_FROM_L2
INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM
L1_ITLB_MISS_AND_L2_ITLB_HIT
L1_ITLB_MISS_AND_L2_ITLB_MISS
PIPELINE_RESTART_DUE_TO_INSTRUCTION_STREAM_PROBE
INSTRUCTION_FETCH_STALL
RETURN_STACK_HITS
RETURN_STACK_OVERFLOWS
INSTRUCTION_CACHE_VICTIMS
INSTRUCTION_CACHE_LINES_INVALIDATED
ITLB_RELOADS
ITLB_RELOADS_ABORTED
RETIRED_INSTRUCTIONS
RETIRED_UOPS
RETIRED_BRANCH_INSTRUCTIONS
RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
RETIRED_TAKEN_BRANCH_INSTRUCTIONS
RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_FAR_CONTROL_TRANSFERS
RETIRED_BRANCH_RESYNCS
RETIRED_NEAR_RETURNS
RETIRED_NEAR_RETURNS_MISPREDICTED
RETIRED_INDIRECT_BRANCHES_MISPREDICTED
RETIRED_MMX_AND_FP_INSTRUCTIONS
RETIRED_FASTPATH_DOUBLE_OP_INSTRUCTIONS
INTERRUPTS_MASKED_CYCLES
INTERRUPTS_MASKED_CYCLES_WITH_INTERRUPT_PENDING
INTERRUPTS_TAKEN
DECODER_EMPTY
DISPATCH_STALLS
DISPATCH_STALL_FOR_BRANCH_ABORT
DISPATCH_STALL_FOR_SERIALIZATION
DISPATCH_STALL_FOR_SEGMENT_LOAD
DISPATCH_STALL_FOR_REORDER_BUFFER_FULL
DISPATCH_STALL_FOR_RESERVATION_STATION_FULL
DISPATCH_STALL_FOR_FPU_FULL
DISPATCH_STALL_FOR_LS_FULL
DISPATCH_STALL_WAITING_FOR_ALL_QUIET
DISPATCH_STALL_FOR_FAR_TRANSFER_OR_RSYNC
FPU_EXCEPTIONS
DR0_BREAKPOINT_MATCHES
DR1_BREAKPOINT_MATCHES
DR2_BREAKPOINT_MATCHES
DR3_BREAKPOINT_MATCHES
DRAM_ACCESSES_PAGE
MEMORY_CONTROLLER_PAGE_TABLE_OVERFLOWS
MEMORY_CONTROLLER_SLOT_MISSES
MEMORY_CONTROLLER_TURNAROUNDS
MEMORY_CONTROLLER_BYPASS
THERMAL_STATUS_AND_ECC_ERRORS
CPU_IO_REQUESTS_TO_MEMORY_IO
CACHE_BLOCK
SIZED_COMMANDS
PROBE
GART
MEMORY_CONTROLLER_REQUESTS
CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE
IO_TO_DRAM_REQUESTS_TO_TARGET_NODE
CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3
CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3
CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7
CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7
CPU_COMMAND_LATENCY_TO_TARGET_NODE_0_3_4_7
CPU_REQUESTS_TO_TARGET_NODE_0_3_4_7
HYPERTRANSPORT_LINK0
HYPERTRANSPORT_LINK1
HYPERTRANSPORT_LINK2
HYPERTRANSPORT_LINK3
READ_REQUEST_TO_L3_CACHE
L3_CACHE_MISSES
L3_FILLS_CAUSED_BY_L2_EVICTIONS
L3_EVICTIONS
PAGE_SIZE_MISMATCHES
RETIRED_X87_OPS
IBS_OPS_TAGGED
LFENCE_INST_RETIRED
SFENCE_INST_RETIRED
MFENCE_INST_RETIRED
