#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa94fa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa95130 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xa8c0e0 .functor NOT 1, L_0xac48f0, C4<0>, C4<0>, C4<0>;
L_0xac4650 .functor XOR 1, L_0xac44f0, L_0xac45b0, C4<0>, C4<0>;
L_0xac47e0 .functor XOR 1, L_0xac4650, L_0xac4710, C4<0>, C4<0>;
v0xac1d90_0 .net *"_ivl_10", 0 0, L_0xac4710;  1 drivers
v0xac1e90_0 .net *"_ivl_12", 0 0, L_0xac47e0;  1 drivers
v0xac1f70_0 .net *"_ivl_2", 0 0, L_0xac4070;  1 drivers
v0xac2030_0 .net *"_ivl_4", 0 0, L_0xac44f0;  1 drivers
v0xac2110_0 .net *"_ivl_6", 0 0, L_0xac45b0;  1 drivers
v0xac2240_0 .net *"_ivl_8", 0 0, L_0xac4650;  1 drivers
v0xac2320_0 .net "a", 0 0, v0xabfd40_0;  1 drivers
v0xac23c0_0 .net "b", 0 0, v0xabfde0_0;  1 drivers
v0xac2460_0 .net "c", 0 0, v0xabfe80_0;  1 drivers
v0xac2500_0 .var "clk", 0 0;
v0xac25a0_0 .net "d", 0 0, v0xabffc0_0;  1 drivers
v0xac2640_0 .net "q_dut", 0 0, L_0xac42e0;  1 drivers
v0xac26e0_0 .net "q_ref", 0 0, L_0xac2e90;  1 drivers
v0xac2780_0 .var/2u "stats1", 159 0;
v0xac2820_0 .var/2u "strobe", 0 0;
v0xac28c0_0 .net "tb_match", 0 0, L_0xac48f0;  1 drivers
v0xac2980_0 .net "tb_mismatch", 0 0, L_0xa8c0e0;  1 drivers
v0xac2b50_0 .net "wavedrom_enable", 0 0, v0xac00b0_0;  1 drivers
v0xac2bf0_0 .net "wavedrom_title", 511 0, v0xac0150_0;  1 drivers
L_0xac4070 .concat [ 1 0 0 0], L_0xac2e90;
L_0xac44f0 .concat [ 1 0 0 0], L_0xac2e90;
L_0xac45b0 .concat [ 1 0 0 0], L_0xac42e0;
L_0xac4710 .concat [ 1 0 0 0], L_0xac2e90;
L_0xac48f0 .cmp/eeq 1, L_0xac4070, L_0xac47e0;
S_0xa952c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xa95130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa81ea0 .functor NOT 1, v0xabfd40_0, C4<0>, C4<0>, C4<0>;
L_0xa95a20 .functor XOR 1, L_0xa81ea0, v0xabfde0_0, C4<0>, C4<0>;
L_0xa8c150 .functor XOR 1, L_0xa95a20, v0xabfe80_0, C4<0>, C4<0>;
L_0xac2e90 .functor XOR 1, L_0xa8c150, v0xabffc0_0, C4<0>, C4<0>;
v0xa8c350_0 .net *"_ivl_0", 0 0, L_0xa81ea0;  1 drivers
v0xa8c3f0_0 .net *"_ivl_2", 0 0, L_0xa95a20;  1 drivers
v0xa81ff0_0 .net *"_ivl_4", 0 0, L_0xa8c150;  1 drivers
v0xa82090_0 .net "a", 0 0, v0xabfd40_0;  alias, 1 drivers
v0xabf100_0 .net "b", 0 0, v0xabfde0_0;  alias, 1 drivers
v0xabf210_0 .net "c", 0 0, v0xabfe80_0;  alias, 1 drivers
v0xabf2d0_0 .net "d", 0 0, v0xabffc0_0;  alias, 1 drivers
v0xabf390_0 .net "q", 0 0, L_0xac2e90;  alias, 1 drivers
S_0xabf4f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xa95130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xabfd40_0 .var "a", 0 0;
v0xabfde0_0 .var "b", 0 0;
v0xabfe80_0 .var "c", 0 0;
v0xabff20_0 .net "clk", 0 0, v0xac2500_0;  1 drivers
v0xabffc0_0 .var "d", 0 0;
v0xac00b0_0 .var "wavedrom_enable", 0 0;
v0xac0150_0 .var "wavedrom_title", 511 0;
E_0xa8ff00/0 .event negedge, v0xabff20_0;
E_0xa8ff00/1 .event posedge, v0xabff20_0;
E_0xa8ff00 .event/or E_0xa8ff00/0, E_0xa8ff00/1;
E_0xa90150 .event posedge, v0xabff20_0;
E_0xa7a9f0 .event negedge, v0xabff20_0;
S_0xabf840 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xabf4f0;
 .timescale -12 -12;
v0xabfa40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xabfb40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xabf4f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xac02b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xa95130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xac2fc0 .functor NOT 1, v0xabfd40_0, C4<0>, C4<0>, C4<0>;
L_0xac3030 .functor NOT 1, v0xabfde0_0, C4<0>, C4<0>, C4<0>;
L_0xac30c0 .functor AND 1, L_0xac2fc0, L_0xac3030, C4<1>, C4<1>;
L_0xac3180 .functor NOT 1, v0xabfe80_0, C4<0>, C4<0>, C4<0>;
L_0xac3220 .functor AND 1, L_0xac30c0, L_0xac3180, C4<1>, C4<1>;
L_0xac3330 .functor NOT 1, v0xabffc0_0, C4<0>, C4<0>, C4<0>;
L_0xac33e0 .functor AND 1, L_0xac3220, L_0xac3330, C4<1>, C4<1>;
L_0xac34f0 .functor NOT 1, v0xabfde0_0, C4<0>, C4<0>, C4<0>;
L_0xac35b0 .functor AND 1, v0xabfd40_0, L_0xac34f0, C4<1>, C4<1>;
L_0xac3670 .functor AND 1, L_0xac35b0, v0xabfe80_0, C4<1>, C4<1>;
L_0xac3790 .functor OR 1, L_0xac33e0, L_0xac3670, C4<0>, C4<0>;
L_0xac3850 .functor NOT 1, v0xabfd40_0, C4<0>, C4<0>, C4<0>;
L_0xac3930 .functor AND 1, L_0xac3850, v0xabfde0_0, C4<1>, C4<1>;
L_0xac39f0 .functor NOT 1, v0xabfe80_0, C4<0>, C4<0>, C4<0>;
L_0xac38c0 .functor AND 1, L_0xac3930, L_0xac39f0, C4<1>, C4<1>;
L_0xac3b80 .functor AND 1, L_0xac38c0, v0xabffc0_0, C4<1>, C4<1>;
L_0xac3cd0 .functor OR 1, L_0xac3790, L_0xac3b80, C4<0>, C4<0>;
L_0xac3de0 .functor AND 1, v0xabfd40_0, v0xabfde0_0, C4<1>, C4<1>;
L_0xac4110 .functor AND 1, L_0xac3de0, v0xabfe80_0, C4<1>, C4<1>;
L_0xac42e0 .functor OR 1, L_0xac3cd0, L_0xac4110, C4<0>, C4<0>;
v0xac05a0_0 .net *"_ivl_0", 0 0, L_0xac2fc0;  1 drivers
v0xac0680_0 .net *"_ivl_10", 0 0, L_0xac3330;  1 drivers
v0xac0760_0 .net *"_ivl_12", 0 0, L_0xac33e0;  1 drivers
v0xac0850_0 .net *"_ivl_14", 0 0, L_0xac34f0;  1 drivers
v0xac0930_0 .net *"_ivl_16", 0 0, L_0xac35b0;  1 drivers
v0xac0a60_0 .net *"_ivl_18", 0 0, L_0xac3670;  1 drivers
v0xac0b40_0 .net *"_ivl_2", 0 0, L_0xac3030;  1 drivers
v0xac0c20_0 .net *"_ivl_20", 0 0, L_0xac3790;  1 drivers
v0xac0d00_0 .net *"_ivl_22", 0 0, L_0xac3850;  1 drivers
v0xac0de0_0 .net *"_ivl_24", 0 0, L_0xac3930;  1 drivers
v0xac0ec0_0 .net *"_ivl_26", 0 0, L_0xac39f0;  1 drivers
v0xac0fa0_0 .net *"_ivl_28", 0 0, L_0xac38c0;  1 drivers
v0xac1080_0 .net *"_ivl_30", 0 0, L_0xac3b80;  1 drivers
v0xac1160_0 .net *"_ivl_32", 0 0, L_0xac3cd0;  1 drivers
v0xac1240_0 .net *"_ivl_34", 0 0, L_0xac3de0;  1 drivers
v0xac1320_0 .net *"_ivl_36", 0 0, L_0xac4110;  1 drivers
v0xac1400_0 .net *"_ivl_4", 0 0, L_0xac30c0;  1 drivers
v0xac14e0_0 .net *"_ivl_6", 0 0, L_0xac3180;  1 drivers
v0xac15c0_0 .net *"_ivl_8", 0 0, L_0xac3220;  1 drivers
v0xac16a0_0 .net "a", 0 0, v0xabfd40_0;  alias, 1 drivers
v0xac1740_0 .net "b", 0 0, v0xabfde0_0;  alias, 1 drivers
v0xac1830_0 .net "c", 0 0, v0xabfe80_0;  alias, 1 drivers
v0xac1920_0 .net "d", 0 0, v0xabffc0_0;  alias, 1 drivers
v0xac1a10_0 .net "q", 0 0, L_0xac42e0;  alias, 1 drivers
S_0xac1b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xa95130;
 .timescale -12 -12;
E_0xa8fca0 .event anyedge, v0xac2820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xac2820_0;
    %nor/r;
    %assign/vec4 v0xac2820_0, 0;
    %wait E_0xa8fca0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xabf4f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xabffc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfde0_0, 0;
    %assign/vec4 v0xabfd40_0, 0;
    %wait E_0xa7a9f0;
    %wait E_0xa90150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xabffc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfde0_0, 0;
    %assign/vec4 v0xabfd40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa8ff00;
    %load/vec4 v0xabfd40_0;
    %load/vec4 v0xabfde0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xabfe80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xabffc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xabffc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfde0_0, 0;
    %assign/vec4 v0xabfd40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xabfb40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa8ff00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xabffc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xabfde0_0, 0;
    %assign/vec4 v0xabfd40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xa95130;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xac2500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xac2820_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xa95130;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xac2500_0;
    %inv;
    %store/vec4 v0xac2500_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa95130;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xabff20_0, v0xac2980_0, v0xac2320_0, v0xac23c0_0, v0xac2460_0, v0xac25a0_0, v0xac26e0_0, v0xac2640_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa95130;
T_7 ;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xac2780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xa95130;
T_8 ;
    %wait E_0xa8ff00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xac2780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xac2780_0, 4, 32;
    %load/vec4 v0xac28c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xac2780_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xac2780_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xac2780_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xac26e0_0;
    %load/vec4 v0xac26e0_0;
    %load/vec4 v0xac2640_0;
    %xor;
    %load/vec4 v0xac26e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xac2780_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xac2780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xac2780_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/circuit2/iter1/response0/top_module.sv";
