                          CONFORMAL (R)
                   Version 20.10-p100 (01-May-2020) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2019. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 1451 days old. You can download the latest version from http://downloads.cadence.com.

0
CPU time     : 1.02    seconds
Elapse time  : 91      seconds
Memory usage : 260.43  M bytes
// Command: read_library slow.lib -lib -revised
// Parsing file slow.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:1)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 1.37    seconds
Elapse time  : 96      seconds
Memory usage : 278.05  M bytes
// Command: read_design alu.v -verilog -golden
// Parsing file alu.v ...
// Golden root module is set to 'alu'
// Warning: (RTL1.1) Variable/signal is assigned by more than one concurrent statement (occurrence:2)
// Warning: (RTL1.3) Variable/signal is assigned by both blocking and non-blocking assignments (occurrence:1)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:2)
// Warning: (RTL2.2) Variable is referenced but never assigned (occurrence:1)
// Warning: (RTL2.5) Net is referenced without an assignment. Design verification will be based on set_undriven_signal setting (occurrence:8)
// Warning: (DIR6.1) Ignored compiler directive is detected (occurrence:1)
// Warning: There are 8 undriven nets in Golden
// Note: Read VERILOG design successfully
0
CPU time     : 1.50    seconds
Elapse time  : 110     seconds
Memory usage : 285.08  M bytes
// Command: read_design alu_m.v -verilog -revised
// Parsing file alu_m.v ...
// Revised root module is set to 'alu'
// Note: Read VERILOG design successfully
0
CPU time     : 1.61    seconds
Elapse time  : 120     seconds
Memory usage : 290.61  M bytes
// Command: set_mapping_method -name only
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// (F1) Created 1 wire resolution gate(s) due to multiple-driven net(s)
// (F32) Created 8 Z gate(s) for floating net(s) and floating pin(s)
// Processing Revised ...
// Modeling Revised ...
CPU time     : 1.87    seconds
Elapse time  : 137     seconds
Memory usage : 317.79  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 47
// Revised key points = 38
// Mapping key points ...
// Warning: Golden has 9 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            21     9      8         38      
--------------------------------------------------------------------------------
Revised           21     9      8         38      
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF    Z         Total   
--------------------------------------------------------------------------------
Not-mapped        1      8         9       
================================================================================
// Warning: Key point mapping is incomplete
0
// Command: map_key_points
// Mapping key points ...
// Warning: Golden has 9 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            21     9      8         38      
--------------------------------------------------------------------------------
Revised           21     9      8         38      
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF    Z         Total   
--------------------------------------------------------------------------------
Not-mapped        1      8         9       
================================================================================
// Warning: Key point mapping is incomplete
0
// Command: add_compared_points -all
// Warning: Golden has 1 unmapped key points which will not be compared
// 17 compared points added to compare list
0
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           8      0         8       
--------------------------------------------------------------------------------
Non-equivalent       1      8         9       
================================================================================
0
