#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blurx7_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blurx7_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct input_input_1_merged275_132_to_input_input_ld1_merged272_100_cache {
	// RAM Box: {[4, 1924], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_133_to_input_input_ld1_merged272_101_cache {
	// RAM Box: {[5, 1925], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_134_to_input_input_ld1_merged272_102_cache {
	// RAM Box: {[6, 1926], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_135_to_input_input_ld1_merged272_103_cache {
	// RAM Box: {[7, 1927], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_136_to_input_input_ld1_merged272_104_cache {
	// RAM Box: {[8, 1928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_137_to_input_input_ld1_merged272_105_cache {
	// RAM Box: {[9, 1929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_138_to_input_input_ld1_merged272_106_cache {
	// RAM Box: {[10, 1930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_139_to_input_input_ld1_merged272_107_cache {
	// RAM Box: {[11, 1931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_140_to_input_input_ld1_merged272_108_cache {
	// RAM Box: {[12, 1932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_141_to_input_input_ld1_merged272_109_cache {
	// RAM Box: {[13, 1933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_142_to_input_input_ld1_merged272_110_cache {
	// RAM Box: {[14, 1934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_143_to_input_input_ld1_merged272_111_cache {
	// RAM Box: {[15, 1935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_144_to_input_input_ld1_merged272_112_cache {
	// RAM Box: {[16, 1936], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_145_to_input_input_ld1_merged272_113_cache {
	// RAM Box: {[17, 1937], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_146_to_input_input_ld1_merged272_114_cache {
	// RAM Box: {[18, 1938], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_147_to_input_input_ld1_merged272_115_cache {
	// RAM Box: {[19, 1939], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_148_to_input_input_ld1_merged272_116_cache {
	// RAM Box: {[20, 1940], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_149_to_input_input_ld1_merged272_117_cache {
	// RAM Box: {[21, 1941], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_150_to_input_input_ld1_merged272_118_cache {
	// RAM Box: {[22, 1942], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_151_to_input_input_ld1_merged272_119_cache {
	// RAM Box: {[23, 1943], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_152_to_input_input_ld1_merged272_120_cache {
	// RAM Box: {[24, 1944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_153_to_input_input_ld1_merged272_121_cache {
	// RAM Box: {[25, 1945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_154_to_input_input_ld1_merged272_122_cache {
	// RAM Box: {[26, 1946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_155_to_input_input_ld1_merged272_123_cache {
	// RAM Box: {[27, 1947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_156_to_input_input_ld1_merged272_124_cache {
	// RAM Box: {[28, 1948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_157_to_input_input_ld1_merged272_125_cache {
	// RAM Box: {[29, 1949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_158_to_input_input_ld1_merged272_126_cache {
	// RAM Box: {[30, 1950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_159_to_input_input_ld1_merged272_127_cache {
	// RAM Box: {[31, 1951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_128_to_input_input_ld1_merged272_96_cache {
	// RAM Box: {[0, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_129_to_input_input_ld1_merged272_97_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_130_to_input_input_ld1_merged272_98_cache {
	// RAM Box: {[2, 1922], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged275_131_to_input_input_ld1_merged272_99_cache {
	// RAM Box: {[3, 1923], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[4 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[5 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[6 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[7 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[8 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[9 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[10 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[11 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[12 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[13 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[14 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[15 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[16 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[17 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[18 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[19 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[20 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[21 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[22 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[23 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[24 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[25 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[26 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[27 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[28 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[29 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[30 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[31 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[1 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[2 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
    // { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[3 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // # of banks: 32
  input_input_1_merged275_132_to_input_input_ld1_merged272_100_cache input_input_1_merged275_132_to_input_input_ld1_merged272_100;
  input_input_1_merged275_133_to_input_input_ld1_merged272_101_cache input_input_1_merged275_133_to_input_input_ld1_merged272_101;
  input_input_1_merged275_134_to_input_input_ld1_merged272_102_cache input_input_1_merged275_134_to_input_input_ld1_merged272_102;
  input_input_1_merged275_135_to_input_input_ld1_merged272_103_cache input_input_1_merged275_135_to_input_input_ld1_merged272_103;
  input_input_1_merged275_136_to_input_input_ld1_merged272_104_cache input_input_1_merged275_136_to_input_input_ld1_merged272_104;
  input_input_1_merged275_137_to_input_input_ld1_merged272_105_cache input_input_1_merged275_137_to_input_input_ld1_merged272_105;
  input_input_1_merged275_138_to_input_input_ld1_merged272_106_cache input_input_1_merged275_138_to_input_input_ld1_merged272_106;
  input_input_1_merged275_139_to_input_input_ld1_merged272_107_cache input_input_1_merged275_139_to_input_input_ld1_merged272_107;
  input_input_1_merged275_140_to_input_input_ld1_merged272_108_cache input_input_1_merged275_140_to_input_input_ld1_merged272_108;
  input_input_1_merged275_141_to_input_input_ld1_merged272_109_cache input_input_1_merged275_141_to_input_input_ld1_merged272_109;
  input_input_1_merged275_142_to_input_input_ld1_merged272_110_cache input_input_1_merged275_142_to_input_input_ld1_merged272_110;
  input_input_1_merged275_143_to_input_input_ld1_merged272_111_cache input_input_1_merged275_143_to_input_input_ld1_merged272_111;
  input_input_1_merged275_144_to_input_input_ld1_merged272_112_cache input_input_1_merged275_144_to_input_input_ld1_merged272_112;
  input_input_1_merged275_145_to_input_input_ld1_merged272_113_cache input_input_1_merged275_145_to_input_input_ld1_merged272_113;
  input_input_1_merged275_146_to_input_input_ld1_merged272_114_cache input_input_1_merged275_146_to_input_input_ld1_merged272_114;
  input_input_1_merged275_147_to_input_input_ld1_merged272_115_cache input_input_1_merged275_147_to_input_input_ld1_merged272_115;
  input_input_1_merged275_148_to_input_input_ld1_merged272_116_cache input_input_1_merged275_148_to_input_input_ld1_merged272_116;
  input_input_1_merged275_149_to_input_input_ld1_merged272_117_cache input_input_1_merged275_149_to_input_input_ld1_merged272_117;
  input_input_1_merged275_150_to_input_input_ld1_merged272_118_cache input_input_1_merged275_150_to_input_input_ld1_merged272_118;
  input_input_1_merged275_151_to_input_input_ld1_merged272_119_cache input_input_1_merged275_151_to_input_input_ld1_merged272_119;
  input_input_1_merged275_152_to_input_input_ld1_merged272_120_cache input_input_1_merged275_152_to_input_input_ld1_merged272_120;
  input_input_1_merged275_153_to_input_input_ld1_merged272_121_cache input_input_1_merged275_153_to_input_input_ld1_merged272_121;
  input_input_1_merged275_154_to_input_input_ld1_merged272_122_cache input_input_1_merged275_154_to_input_input_ld1_merged272_122;
  input_input_1_merged275_155_to_input_input_ld1_merged272_123_cache input_input_1_merged275_155_to_input_input_ld1_merged272_123;
  input_input_1_merged275_156_to_input_input_ld1_merged272_124_cache input_input_1_merged275_156_to_input_input_ld1_merged272_124;
  input_input_1_merged275_157_to_input_input_ld1_merged272_125_cache input_input_1_merged275_157_to_input_input_ld1_merged272_125;
  input_input_1_merged275_158_to_input_input_ld1_merged272_126_cache input_input_1_merged275_158_to_input_input_ld1_merged272_126;
  input_input_1_merged275_159_to_input_input_ld1_merged272_127_cache input_input_1_merged275_159_to_input_input_ld1_merged272_127;
  input_input_1_merged275_128_to_input_input_ld1_merged272_96_cache input_input_1_merged275_128_to_input_input_ld1_merged272_96;
  input_input_1_merged275_129_to_input_input_ld1_merged272_97_cache input_input_1_merged275_129_to_input_input_ld1_merged272_97;
  input_input_1_merged275_130_to_input_input_ld1_merged272_98_cache input_input_1_merged275_130_to_input_input_ld1_merged272_98;
  input_input_1_merged275_131_to_input_input_ld1_merged272_99_cache input_input_1_merged275_131_to_input_input_ld1_merged272_99;
};



inline void input_input_1_merged275_128_write(hw_uint<16>& input_input_1_merged275_128, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_128_to_input_input_ld1_merged272_96.push(input_input_1_merged275_128);
}

inline void input_input_1_merged275_129_write(hw_uint<16>& input_input_1_merged275_129, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_129_to_input_input_ld1_merged272_97.push(input_input_1_merged275_129);
}

inline void input_input_1_merged275_130_write(hw_uint<16>& input_input_1_merged275_130, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_130_to_input_input_ld1_merged272_98.push(input_input_1_merged275_130);
}

inline void input_input_1_merged275_131_write(hw_uint<16>& input_input_1_merged275_131, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_131_to_input_input_ld1_merged272_99.push(input_input_1_merged275_131);
}

inline void input_input_1_merged275_132_write(hw_uint<16>& input_input_1_merged275_132, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_132_to_input_input_ld1_merged272_100.push(input_input_1_merged275_132);
}

inline void input_input_1_merged275_133_write(hw_uint<16>& input_input_1_merged275_133, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_133_to_input_input_ld1_merged272_101.push(input_input_1_merged275_133);
}

inline void input_input_1_merged275_134_write(hw_uint<16>& input_input_1_merged275_134, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_134_to_input_input_ld1_merged272_102.push(input_input_1_merged275_134);
}

inline void input_input_1_merged275_135_write(hw_uint<16>& input_input_1_merged275_135, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_135_to_input_input_ld1_merged272_103.push(input_input_1_merged275_135);
}

inline void input_input_1_merged275_136_write(hw_uint<16>& input_input_1_merged275_136, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_136_to_input_input_ld1_merged272_104.push(input_input_1_merged275_136);
}

inline void input_input_1_merged275_137_write(hw_uint<16>& input_input_1_merged275_137, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_137_to_input_input_ld1_merged272_105.push(input_input_1_merged275_137);
}

inline void input_input_1_merged275_138_write(hw_uint<16>& input_input_1_merged275_138, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_138_to_input_input_ld1_merged272_106.push(input_input_1_merged275_138);
}

inline void input_input_1_merged275_139_write(hw_uint<16>& input_input_1_merged275_139, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_139_to_input_input_ld1_merged272_107.push(input_input_1_merged275_139);
}

inline void input_input_1_merged275_140_write(hw_uint<16>& input_input_1_merged275_140, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_140_to_input_input_ld1_merged272_108.push(input_input_1_merged275_140);
}

inline void input_input_1_merged275_141_write(hw_uint<16>& input_input_1_merged275_141, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_141_to_input_input_ld1_merged272_109.push(input_input_1_merged275_141);
}

inline void input_input_1_merged275_142_write(hw_uint<16>& input_input_1_merged275_142, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_142_to_input_input_ld1_merged272_110.push(input_input_1_merged275_142);
}

inline void input_input_1_merged275_143_write(hw_uint<16>& input_input_1_merged275_143, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_143_to_input_input_ld1_merged272_111.push(input_input_1_merged275_143);
}

inline void input_input_1_merged275_144_write(hw_uint<16>& input_input_1_merged275_144, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_144_to_input_input_ld1_merged272_112.push(input_input_1_merged275_144);
}

inline void input_input_1_merged275_145_write(hw_uint<16>& input_input_1_merged275_145, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_145_to_input_input_ld1_merged272_113.push(input_input_1_merged275_145);
}

inline void input_input_1_merged275_146_write(hw_uint<16>& input_input_1_merged275_146, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_146_to_input_input_ld1_merged272_114.push(input_input_1_merged275_146);
}

inline void input_input_1_merged275_147_write(hw_uint<16>& input_input_1_merged275_147, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_147_to_input_input_ld1_merged272_115.push(input_input_1_merged275_147);
}

inline void input_input_1_merged275_148_write(hw_uint<16>& input_input_1_merged275_148, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_148_to_input_input_ld1_merged272_116.push(input_input_1_merged275_148);
}

inline void input_input_1_merged275_149_write(hw_uint<16>& input_input_1_merged275_149, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_149_to_input_input_ld1_merged272_117.push(input_input_1_merged275_149);
}

inline void input_input_1_merged275_150_write(hw_uint<16>& input_input_1_merged275_150, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_150_to_input_input_ld1_merged272_118.push(input_input_1_merged275_150);
}

inline void input_input_1_merged275_151_write(hw_uint<16>& input_input_1_merged275_151, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_151_to_input_input_ld1_merged272_119.push(input_input_1_merged275_151);
}

inline void input_input_1_merged275_152_write(hw_uint<16>& input_input_1_merged275_152, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_152_to_input_input_ld1_merged272_120.push(input_input_1_merged275_152);
}

inline void input_input_1_merged275_153_write(hw_uint<16>& input_input_1_merged275_153, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_153_to_input_input_ld1_merged272_121.push(input_input_1_merged275_153);
}

inline void input_input_1_merged275_154_write(hw_uint<16>& input_input_1_merged275_154, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_154_to_input_input_ld1_merged272_122.push(input_input_1_merged275_154);
}

inline void input_input_1_merged275_155_write(hw_uint<16>& input_input_1_merged275_155, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_155_to_input_input_ld1_merged272_123.push(input_input_1_merged275_155);
}

inline void input_input_1_merged275_156_write(hw_uint<16>& input_input_1_merged275_156, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_156_to_input_input_ld1_merged272_124.push(input_input_1_merged275_156);
}

inline void input_input_1_merged275_157_write(hw_uint<16>& input_input_1_merged275_157, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_157_to_input_input_ld1_merged272_125.push(input_input_1_merged275_157);
}

inline void input_input_1_merged275_158_write(hw_uint<16>& input_input_1_merged275_158, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_158_to_input_input_ld1_merged272_126.push(input_input_1_merged275_158);
}

inline void input_input_1_merged275_159_write(hw_uint<16>& input_input_1_merged275_159, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged275_159_to_input_input_ld1_merged272_127.push(input_input_1_merged275_159);
}

inline hw_uint<16> input_input_ld1_merged272_100_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_100 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[4 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_132 = input.input_input_1_merged275_132_to_input_input_ld1_merged272_100.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_132;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_101_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_101 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[5 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_133 = input.input_input_1_merged275_133_to_input_input_ld1_merged272_101.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_133;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_102_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_102 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[6 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_134 = input.input_input_1_merged275_134_to_input_input_ld1_merged272_102.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_134;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_103_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_103 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[7 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_135 = input.input_input_1_merged275_135_to_input_input_ld1_merged272_103.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_135;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_104_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_104 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[8 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_136 = input.input_input_1_merged275_136_to_input_input_ld1_merged272_104.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_136;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_105_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_105 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[9 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_137 = input.input_input_1_merged275_137_to_input_input_ld1_merged272_105.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_137;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_106_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_106 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[10 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_138 = input.input_input_1_merged275_138_to_input_input_ld1_merged272_106.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_138;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_107_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_107 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[11 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_139 = input.input_input_1_merged275_139_to_input_input_ld1_merged272_107.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_139;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_108_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_108 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[12 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_140 = input.input_input_1_merged275_140_to_input_input_ld1_merged272_108.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_140;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_109_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_109 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[13 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_141 = input.input_input_1_merged275_141_to_input_input_ld1_merged272_109.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_141;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_110_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_110 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[14 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_142 = input.input_input_1_merged275_142_to_input_input_ld1_merged272_110.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_142;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_111_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_111 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[15 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_143 = input.input_input_1_merged275_143_to_input_input_ld1_merged272_111.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_143;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_112_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_112 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[16 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_144 = input.input_input_1_merged275_144_to_input_input_ld1_merged272_112.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_144;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_113_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_113 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[17 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_145 = input.input_input_1_merged275_145_to_input_input_ld1_merged272_113.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_145;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_114_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_114 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[18 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_146 = input.input_input_1_merged275_146_to_input_input_ld1_merged272_114.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_146;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_115_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_115 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[19 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_147 = input.input_input_1_merged275_147_to_input_input_ld1_merged272_115.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_147;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_116_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_116 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[20 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_148 = input.input_input_1_merged275_148_to_input_input_ld1_merged272_116.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_148;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_117_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_117 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[21 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_149 = input.input_input_1_merged275_149_to_input_input_ld1_merged272_117.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_149;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_118_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_118 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[22 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_150 = input.input_input_1_merged275_150_to_input_input_ld1_merged272_118.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_150;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_119_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_119 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[23 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_151 = input.input_input_1_merged275_151_to_input_input_ld1_merged272_119.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_151;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_120_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_120 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[24 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_152 = input.input_input_1_merged275_152_to_input_input_ld1_merged272_120.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_152;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_121_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_121 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[25 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_153 = input.input_input_1_merged275_153_to_input_input_ld1_merged272_121.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_153;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_122_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_122 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[26 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_154 = input.input_input_1_merged275_154_to_input_input_ld1_merged272_122.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_154;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_123_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_123 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[27 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_155 = input.input_input_1_merged275_155_to_input_input_ld1_merged272_123.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_155;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_124_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_124 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[28 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_156 = input.input_input_1_merged275_156_to_input_input_ld1_merged272_124.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_156;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_125_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_125 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[29 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_157 = input.input_input_1_merged275_157_to_input_input_ld1_merged272_125.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_157;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_126_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_126 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[30 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_158 = input.input_input_1_merged275_158_to_input_input_ld1_merged272_126.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_158;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_127_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_127 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[31 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_159 = input.input_input_1_merged275_159_to_input_input_ld1_merged272_127.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_159;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_96_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_96 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_128 = input.input_input_1_merged275_128_to_input_input_ld1_merged272_96.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_128;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_97_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_97 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[1 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_129 = input.input_input_1_merged275_129_to_input_input_ld1_merged272_97.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_129;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_98_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_98 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[2 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_130 = input.input_input_1_merged275_130_to_input_input_ld1_merged272_98.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_130;
  return 0;
}

inline hw_uint<16> input_input_ld1_merged272_99_select(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld1_merged272_99 read pattern: { input_ld1_merged272[root = 0, input_ld2, input_ld1] -> input[3 + 32input_ld1, input_ld2] : 0 <= input_ld2 <= 1079 and 0 <= input_ld1 <= 60 }
  // Read schedule : { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  // Write schedule: { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_input_1_merged275_131 = input.input_input_1_merged275_131_to_input_input_ld1_merged272_99.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged275_131;
  return 0;
}

// # of bundles = 2
// input_1_merged275_write
//	input_input_1_merged275_128
//	input_input_1_merged275_129
//	input_input_1_merged275_130
//	input_input_1_merged275_131
//	input_input_1_merged275_132
//	input_input_1_merged275_133
//	input_input_1_merged275_134
//	input_input_1_merged275_135
//	input_input_1_merged275_136
//	input_input_1_merged275_137
//	input_input_1_merged275_138
//	input_input_1_merged275_139
//	input_input_1_merged275_140
//	input_input_1_merged275_141
//	input_input_1_merged275_142
//	input_input_1_merged275_143
//	input_input_1_merged275_144
//	input_input_1_merged275_145
//	input_input_1_merged275_146
//	input_input_1_merged275_147
//	input_input_1_merged275_148
//	input_input_1_merged275_149
//	input_input_1_merged275_150
//	input_input_1_merged275_151
//	input_input_1_merged275_152
//	input_input_1_merged275_153
//	input_input_1_merged275_154
//	input_input_1_merged275_155
//	input_input_1_merged275_156
//	input_input_1_merged275_157
//	input_input_1_merged275_158
//	input_input_1_merged275_159
inline void input_input_1_merged275_write_bundle_write(hw_uint<512>& input_1_merged275_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged275_128_res = input_1_merged275_write.extract<0, 15>();
	input_input_1_merged275_128_write(input_input_1_merged275_128_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_129_res = input_1_merged275_write.extract<16, 31>();
	input_input_1_merged275_129_write(input_input_1_merged275_129_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_130_res = input_1_merged275_write.extract<32, 47>();
	input_input_1_merged275_130_write(input_input_1_merged275_130_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_131_res = input_1_merged275_write.extract<48, 63>();
	input_input_1_merged275_131_write(input_input_1_merged275_131_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_132_res = input_1_merged275_write.extract<64, 79>();
	input_input_1_merged275_132_write(input_input_1_merged275_132_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_133_res = input_1_merged275_write.extract<80, 95>();
	input_input_1_merged275_133_write(input_input_1_merged275_133_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_134_res = input_1_merged275_write.extract<96, 111>();
	input_input_1_merged275_134_write(input_input_1_merged275_134_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_135_res = input_1_merged275_write.extract<112, 127>();
	input_input_1_merged275_135_write(input_input_1_merged275_135_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_136_res = input_1_merged275_write.extract<128, 143>();
	input_input_1_merged275_136_write(input_input_1_merged275_136_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_137_res = input_1_merged275_write.extract<144, 159>();
	input_input_1_merged275_137_write(input_input_1_merged275_137_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_138_res = input_1_merged275_write.extract<160, 175>();
	input_input_1_merged275_138_write(input_input_1_merged275_138_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_139_res = input_1_merged275_write.extract<176, 191>();
	input_input_1_merged275_139_write(input_input_1_merged275_139_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_140_res = input_1_merged275_write.extract<192, 207>();
	input_input_1_merged275_140_write(input_input_1_merged275_140_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_141_res = input_1_merged275_write.extract<208, 223>();
	input_input_1_merged275_141_write(input_input_1_merged275_141_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_142_res = input_1_merged275_write.extract<224, 239>();
	input_input_1_merged275_142_write(input_input_1_merged275_142_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_143_res = input_1_merged275_write.extract<240, 255>();
	input_input_1_merged275_143_write(input_input_1_merged275_143_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_144_res = input_1_merged275_write.extract<256, 271>();
	input_input_1_merged275_144_write(input_input_1_merged275_144_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_145_res = input_1_merged275_write.extract<272, 287>();
	input_input_1_merged275_145_write(input_input_1_merged275_145_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_146_res = input_1_merged275_write.extract<288, 303>();
	input_input_1_merged275_146_write(input_input_1_merged275_146_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_147_res = input_1_merged275_write.extract<304, 319>();
	input_input_1_merged275_147_write(input_input_1_merged275_147_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_148_res = input_1_merged275_write.extract<320, 335>();
	input_input_1_merged275_148_write(input_input_1_merged275_148_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_149_res = input_1_merged275_write.extract<336, 351>();
	input_input_1_merged275_149_write(input_input_1_merged275_149_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_150_res = input_1_merged275_write.extract<352, 367>();
	input_input_1_merged275_150_write(input_input_1_merged275_150_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_151_res = input_1_merged275_write.extract<368, 383>();
	input_input_1_merged275_151_write(input_input_1_merged275_151_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_152_res = input_1_merged275_write.extract<384, 399>();
	input_input_1_merged275_152_write(input_input_1_merged275_152_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_153_res = input_1_merged275_write.extract<400, 415>();
	input_input_1_merged275_153_write(input_input_1_merged275_153_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_154_res = input_1_merged275_write.extract<416, 431>();
	input_input_1_merged275_154_write(input_input_1_merged275_154_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_155_res = input_1_merged275_write.extract<432, 447>();
	input_input_1_merged275_155_write(input_input_1_merged275_155_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_156_res = input_1_merged275_write.extract<448, 463>();
	input_input_1_merged275_156_write(input_input_1_merged275_156_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_157_res = input_1_merged275_write.extract<464, 479>();
	input_input_1_merged275_157_write(input_input_1_merged275_157_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_158_res = input_1_merged275_write.extract<480, 495>();
	input_input_1_merged275_158_write(input_input_1_merged275_158_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged275_159_res = input_1_merged275_write.extract<496, 511>();
	input_input_1_merged275_159_write(input_input_1_merged275_159_res, input, root, input_0, input_1, dynamic_address);
}

// input_ld1_merged272_read
//	input_input_ld1_merged272_96
//	input_input_ld1_merged272_97
//	input_input_ld1_merged272_98
//	input_input_ld1_merged272_99
//	input_input_ld1_merged272_100
//	input_input_ld1_merged272_101
//	input_input_ld1_merged272_102
//	input_input_ld1_merged272_103
//	input_input_ld1_merged272_104
//	input_input_ld1_merged272_105
//	input_input_ld1_merged272_106
//	input_input_ld1_merged272_107
//	input_input_ld1_merged272_108
//	input_input_ld1_merged272_109
//	input_input_ld1_merged272_110
//	input_input_ld1_merged272_111
//	input_input_ld1_merged272_112
//	input_input_ld1_merged272_113
//	input_input_ld1_merged272_114
//	input_input_ld1_merged272_115
//	input_input_ld1_merged272_116
//	input_input_ld1_merged272_117
//	input_input_ld1_merged272_118
//	input_input_ld1_merged272_119
//	input_input_ld1_merged272_120
//	input_input_ld1_merged272_121
//	input_input_ld1_merged272_122
//	input_input_ld1_merged272_123
//	input_input_ld1_merged272_124
//	input_input_ld1_merged272_125
//	input_input_ld1_merged272_126
//	input_input_ld1_merged272_127
inline hw_uint<512> input_input_ld1_merged272_read_bundle_read(input_cache& input, int root, int input_ld2, int input_ld1, int dynamic_address) {
  // # of ports in bundle: 32
    // input_input_ld1_merged272_96
    // input_input_ld1_merged272_97
    // input_input_ld1_merged272_98
    // input_input_ld1_merged272_99
    // input_input_ld1_merged272_100
    // input_input_ld1_merged272_101
    // input_input_ld1_merged272_102
    // input_input_ld1_merged272_103
    // input_input_ld1_merged272_104
    // input_input_ld1_merged272_105
    // input_input_ld1_merged272_106
    // input_input_ld1_merged272_107
    // input_input_ld1_merged272_108
    // input_input_ld1_merged272_109
    // input_input_ld1_merged272_110
    // input_input_ld1_merged272_111
    // input_input_ld1_merged272_112
    // input_input_ld1_merged272_113
    // input_input_ld1_merged272_114
    // input_input_ld1_merged272_115
    // input_input_ld1_merged272_116
    // input_input_ld1_merged272_117
    // input_input_ld1_merged272_118
    // input_input_ld1_merged272_119
    // input_input_ld1_merged272_120
    // input_input_ld1_merged272_121
    // input_input_ld1_merged272_122
    // input_input_ld1_merged272_123
    // input_input_ld1_merged272_124
    // input_input_ld1_merged272_125
    // input_input_ld1_merged272_126
    // input_input_ld1_merged272_127

	hw_uint<512> result;
	hw_uint<16> input_input_ld1_merged272_96_res = input_input_ld1_merged272_96_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<0, 512>(result, input_input_ld1_merged272_96_res);
	hw_uint<16> input_input_ld1_merged272_97_res = input_input_ld1_merged272_97_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<16, 512>(result, input_input_ld1_merged272_97_res);
	hw_uint<16> input_input_ld1_merged272_98_res = input_input_ld1_merged272_98_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<32, 512>(result, input_input_ld1_merged272_98_res);
	hw_uint<16> input_input_ld1_merged272_99_res = input_input_ld1_merged272_99_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<48, 512>(result, input_input_ld1_merged272_99_res);
	hw_uint<16> input_input_ld1_merged272_100_res = input_input_ld1_merged272_100_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<64, 512>(result, input_input_ld1_merged272_100_res);
	hw_uint<16> input_input_ld1_merged272_101_res = input_input_ld1_merged272_101_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<80, 512>(result, input_input_ld1_merged272_101_res);
	hw_uint<16> input_input_ld1_merged272_102_res = input_input_ld1_merged272_102_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<96, 512>(result, input_input_ld1_merged272_102_res);
	hw_uint<16> input_input_ld1_merged272_103_res = input_input_ld1_merged272_103_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<112, 512>(result, input_input_ld1_merged272_103_res);
	hw_uint<16> input_input_ld1_merged272_104_res = input_input_ld1_merged272_104_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<128, 512>(result, input_input_ld1_merged272_104_res);
	hw_uint<16> input_input_ld1_merged272_105_res = input_input_ld1_merged272_105_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<144, 512>(result, input_input_ld1_merged272_105_res);
	hw_uint<16> input_input_ld1_merged272_106_res = input_input_ld1_merged272_106_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<160, 512>(result, input_input_ld1_merged272_106_res);
	hw_uint<16> input_input_ld1_merged272_107_res = input_input_ld1_merged272_107_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<176, 512>(result, input_input_ld1_merged272_107_res);
	hw_uint<16> input_input_ld1_merged272_108_res = input_input_ld1_merged272_108_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<192, 512>(result, input_input_ld1_merged272_108_res);
	hw_uint<16> input_input_ld1_merged272_109_res = input_input_ld1_merged272_109_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<208, 512>(result, input_input_ld1_merged272_109_res);
	hw_uint<16> input_input_ld1_merged272_110_res = input_input_ld1_merged272_110_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<224, 512>(result, input_input_ld1_merged272_110_res);
	hw_uint<16> input_input_ld1_merged272_111_res = input_input_ld1_merged272_111_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<240, 512>(result, input_input_ld1_merged272_111_res);
	hw_uint<16> input_input_ld1_merged272_112_res = input_input_ld1_merged272_112_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<256, 512>(result, input_input_ld1_merged272_112_res);
	hw_uint<16> input_input_ld1_merged272_113_res = input_input_ld1_merged272_113_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<272, 512>(result, input_input_ld1_merged272_113_res);
	hw_uint<16> input_input_ld1_merged272_114_res = input_input_ld1_merged272_114_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<288, 512>(result, input_input_ld1_merged272_114_res);
	hw_uint<16> input_input_ld1_merged272_115_res = input_input_ld1_merged272_115_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<304, 512>(result, input_input_ld1_merged272_115_res);
	hw_uint<16> input_input_ld1_merged272_116_res = input_input_ld1_merged272_116_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<320, 512>(result, input_input_ld1_merged272_116_res);
	hw_uint<16> input_input_ld1_merged272_117_res = input_input_ld1_merged272_117_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<336, 512>(result, input_input_ld1_merged272_117_res);
	hw_uint<16> input_input_ld1_merged272_118_res = input_input_ld1_merged272_118_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<352, 512>(result, input_input_ld1_merged272_118_res);
	hw_uint<16> input_input_ld1_merged272_119_res = input_input_ld1_merged272_119_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<368, 512>(result, input_input_ld1_merged272_119_res);
	hw_uint<16> input_input_ld1_merged272_120_res = input_input_ld1_merged272_120_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<384, 512>(result, input_input_ld1_merged272_120_res);
	hw_uint<16> input_input_ld1_merged272_121_res = input_input_ld1_merged272_121_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<400, 512>(result, input_input_ld1_merged272_121_res);
	hw_uint<16> input_input_ld1_merged272_122_res = input_input_ld1_merged272_122_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<416, 512>(result, input_input_ld1_merged272_122_res);
	hw_uint<16> input_input_ld1_merged272_123_res = input_input_ld1_merged272_123_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<432, 512>(result, input_input_ld1_merged272_123_res);
	hw_uint<16> input_input_ld1_merged272_124_res = input_input_ld1_merged272_124_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<448, 512>(result, input_input_ld1_merged272_124_res);
	hw_uint<16> input_input_ld1_merged272_125_res = input_input_ld1_merged272_125_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<464, 512>(result, input_input_ld1_merged272_125_res);
	hw_uint<16> input_input_ld1_merged272_126_res = input_input_ld1_merged272_126_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<480, 512>(result, input_input_ld1_merged272_126_res);
	hw_uint<16> input_input_ld1_merged272_127_res = input_input_ld1_merged272_127_select(input, root, input_ld2, input_ld1, dynamic_address);
	set_at<496, 512>(result, input_input_ld1_merged272_127_res);
	return result;
}

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_224_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_225_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_226_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_227_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_228_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_229_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_230_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_231_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_232_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_233_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_234_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_235_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_236_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_237_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_238_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_239_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_240_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_241_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_242_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_243_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_244_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_245_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_246_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_247_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_248_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_249_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_250_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_251_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_252_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_253_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_254_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_255_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_256_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_257_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_258_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_259_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_260_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_261_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_262_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_263_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_264_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_265_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_266_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_267_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_268_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_269_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_270_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_271_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_272_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_273_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_274_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_275_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_276_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_277_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_278_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_279_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_280_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_281_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_282_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_283_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_284_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_285_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_286_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_287_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_288_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_289_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_290_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_291_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_292_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_293_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_294_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_295_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_296_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_297_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_298_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_299_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_300_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_301_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_302_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_303_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_304_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_305_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_306_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_307_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_308_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_309_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_310_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_311_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_312_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_313_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_314_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_315_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_316_cache {
	// RAM Box: {[32, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_317_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_318_cache {
	// RAM Box: {[32, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_319_cache {
	// RAM Box: {[33, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf4_cache {
  // Reader addrs...
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
    // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[33 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // # of banks: 96
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_224_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_224;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_225_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_225;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_226_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_226;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_227_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_227;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_228_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_228;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_229_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_229;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_230_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_230;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_231_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_231;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_232_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_232;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_233_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_233;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_234_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_234;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_235_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_235;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_236_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_236;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_237_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_237;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_238_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_238;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_239_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_239;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_240_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_240;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_241_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_241;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_242_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_242;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_243_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_243;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_244_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_244;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_245_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_245;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_246_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_246;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_247_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_247;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_248_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_248;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_249_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_249;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_250_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_250;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_251_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_251;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_252_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_252;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_253_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_253;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_254_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_254;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_255_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_255;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_256_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_256;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_257_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_257;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_258_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_258;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_259_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_259;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_260_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_260;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_261_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_261;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_262_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_262;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_263_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_263;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_264_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_264;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_265_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_265;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_266_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_266;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_267_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_267;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_268_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_268;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_269_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_269;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_270_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_270;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_271_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_271;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_272_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_272;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_273_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_273;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_274_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_274;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_275_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_275;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_276_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_276;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_277_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_277;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_278_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_278;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_279_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_279;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_280_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_280;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_281_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_281;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_282_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_282;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_283_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_283;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_284_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_284;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_285_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_285;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_286_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_286;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_287_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_287;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_288_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_288;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_289_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_289;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_290_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_290;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_291_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_291;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_292_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_292;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_293_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_293;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_294_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_294;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_295_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_295;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_296_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_296;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_297_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_297;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_298_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_298;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_299_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_299;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_300_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_300;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_301_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_301;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_302_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_302;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_303_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_303;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_304_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_304;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_305_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_305;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_306_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_306;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_307_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_307;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_308_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_308;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_309_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_309;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_310_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_310;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_311_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_311;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_312_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_312;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_313_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_313;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_314_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_314;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_315_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_315;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_316_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_316;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_317_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_317;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_318_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_318;
  input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_319_cache input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_319;
};



inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_0, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_224.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_0);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_316.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_0);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_318.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_0);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_1, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_225.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_1);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_227.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_1);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_319.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_1);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_10, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_250.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_10);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_252.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_10);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_254.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_10);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_11, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_253.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_11);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_255.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_11);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_257.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_11);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_12, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_256.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_12);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_258.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_12);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_260.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_12);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_13, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_259.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_13);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_261.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_13);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_263.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_13);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_14, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_262.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_14);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_264.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_14);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_266.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_14);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_15, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_265.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_15);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_267.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_15);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_269.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_15);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_16, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_268.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_16);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_270.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_16);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_272.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_16);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_17, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_271.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_17);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_273.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_17);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_275.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_17);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_18, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_274.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_18);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_276.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_18);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_278.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_18);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_19, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_277.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_19);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_279.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_19);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_281.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_19);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_2, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_226.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_2);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_228.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_2);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_230.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_2);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_20, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_280.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_20);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_282.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_20);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_284.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_20);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_21, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_283.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_21);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_285.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_21);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_287.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_21);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_22, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_286.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_22);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_288.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_22);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_290.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_22);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_23, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_289.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_23);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_291.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_23);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_293.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_23);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_24, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_292.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_24);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_294.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_24);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_296.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_24);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_25, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_295.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_25);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_297.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_25);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_299.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_25);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_26, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_298.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_26);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_300.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_26);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_302.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_26);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_27, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_301.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_27);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_303.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_27);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_305.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_27);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_28, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_304.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_28);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_306.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_28);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_308.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_28);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_29, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_307.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_29);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_309.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_29);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_311.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_29);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_3, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_229.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_3);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_231.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_3);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_233.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_3);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_30, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_310.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_30);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_312.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_30);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_314.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_30);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_31, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_313.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_31);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_315.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_31);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_317.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_31);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_4, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_232.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_4);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_234.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_4);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_236.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_4);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_5, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_235.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_5);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_237.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_5);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_239.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_5);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_6, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_238.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_6);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_240.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_6);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_242.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_6);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_7, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_241.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_7);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_243.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_7);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_245.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_7);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_8, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_244.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_8);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_246.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_8);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_248.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_8);
}

inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_write(hw_uint<16>& input_FIFO_buf4_input_to_gp_00_ld5_merged277_9, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_247.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_9);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_249.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_9);
  input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_251.push(input_FIFO_buf4_input_to_gp_00_ld5_merged277_9);
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_224_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_224 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_0 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_224.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_225_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_225 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_1 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_225.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_226_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_226 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_2 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_226.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_227_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_227 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_1 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_227.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_228_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_228 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_2 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_228.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_229_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_229 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_3 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_229.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_230_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_230 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_2 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_to_input_FIFO_buf4_blurx7_32_1_merged270_230.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_231_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_231 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_3 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_231.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_232_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_232 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_4 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_232.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_233_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_233 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_3 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_to_input_FIFO_buf4_blurx7_32_1_merged270_233.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_234_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_234 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_4 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_234.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_235_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_235 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_5 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_235.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_236_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_236 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_4 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_to_input_FIFO_buf4_blurx7_32_1_merged270_236.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_237_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_237 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_5 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_237.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_238_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_238 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_6 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_238.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_239_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_239 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_5 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_to_input_FIFO_buf4_blurx7_32_1_merged270_239.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_240_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_240 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_6 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_240.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_241_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_241 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_7 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_241.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_242_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_242 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_6 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_to_input_FIFO_buf4_blurx7_32_1_merged270_242.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_243_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_243 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_7 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_243.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_244_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_244 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_8 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_244.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_245_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_245 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_7 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_to_input_FIFO_buf4_blurx7_32_1_merged270_245.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_246_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_246 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_8 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_246.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_247_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_247 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_9 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_247.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_248_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_248 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_8 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_to_input_FIFO_buf4_blurx7_32_1_merged270_248.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_249_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_249 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_9 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_249.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_250_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_250 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_10 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_250.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_251_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_251 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_9 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_to_input_FIFO_buf4_blurx7_32_1_merged270_251.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_252_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_252 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_10 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_252.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_253_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_253 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_11 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_253.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_254_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_254 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_10 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_to_input_FIFO_buf4_blurx7_32_1_merged270_254.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_255_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_255 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_11 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_255.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_256_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_256 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_12 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_256.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_257_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_257 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_11 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_to_input_FIFO_buf4_blurx7_32_1_merged270_257.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_258_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_258 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_12 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_258.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_259_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_259 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_13 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_259.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_260_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_260 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_12 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_to_input_FIFO_buf4_blurx7_32_1_merged270_260.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_261_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_261 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_13 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_261.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_262_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_262 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_14 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_262.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_263_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_263 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_13 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_to_input_FIFO_buf4_blurx7_32_1_merged270_263.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_264_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_264 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_14 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_264.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_265_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_265 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_15 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_265.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_266_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_266 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_14 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_to_input_FIFO_buf4_blurx7_32_1_merged270_266.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_267_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_267 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_15 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_267.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_268_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_268 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_16 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_268.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_269_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_269 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_15 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_to_input_FIFO_buf4_blurx7_32_1_merged270_269.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_270_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_270 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_16 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_270.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_271_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_271 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_17 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_271.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_272_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_272 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_16 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_to_input_FIFO_buf4_blurx7_32_1_merged270_272.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_273_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_273 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_17 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_273.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_274_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_274 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_18 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_274.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_275_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_275 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_17 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_to_input_FIFO_buf4_blurx7_32_1_merged270_275.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_276_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_276 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_18 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_276.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_277_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_277 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_19 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_277.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_278_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_278 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_18 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_to_input_FIFO_buf4_blurx7_32_1_merged270_278.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_279_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_279 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_19 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_279.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_280_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_280 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_20 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_280.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_281_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_281 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_19 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_to_input_FIFO_buf4_blurx7_32_1_merged270_281.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_282_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_282 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_20 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_282.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_283_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_283 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_21 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_283.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_284_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_284 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_20 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_to_input_FIFO_buf4_blurx7_32_1_merged270_284.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_285_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_285 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_21 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_285.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_286_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_286 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_22 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_286.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_287_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_287 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_21 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_to_input_FIFO_buf4_blurx7_32_1_merged270_287.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_288_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_288 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_22 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_288.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_289_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_289 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_23 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_289.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_290_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_290 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_22 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_to_input_FIFO_buf4_blurx7_32_1_merged270_290.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_291_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_291 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_23 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_291.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_292_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_292 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_24 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_292.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_293_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_293 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_23 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_to_input_FIFO_buf4_blurx7_32_1_merged270_293.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_294_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_294 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_24 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_294.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_295_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_295 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_25 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_295.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_296_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_296 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_24 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_to_input_FIFO_buf4_blurx7_32_1_merged270_296.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_297_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_297 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_25 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_297.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_298_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_298 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_26 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_298.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_299_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_299 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_25 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_to_input_FIFO_buf4_blurx7_32_1_merged270_299.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_300_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_300 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_26 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_300.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_301_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_301 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_27 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_301.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_302_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_302 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_26 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_to_input_FIFO_buf4_blurx7_32_1_merged270_302.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_303_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_303 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_27 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_303.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_304_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_304 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_28 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_304.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_305_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_305 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_27 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_to_input_FIFO_buf4_blurx7_32_1_merged270_305.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_306_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_306 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_28 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_306.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_307_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_307 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_29 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_307.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_308_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_308 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_28 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_to_input_FIFO_buf4_blurx7_32_1_merged270_308.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_309_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_309 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_29 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_309.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_310_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_310 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_30 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_310.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_311_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_311 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_29 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_to_input_FIFO_buf4_blurx7_32_1_merged270_311.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_312_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_312 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_30 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_312.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_313_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_313 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_31 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_313.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_314_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_314 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_30 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_to_input_FIFO_buf4_blurx7_32_1_merged270_314.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_315_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_315 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_31 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_315.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_316_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_316 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_0 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_316.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_317_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_317 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_31 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_to_input_FIFO_buf4_blurx7_32_1_merged270_317.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_318_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_318 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[32 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_0 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_to_input_FIFO_buf4_blurx7_32_1_merged270_318.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_319_select(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf4_blurx7_32_1_merged270_319 read pattern: { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> input_FIFO_buf4[33 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
  // Read schedule : { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
  // Write schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
  auto value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_1 = input_FIFO_buf4.input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_to_input_FIFO_buf4_blurx7_32_1_merged270_319.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf4_input_to_gp_00_ld5_merged277_1;
  return 0;
}

// # of bundles = 2
// blurx7_32_1_merged270_read
//	input_FIFO_buf4_blurx7_32_1_merged270_224
//	input_FIFO_buf4_blurx7_32_1_merged270_225
//	input_FIFO_buf4_blurx7_32_1_merged270_226
//	input_FIFO_buf4_blurx7_32_1_merged270_227
//	input_FIFO_buf4_blurx7_32_1_merged270_228
//	input_FIFO_buf4_blurx7_32_1_merged270_229
//	input_FIFO_buf4_blurx7_32_1_merged270_230
//	input_FIFO_buf4_blurx7_32_1_merged270_231
//	input_FIFO_buf4_blurx7_32_1_merged270_232
//	input_FIFO_buf4_blurx7_32_1_merged270_233
//	input_FIFO_buf4_blurx7_32_1_merged270_234
//	input_FIFO_buf4_blurx7_32_1_merged270_235
//	input_FIFO_buf4_blurx7_32_1_merged270_236
//	input_FIFO_buf4_blurx7_32_1_merged270_237
//	input_FIFO_buf4_blurx7_32_1_merged270_238
//	input_FIFO_buf4_blurx7_32_1_merged270_239
//	input_FIFO_buf4_blurx7_32_1_merged270_240
//	input_FIFO_buf4_blurx7_32_1_merged270_241
//	input_FIFO_buf4_blurx7_32_1_merged270_242
//	input_FIFO_buf4_blurx7_32_1_merged270_243
//	input_FIFO_buf4_blurx7_32_1_merged270_244
//	input_FIFO_buf4_blurx7_32_1_merged270_245
//	input_FIFO_buf4_blurx7_32_1_merged270_246
//	input_FIFO_buf4_blurx7_32_1_merged270_247
//	input_FIFO_buf4_blurx7_32_1_merged270_248
//	input_FIFO_buf4_blurx7_32_1_merged270_249
//	input_FIFO_buf4_blurx7_32_1_merged270_250
//	input_FIFO_buf4_blurx7_32_1_merged270_251
//	input_FIFO_buf4_blurx7_32_1_merged270_252
//	input_FIFO_buf4_blurx7_32_1_merged270_253
//	input_FIFO_buf4_blurx7_32_1_merged270_254
//	input_FIFO_buf4_blurx7_32_1_merged270_255
//	input_FIFO_buf4_blurx7_32_1_merged270_256
//	input_FIFO_buf4_blurx7_32_1_merged270_257
//	input_FIFO_buf4_blurx7_32_1_merged270_258
//	input_FIFO_buf4_blurx7_32_1_merged270_259
//	input_FIFO_buf4_blurx7_32_1_merged270_260
//	input_FIFO_buf4_blurx7_32_1_merged270_261
//	input_FIFO_buf4_blurx7_32_1_merged270_262
//	input_FIFO_buf4_blurx7_32_1_merged270_263
//	input_FIFO_buf4_blurx7_32_1_merged270_264
//	input_FIFO_buf4_blurx7_32_1_merged270_265
//	input_FIFO_buf4_blurx7_32_1_merged270_266
//	input_FIFO_buf4_blurx7_32_1_merged270_267
//	input_FIFO_buf4_blurx7_32_1_merged270_268
//	input_FIFO_buf4_blurx7_32_1_merged270_269
//	input_FIFO_buf4_blurx7_32_1_merged270_270
//	input_FIFO_buf4_blurx7_32_1_merged270_271
//	input_FIFO_buf4_blurx7_32_1_merged270_272
//	input_FIFO_buf4_blurx7_32_1_merged270_273
//	input_FIFO_buf4_blurx7_32_1_merged270_274
//	input_FIFO_buf4_blurx7_32_1_merged270_275
//	input_FIFO_buf4_blurx7_32_1_merged270_276
//	input_FIFO_buf4_blurx7_32_1_merged270_277
//	input_FIFO_buf4_blurx7_32_1_merged270_278
//	input_FIFO_buf4_blurx7_32_1_merged270_279
//	input_FIFO_buf4_blurx7_32_1_merged270_280
//	input_FIFO_buf4_blurx7_32_1_merged270_281
//	input_FIFO_buf4_blurx7_32_1_merged270_282
//	input_FIFO_buf4_blurx7_32_1_merged270_283
//	input_FIFO_buf4_blurx7_32_1_merged270_284
//	input_FIFO_buf4_blurx7_32_1_merged270_285
//	input_FIFO_buf4_blurx7_32_1_merged270_286
//	input_FIFO_buf4_blurx7_32_1_merged270_287
//	input_FIFO_buf4_blurx7_32_1_merged270_288
//	input_FIFO_buf4_blurx7_32_1_merged270_289
//	input_FIFO_buf4_blurx7_32_1_merged270_290
//	input_FIFO_buf4_blurx7_32_1_merged270_291
//	input_FIFO_buf4_blurx7_32_1_merged270_292
//	input_FIFO_buf4_blurx7_32_1_merged270_293
//	input_FIFO_buf4_blurx7_32_1_merged270_294
//	input_FIFO_buf4_blurx7_32_1_merged270_295
//	input_FIFO_buf4_blurx7_32_1_merged270_296
//	input_FIFO_buf4_blurx7_32_1_merged270_297
//	input_FIFO_buf4_blurx7_32_1_merged270_298
//	input_FIFO_buf4_blurx7_32_1_merged270_299
//	input_FIFO_buf4_blurx7_32_1_merged270_300
//	input_FIFO_buf4_blurx7_32_1_merged270_301
//	input_FIFO_buf4_blurx7_32_1_merged270_302
//	input_FIFO_buf4_blurx7_32_1_merged270_303
//	input_FIFO_buf4_blurx7_32_1_merged270_304
//	input_FIFO_buf4_blurx7_32_1_merged270_305
//	input_FIFO_buf4_blurx7_32_1_merged270_306
//	input_FIFO_buf4_blurx7_32_1_merged270_307
//	input_FIFO_buf4_blurx7_32_1_merged270_308
//	input_FIFO_buf4_blurx7_32_1_merged270_309
//	input_FIFO_buf4_blurx7_32_1_merged270_310
//	input_FIFO_buf4_blurx7_32_1_merged270_311
//	input_FIFO_buf4_blurx7_32_1_merged270_312
//	input_FIFO_buf4_blurx7_32_1_merged270_313
//	input_FIFO_buf4_blurx7_32_1_merged270_314
//	input_FIFO_buf4_blurx7_32_1_merged270_315
//	input_FIFO_buf4_blurx7_32_1_merged270_316
//	input_FIFO_buf4_blurx7_32_1_merged270_317
//	input_FIFO_buf4_blurx7_32_1_merged270_318
//	input_FIFO_buf4_blurx7_32_1_merged270_319
inline hw_uint<1536> input_FIFO_buf4_blurx7_32_1_merged270_read_bundle_read(input_FIFO_buf4_cache& input_FIFO_buf4, int root, int blurx7_32_0, int blurx7_32_1, int dynamic_address) {
  // # of ports in bundle: 96
    // input_FIFO_buf4_blurx7_32_1_merged270_224
    // input_FIFO_buf4_blurx7_32_1_merged270_225
    // input_FIFO_buf4_blurx7_32_1_merged270_226
    // input_FIFO_buf4_blurx7_32_1_merged270_227
    // input_FIFO_buf4_blurx7_32_1_merged270_228
    // input_FIFO_buf4_blurx7_32_1_merged270_229
    // input_FIFO_buf4_blurx7_32_1_merged270_230
    // input_FIFO_buf4_blurx7_32_1_merged270_231
    // input_FIFO_buf4_blurx7_32_1_merged270_232
    // input_FIFO_buf4_blurx7_32_1_merged270_233
    // input_FIFO_buf4_blurx7_32_1_merged270_234
    // input_FIFO_buf4_blurx7_32_1_merged270_235
    // input_FIFO_buf4_blurx7_32_1_merged270_236
    // input_FIFO_buf4_blurx7_32_1_merged270_237
    // input_FIFO_buf4_blurx7_32_1_merged270_238
    // input_FIFO_buf4_blurx7_32_1_merged270_239
    // input_FIFO_buf4_blurx7_32_1_merged270_240
    // input_FIFO_buf4_blurx7_32_1_merged270_241
    // input_FIFO_buf4_blurx7_32_1_merged270_242
    // input_FIFO_buf4_blurx7_32_1_merged270_243
    // input_FIFO_buf4_blurx7_32_1_merged270_244
    // input_FIFO_buf4_blurx7_32_1_merged270_245
    // input_FIFO_buf4_blurx7_32_1_merged270_246
    // input_FIFO_buf4_blurx7_32_1_merged270_247
    // input_FIFO_buf4_blurx7_32_1_merged270_248
    // input_FIFO_buf4_blurx7_32_1_merged270_249
    // input_FIFO_buf4_blurx7_32_1_merged270_250
    // input_FIFO_buf4_blurx7_32_1_merged270_251
    // input_FIFO_buf4_blurx7_32_1_merged270_252
    // input_FIFO_buf4_blurx7_32_1_merged270_253
    // input_FIFO_buf4_blurx7_32_1_merged270_254
    // input_FIFO_buf4_blurx7_32_1_merged270_255
    // input_FIFO_buf4_blurx7_32_1_merged270_256
    // input_FIFO_buf4_blurx7_32_1_merged270_257
    // input_FIFO_buf4_blurx7_32_1_merged270_258
    // input_FIFO_buf4_blurx7_32_1_merged270_259
    // input_FIFO_buf4_blurx7_32_1_merged270_260
    // input_FIFO_buf4_blurx7_32_1_merged270_261
    // input_FIFO_buf4_blurx7_32_1_merged270_262
    // input_FIFO_buf4_blurx7_32_1_merged270_263
    // input_FIFO_buf4_blurx7_32_1_merged270_264
    // input_FIFO_buf4_blurx7_32_1_merged270_265
    // input_FIFO_buf4_blurx7_32_1_merged270_266
    // input_FIFO_buf4_blurx7_32_1_merged270_267
    // input_FIFO_buf4_blurx7_32_1_merged270_268
    // input_FIFO_buf4_blurx7_32_1_merged270_269
    // input_FIFO_buf4_blurx7_32_1_merged270_270
    // input_FIFO_buf4_blurx7_32_1_merged270_271
    // input_FIFO_buf4_blurx7_32_1_merged270_272
    // input_FIFO_buf4_blurx7_32_1_merged270_273
    // input_FIFO_buf4_blurx7_32_1_merged270_274
    // input_FIFO_buf4_blurx7_32_1_merged270_275
    // input_FIFO_buf4_blurx7_32_1_merged270_276
    // input_FIFO_buf4_blurx7_32_1_merged270_277
    // input_FIFO_buf4_blurx7_32_1_merged270_278
    // input_FIFO_buf4_blurx7_32_1_merged270_279
    // input_FIFO_buf4_blurx7_32_1_merged270_280
    // input_FIFO_buf4_blurx7_32_1_merged270_281
    // input_FIFO_buf4_blurx7_32_1_merged270_282
    // input_FIFO_buf4_blurx7_32_1_merged270_283
    // input_FIFO_buf4_blurx7_32_1_merged270_284
    // input_FIFO_buf4_blurx7_32_1_merged270_285
    // input_FIFO_buf4_blurx7_32_1_merged270_286
    // input_FIFO_buf4_blurx7_32_1_merged270_287
    // input_FIFO_buf4_blurx7_32_1_merged270_288
    // input_FIFO_buf4_blurx7_32_1_merged270_289
    // input_FIFO_buf4_blurx7_32_1_merged270_290
    // input_FIFO_buf4_blurx7_32_1_merged270_291
    // input_FIFO_buf4_blurx7_32_1_merged270_292
    // input_FIFO_buf4_blurx7_32_1_merged270_293
    // input_FIFO_buf4_blurx7_32_1_merged270_294
    // input_FIFO_buf4_blurx7_32_1_merged270_295
    // input_FIFO_buf4_blurx7_32_1_merged270_296
    // input_FIFO_buf4_blurx7_32_1_merged270_297
    // input_FIFO_buf4_blurx7_32_1_merged270_298
    // input_FIFO_buf4_blurx7_32_1_merged270_299
    // input_FIFO_buf4_blurx7_32_1_merged270_300
    // input_FIFO_buf4_blurx7_32_1_merged270_301
    // input_FIFO_buf4_blurx7_32_1_merged270_302
    // input_FIFO_buf4_blurx7_32_1_merged270_303
    // input_FIFO_buf4_blurx7_32_1_merged270_304
    // input_FIFO_buf4_blurx7_32_1_merged270_305
    // input_FIFO_buf4_blurx7_32_1_merged270_306
    // input_FIFO_buf4_blurx7_32_1_merged270_307
    // input_FIFO_buf4_blurx7_32_1_merged270_308
    // input_FIFO_buf4_blurx7_32_1_merged270_309
    // input_FIFO_buf4_blurx7_32_1_merged270_310
    // input_FIFO_buf4_blurx7_32_1_merged270_311
    // input_FIFO_buf4_blurx7_32_1_merged270_312
    // input_FIFO_buf4_blurx7_32_1_merged270_313
    // input_FIFO_buf4_blurx7_32_1_merged270_314
    // input_FIFO_buf4_blurx7_32_1_merged270_315
    // input_FIFO_buf4_blurx7_32_1_merged270_316
    // input_FIFO_buf4_blurx7_32_1_merged270_317
    // input_FIFO_buf4_blurx7_32_1_merged270_318
    // input_FIFO_buf4_blurx7_32_1_merged270_319

	hw_uint<1536> result;
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_224_res = input_FIFO_buf4_blurx7_32_1_merged270_224_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<0, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_224_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_225_res = input_FIFO_buf4_blurx7_32_1_merged270_225_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<16, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_225_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_226_res = input_FIFO_buf4_blurx7_32_1_merged270_226_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<32, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_226_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_227_res = input_FIFO_buf4_blurx7_32_1_merged270_227_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<48, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_227_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_228_res = input_FIFO_buf4_blurx7_32_1_merged270_228_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<64, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_228_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_229_res = input_FIFO_buf4_blurx7_32_1_merged270_229_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<80, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_229_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_230_res = input_FIFO_buf4_blurx7_32_1_merged270_230_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<96, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_230_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_231_res = input_FIFO_buf4_blurx7_32_1_merged270_231_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<112, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_231_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_232_res = input_FIFO_buf4_blurx7_32_1_merged270_232_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<128, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_232_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_233_res = input_FIFO_buf4_blurx7_32_1_merged270_233_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<144, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_233_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_234_res = input_FIFO_buf4_blurx7_32_1_merged270_234_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<160, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_234_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_235_res = input_FIFO_buf4_blurx7_32_1_merged270_235_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<176, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_235_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_236_res = input_FIFO_buf4_blurx7_32_1_merged270_236_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<192, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_236_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_237_res = input_FIFO_buf4_blurx7_32_1_merged270_237_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<208, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_237_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_238_res = input_FIFO_buf4_blurx7_32_1_merged270_238_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<224, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_238_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_239_res = input_FIFO_buf4_blurx7_32_1_merged270_239_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<240, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_239_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_240_res = input_FIFO_buf4_blurx7_32_1_merged270_240_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<256, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_240_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_241_res = input_FIFO_buf4_blurx7_32_1_merged270_241_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<272, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_241_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_242_res = input_FIFO_buf4_blurx7_32_1_merged270_242_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<288, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_242_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_243_res = input_FIFO_buf4_blurx7_32_1_merged270_243_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<304, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_243_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_244_res = input_FIFO_buf4_blurx7_32_1_merged270_244_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<320, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_244_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_245_res = input_FIFO_buf4_blurx7_32_1_merged270_245_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<336, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_245_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_246_res = input_FIFO_buf4_blurx7_32_1_merged270_246_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<352, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_246_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_247_res = input_FIFO_buf4_blurx7_32_1_merged270_247_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<368, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_247_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_248_res = input_FIFO_buf4_blurx7_32_1_merged270_248_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<384, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_248_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_249_res = input_FIFO_buf4_blurx7_32_1_merged270_249_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<400, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_249_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_250_res = input_FIFO_buf4_blurx7_32_1_merged270_250_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<416, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_250_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_251_res = input_FIFO_buf4_blurx7_32_1_merged270_251_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<432, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_251_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_252_res = input_FIFO_buf4_blurx7_32_1_merged270_252_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<448, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_252_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_253_res = input_FIFO_buf4_blurx7_32_1_merged270_253_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<464, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_253_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_254_res = input_FIFO_buf4_blurx7_32_1_merged270_254_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<480, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_254_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_255_res = input_FIFO_buf4_blurx7_32_1_merged270_255_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<496, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_255_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_256_res = input_FIFO_buf4_blurx7_32_1_merged270_256_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<512, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_256_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_257_res = input_FIFO_buf4_blurx7_32_1_merged270_257_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<528, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_257_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_258_res = input_FIFO_buf4_blurx7_32_1_merged270_258_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<544, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_258_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_259_res = input_FIFO_buf4_blurx7_32_1_merged270_259_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<560, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_259_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_260_res = input_FIFO_buf4_blurx7_32_1_merged270_260_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<576, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_260_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_261_res = input_FIFO_buf4_blurx7_32_1_merged270_261_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<592, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_261_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_262_res = input_FIFO_buf4_blurx7_32_1_merged270_262_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<608, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_262_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_263_res = input_FIFO_buf4_blurx7_32_1_merged270_263_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<624, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_263_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_264_res = input_FIFO_buf4_blurx7_32_1_merged270_264_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<640, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_264_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_265_res = input_FIFO_buf4_blurx7_32_1_merged270_265_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<656, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_265_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_266_res = input_FIFO_buf4_blurx7_32_1_merged270_266_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<672, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_266_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_267_res = input_FIFO_buf4_blurx7_32_1_merged270_267_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<688, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_267_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_268_res = input_FIFO_buf4_blurx7_32_1_merged270_268_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<704, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_268_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_269_res = input_FIFO_buf4_blurx7_32_1_merged270_269_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<720, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_269_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_270_res = input_FIFO_buf4_blurx7_32_1_merged270_270_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<736, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_270_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_271_res = input_FIFO_buf4_blurx7_32_1_merged270_271_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<752, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_271_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_272_res = input_FIFO_buf4_blurx7_32_1_merged270_272_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<768, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_272_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_273_res = input_FIFO_buf4_blurx7_32_1_merged270_273_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<784, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_273_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_274_res = input_FIFO_buf4_blurx7_32_1_merged270_274_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<800, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_274_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_275_res = input_FIFO_buf4_blurx7_32_1_merged270_275_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<816, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_275_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_276_res = input_FIFO_buf4_blurx7_32_1_merged270_276_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<832, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_276_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_277_res = input_FIFO_buf4_blurx7_32_1_merged270_277_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<848, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_277_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_278_res = input_FIFO_buf4_blurx7_32_1_merged270_278_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<864, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_278_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_279_res = input_FIFO_buf4_blurx7_32_1_merged270_279_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<880, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_279_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_280_res = input_FIFO_buf4_blurx7_32_1_merged270_280_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<896, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_280_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_281_res = input_FIFO_buf4_blurx7_32_1_merged270_281_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<912, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_281_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_282_res = input_FIFO_buf4_blurx7_32_1_merged270_282_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<928, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_282_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_283_res = input_FIFO_buf4_blurx7_32_1_merged270_283_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<944, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_283_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_284_res = input_FIFO_buf4_blurx7_32_1_merged270_284_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<960, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_284_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_285_res = input_FIFO_buf4_blurx7_32_1_merged270_285_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<976, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_285_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_286_res = input_FIFO_buf4_blurx7_32_1_merged270_286_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<992, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_286_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_287_res = input_FIFO_buf4_blurx7_32_1_merged270_287_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1008, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_287_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_288_res = input_FIFO_buf4_blurx7_32_1_merged270_288_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1024, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_288_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_289_res = input_FIFO_buf4_blurx7_32_1_merged270_289_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1040, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_289_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_290_res = input_FIFO_buf4_blurx7_32_1_merged270_290_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1056, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_290_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_291_res = input_FIFO_buf4_blurx7_32_1_merged270_291_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1072, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_291_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_292_res = input_FIFO_buf4_blurx7_32_1_merged270_292_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1088, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_292_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_293_res = input_FIFO_buf4_blurx7_32_1_merged270_293_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1104, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_293_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_294_res = input_FIFO_buf4_blurx7_32_1_merged270_294_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1120, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_294_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_295_res = input_FIFO_buf4_blurx7_32_1_merged270_295_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1136, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_295_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_296_res = input_FIFO_buf4_blurx7_32_1_merged270_296_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1152, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_296_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_297_res = input_FIFO_buf4_blurx7_32_1_merged270_297_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1168, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_297_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_298_res = input_FIFO_buf4_blurx7_32_1_merged270_298_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1184, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_298_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_299_res = input_FIFO_buf4_blurx7_32_1_merged270_299_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1200, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_299_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_300_res = input_FIFO_buf4_blurx7_32_1_merged270_300_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1216, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_300_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_301_res = input_FIFO_buf4_blurx7_32_1_merged270_301_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1232, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_301_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_302_res = input_FIFO_buf4_blurx7_32_1_merged270_302_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1248, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_302_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_303_res = input_FIFO_buf4_blurx7_32_1_merged270_303_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1264, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_303_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_304_res = input_FIFO_buf4_blurx7_32_1_merged270_304_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1280, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_304_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_305_res = input_FIFO_buf4_blurx7_32_1_merged270_305_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1296, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_305_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_306_res = input_FIFO_buf4_blurx7_32_1_merged270_306_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1312, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_306_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_307_res = input_FIFO_buf4_blurx7_32_1_merged270_307_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1328, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_307_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_308_res = input_FIFO_buf4_blurx7_32_1_merged270_308_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1344, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_308_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_309_res = input_FIFO_buf4_blurx7_32_1_merged270_309_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1360, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_309_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_310_res = input_FIFO_buf4_blurx7_32_1_merged270_310_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1376, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_310_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_311_res = input_FIFO_buf4_blurx7_32_1_merged270_311_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1392, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_311_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_312_res = input_FIFO_buf4_blurx7_32_1_merged270_312_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1408, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_312_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_313_res = input_FIFO_buf4_blurx7_32_1_merged270_313_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1424, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_313_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_314_res = input_FIFO_buf4_blurx7_32_1_merged270_314_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1440, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_314_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_315_res = input_FIFO_buf4_blurx7_32_1_merged270_315_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1456, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_315_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_316_res = input_FIFO_buf4_blurx7_32_1_merged270_316_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1472, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_316_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_317_res = input_FIFO_buf4_blurx7_32_1_merged270_317_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1488, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_317_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_318_res = input_FIFO_buf4_blurx7_32_1_merged270_318_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1504, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_318_res);
	hw_uint<16> input_FIFO_buf4_blurx7_32_1_merged270_319_res = input_FIFO_buf4_blurx7_32_1_merged270_319_select(input_FIFO_buf4, root, blurx7_32_0, blurx7_32_1, dynamic_address);
	set_at<1520, 1536>(result, input_FIFO_buf4_blurx7_32_1_merged270_319_res);
	return result;
}

// input_to_gp_00_ld5_merged277_write
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_0
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_1
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_2
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_3
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_4
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_5
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_6
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_7
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_8
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_9
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_10
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_11
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_12
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_13
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_14
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_15
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_16
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_17
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_18
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_19
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_20
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_21
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_22
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_23
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_24
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_25
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_26
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_27
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_28
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_29
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_30
//	input_FIFO_buf4_input_to_gp_00_ld5_merged277_31
inline void input_FIFO_buf4_input_to_gp_00_ld5_merged277_write_bundle_write(hw_uint<512>& input_to_gp_00_ld5_merged277_write, input_FIFO_buf4_cache& input_FIFO_buf4, int root, int input_to_gp_00_ld6, int input_to_gp_00_ld5, int dynamic_address) {
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_res = input_to_gp_00_ld5_merged277_write.extract<0, 15>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_0_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_res = input_to_gp_00_ld5_merged277_write.extract<16, 31>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_1_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_res = input_to_gp_00_ld5_merged277_write.extract<32, 47>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_2_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_res = input_to_gp_00_ld5_merged277_write.extract<48, 63>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_3_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_res = input_to_gp_00_ld5_merged277_write.extract<64, 79>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_4_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_res = input_to_gp_00_ld5_merged277_write.extract<80, 95>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_5_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_res = input_to_gp_00_ld5_merged277_write.extract<96, 111>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_6_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_res = input_to_gp_00_ld5_merged277_write.extract<112, 127>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_7_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_res = input_to_gp_00_ld5_merged277_write.extract<128, 143>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_8_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_res = input_to_gp_00_ld5_merged277_write.extract<144, 159>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_9_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_res = input_to_gp_00_ld5_merged277_write.extract<160, 175>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_10_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_res = input_to_gp_00_ld5_merged277_write.extract<176, 191>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_11_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_res = input_to_gp_00_ld5_merged277_write.extract<192, 207>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_12_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_res = input_to_gp_00_ld5_merged277_write.extract<208, 223>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_13_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_res = input_to_gp_00_ld5_merged277_write.extract<224, 239>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_14_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_res = input_to_gp_00_ld5_merged277_write.extract<240, 255>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_15_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_res = input_to_gp_00_ld5_merged277_write.extract<256, 271>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_16_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_res = input_to_gp_00_ld5_merged277_write.extract<272, 287>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_17_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_res = input_to_gp_00_ld5_merged277_write.extract<288, 303>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_18_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_res = input_to_gp_00_ld5_merged277_write.extract<304, 319>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_19_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_res = input_to_gp_00_ld5_merged277_write.extract<320, 335>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_20_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_res = input_to_gp_00_ld5_merged277_write.extract<336, 351>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_21_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_res = input_to_gp_00_ld5_merged277_write.extract<352, 367>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_22_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_res = input_to_gp_00_ld5_merged277_write.extract<368, 383>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_23_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_res = input_to_gp_00_ld5_merged277_write.extract<384, 399>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_24_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_res = input_to_gp_00_ld5_merged277_write.extract<400, 415>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_25_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_res = input_to_gp_00_ld5_merged277_write.extract<416, 431>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_26_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_res = input_to_gp_00_ld5_merged277_write.extract<432, 447>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_27_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_res = input_to_gp_00_ld5_merged277_write.extract<448, 463>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_28_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_res = input_to_gp_00_ld5_merged277_write.extract<464, 479>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_29_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_res = input_to_gp_00_ld5_merged277_write.extract<480, 495>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_30_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
	hw_uint<16> input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_res = input_to_gp_00_ld5_merged277_write.extract<496, 511>();
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_write(input_FIFO_buf4_input_to_gp_00_ld5_merged277_31_res, input_FIFO_buf4, root, input_to_gp_00_ld6, input_to_gp_00_ld5, dynamic_address);
}

// Total re-use buffer capacity: 1488 bits
// Operation logic
inline void blurx7_32_1_merged270(input_FIFO_buf4_cache& input_FIFO_buf4, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blurx7_32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_FIFO_buf4
	auto input_FIFO_buf4_1_m__lp_32_m_blurx7_32_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_32_0__p__0_p_0_value = input_FIFO_buf4_blurx7_32_1_merged270_read_bundle_read(input_FIFO_buf4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx7_32_1_cu268(input_FIFO_buf4_1_m__lp_32_m_blurx7_32_1__p__0_rp___p__0_p_0_c_____1_m_blurx7_32_0__p__0_p_0_value);
	// Produce: blurx7_32
	blurx7_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_to_gp_00_ld5_merged277(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_to_gp_00, input_FIFO_buf4_cache& input_FIFO_buf4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_to_gp_00
	auto input_to_gp_00__lp_32_m_input_to_gp_00_ld5__p__0_rp__c____input_to_gp_00_ld6_value = input_to_gp_00.read();
	auto compute_result = input_to_gp_00_ld5_cu276(input_to_gp_00__lp_32_m_input_to_gp_00_ld5__p__0_rp__c____input_to_gp_00_ld6_value);
	// Produce: input_FIFO_buf4
	input_FIFO_buf4_input_to_gp_00_ld5_merged277_write_bundle_write(/* arg names */compute_result, input_FIFO_buf4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx7_32_0_input_to_gp_00_ld6_(HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_to_gp_00, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx7_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx7_32_0_input_to_gp_00_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_FIFO_buf4_cache input_FIFO_buf4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60; blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
//   { input_to_gp_00_ld5_merged277[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for input_to_gp_00_ld5_merged277(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { blurx7_32_1_merged270[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 59 }
// Condition for blurx7_32_1_merged270(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1079 and i2 <= 60 and 2 <= i3 <= 3 and i3 <= 2 + i2 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1079; i1++) {
	    for (int i2 = 0; i2 <= 60; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_to_gp_00_ld5_merged277(input_to_gp_00 /* buf name */, input_FIFO_buf4, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx7_32_1_merged270(input_FIFO_buf4 /* buf name */, blurx7_32, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_ld1_merged272(input_cache& input, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_to_gp_00, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input
	auto input__lp_32_m_input_ld1__p__0_rp__c____input_ld2_value = input_input_ld1_merged272_read_bundle_read(input/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = input_ld1_cu271(input__lp_32_m_input_ld1__p__0_rp__c____input_ld2_value);
	// Produce: input_to_gp_00
	input_to_gp_00.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_1_merged275(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_arg, input_cache& input, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_32_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu273(input_arg_1_m__lp_32_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged275_write_bundle_write(/* arg names */compute_result, input, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_input_0_input_ld2_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_to_gp_00) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_input_0_input_ld2__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60; input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
//   { input_ld1_merged272[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for input_ld1_merged272(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))
//   { input_1_merged275[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1079 and 0 <= d2 <= 60 }
// Condition for input_1_merged275(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1079 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((60 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1079 and 0 <= i2 <= 60 and 0 <= i3 <= 1 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1079; i1++) {
	    for (int i2 = 0; i2 <= 60; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged275(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_ld1_merged272(input /* buf name */, input_to_gp_00, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void blurx7_32_opt_d32(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx7_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blurx7_32_opt_d32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  // channel width: 32
  // port width   : 16
  // dag size     : 32
// Bits to slack match input_to_gp_00 = 16384
// Bits to slack match input_to_gp_00 = 16384
// Bits in internal re-use buffers               : 1488 bits
// Bits in channels needed to guarantee causality: 0
// Bits in channels needed to match slack        : 16384
  HWStream< hw_uint<512> > input_to_gp_00;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=input_to_gp_00.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_input_0_input_ld2_(input_arg, input_to_gp_00);
  Extracted_blurx7_32_0_input_to_gp_00_ld6_(input_to_gp_00, blurx7_32);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blurx7_32_opt_d32_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx7_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blurx7_32_opt_d32(input_arg, blurx7_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[31 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[30 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[29 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[28 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[27 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[26 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[25 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[24 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[23 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[22 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[21 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[20 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[19 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[18 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[17 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[16 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[15 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[14 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[13 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[12 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[11 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[10 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[9 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[8 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[7 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[6 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[5 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[4 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[3 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[2 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[1 + 32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59; blurx7_32_1_merged270[root = 0, blurx7_32_0, blurx7_32_1] -> blurx7_32[32blurx7_32_1, blurx7_32_0] : 0 <= blurx7_32_0 <= 1079 and 0 <= blurx7_32_1 <= 59 }
const int blurx7_32_1_merged270_write_pipe0_num_transfers = 64800;
  // { input_1_merged275[root = 0, input_0, input_1] -> input_arg[31 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[30 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[29 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[28 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[27 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[26 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[25 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[24 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[23 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[22 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[21 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[20 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[19 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[18 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[17 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[16 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[15 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[14 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[13 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[12 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[11 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[10 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[9 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[8 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[7 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[6 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[5 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[4 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[3 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[2 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[1 + 32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60; input_1_merged275[root = 0, input_0, input_1] -> input_arg[32input_1, input_0] : 0 <= input_0 <= 1079 and 0 <= input_1 <= 60 }
const int input_1_merged275_read_pipe0_num_transfers = 65880;


extern "C" {

void blurx7_32_opt_d32_accel(hw_uint<512>* input_1_merged275_read_pipe0, hw_uint<512>* blurx7_32_1_merged270_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged275_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blurx7_32_1_merged270_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged275_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blurx7_32_1_merged270_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > input_1_merged275_read_pipe0_channel;
  static HWStream<hw_uint<512> > blurx7_32_1_merged270_write_pipe0_channel;

  burst_read<512>(input_1_merged275_read_pipe0, input_1_merged275_read_pipe0_channel, input_1_merged275_read_pipe0_num_transfers*size);

  blurx7_32_opt_d32_wrapper(input_1_merged275_read_pipe0_channel, blurx7_32_1_merged270_write_pipe0_channel, size);

  burst_write<512>(blurx7_32_1_merged270_write_pipe0, blurx7_32_1_merged270_write_pipe0_channel, blurx7_32_1_merged270_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blurx7_32_opt_d32_rdai(HWStream<hw_uint<512> >& input_1_merged275_read_pipe0, HWStream<hw_uint<512> >&  blurx7_32_1_merged270_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged275_read_pipe0
#pragma HLS INTERFACE axis register port = blurx7_32_1_merged270_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blurx7_32_opt_d32(input_1_merged275_read_pipe0, blurx7_32_1_merged270_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

