 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : system_TOP
Version: K-2015.06
Date   : Wed Aug 28 22:23:10 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: alu/alu_out_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[8]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[8]/Q (DFFRQX2M)          0.46       0.46 f
  alu/U123/Y (OAI2B11X2M)                  0.20       0.66 f
  alu/alu_out_reg[8]/D (DFFRQX2M)          0.00       0.66 f
  data arrival time                                   0.66

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[8]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: alu/alu_out_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[14]/CK (DFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[14]/Q (DFFRQX2M)         0.47       0.47 f
  alu/U108/Y (AOI22X1M)                    0.15       0.62 r
  alu/U107/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[14]/D (DFFRQX2M)         0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[14]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu/alu_out_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[12]/CK (DFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[12]/Q (DFFRQX2M)         0.47       0.47 f
  alu/U118/Y (AOI22X1M)                    0.15       0.62 r
  alu/U117/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[12]/D (DFFRQX2M)         0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[12]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu/alu_out_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[10]/CK (DFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[10]/Q (DFFRQX2M)         0.47       0.47 f
  alu/U120/Y (AOI22X1M)                    0.15       0.62 r
  alu/U119/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[10]/D (DFFRQX2M)         0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[10]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu/alu_out_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[13]/CK (DFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[13]/Q (DFFRQX2M)         0.47       0.47 f
  alu/U116/Y (AOI22X1M)                    0.15       0.62 r
  alu/U115/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[13]/D (DFFRQX2M)         0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[13]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu/alu_out_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[11]/CK (DFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[11]/Q (DFFRQX2M)         0.47       0.47 f
  alu/U114/Y (AOI22X1M)                    0.15       0.62 r
  alu/U113/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[11]/D (DFFRQX2M)         0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[11]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu/alu_out_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[9]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[9]/Q (DFFRQX2M)          0.47       0.47 f
  alu/U122/Y (AOI22X1M)                    0.15       0.62 r
  alu/U121/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[9]/D (DFFRQX2M)          0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[9]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: alu/alu_out_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[15]/CK (DFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[15]/Q (DFFRQX2M)         0.47       0.47 f
  alu/U110/Y (AOI22X1M)                    0.15       0.62 r
  alu/U109/Y (NAND2X2M)                    0.06       0.68 f
  alu/alu_out_reg[15]/D (DFFRQX2M)         0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[15]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: register_file/reg_file_reg[1][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][7]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][7]/Q (DFFRHQX4M)          0.35       0.35 r
  register_file/reg1[7] (RF)                              0.00       0.35 r
  alu/b[7] (bit16_alu)                                    0.00       0.35 r
  alu/U170/Y (OAI2B2XLM)                                  0.13       0.49 f
  alu/U79/Y (AOI211X2M)                                   0.17       0.66 r
  alu/U78/Y (NAND3BX2M)                                   0.10       0.77 f
  alu/alu_out_reg[7]/D (DFFRQX2M)                         0.00       0.77 f
  data arrival time                                                  0.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu/alu_out_reg[7]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: alu/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[1]/Q (DFFRQX2M)          0.38       0.38 r
  alu/U137/Y (MX2X2M)                      0.15       0.53 r
  alu/U70/Y (NOR3BX2M)                     0.05       0.58 f
  alu/U68/Y (NAND3X2M)                     0.07       0.65 r
  alu/alu_out_reg[1]/D (DFFRQX2M)          0.00       0.65 r
  data arrival time                                   0.65

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: register_file/reg_file_reg[1][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][0]/CK (DFFRHQX2M)         0.00       0.00 r
  register_file/reg_file_reg[1][0]/Q (DFFRHQX2M)          0.32       0.32 f
  register_file/reg1[0] (RF)                              0.00       0.32 f
  alu/b[0] (bit16_alu)                                    0.00       0.32 f
  alu/sub_24/B[0] (bit16_alu_DW01_sub_0)                  0.00       0.32 f
  alu/sub_24/U11/Y (INVXLM)                               0.12       0.43 r
  alu/sub_24/U8/Y (XNOR2X2M)                              0.06       0.49 f
  alu/sub_24/DIFF[0] (bit16_alu_DW01_sub_0)               0.00       0.49 f
  alu/U67/Y (AOI22X1M)                                    0.13       0.62 r
  alu/U66/Y (AND3X2M)                                     0.18       0.79 r
  alu/U65/Y (OAI2BB1X2M)                                  0.05       0.84 f
  alu/alu_out_reg[0]/D (DFFRQX1M)                         0.00       0.84 f
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu/alu_out_reg[0]/CK (DFFRQX1M)                        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: alu/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[2]/Q (DFFRQX2M)          0.47       0.47 f
  alu/U151/Y (INVX2M)                      0.06       0.53 r
  alu/U74/Y (OAI221X1M)                    0.12       0.64 f
  alu/U72/Y (NAND3BX2M)                    0.18       0.82 f
  alu/alu_out_reg[2]/D (DFFRQX2M)          0.00       0.82 f
  data arrival time                                   0.82

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: alu/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[6]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[6]/Q (DFFRQX2M)          0.47       0.47 f
  alu/U155/Y (INVX2M)                      0.06       0.53 r
  alu/U85/Y (OAI221X1M)                    0.12       0.64 f
  alu/U84/Y (NAND3BX2M)                    0.18       0.82 f
  alu/alu_out_reg[6]/D (DFFRQX2M)          0.00       0.82 f
  data arrival time                                   0.82

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: alu/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[5]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[5]/Q (DFFRQX2M)          0.47       0.47 f
  alu/U154/Y (INVX2M)                      0.06       0.53 r
  alu/U95/Y (OAI221X1M)                    0.12       0.64 f
  alu/U94/Y (NAND3BX2M)                    0.18       0.82 f
  alu/alu_out_reg[5]/D (DFFRQX2M)          0.00       0.82 f
  data arrival time                                   0.82

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: alu/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[4]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[4]/Q (DFFRQX2M)          0.47       0.47 f
  alu/U153/Y (INVX2M)                      0.06       0.53 r
  alu/U82/Y (OAI221X1M)                    0.12       0.64 f
  alu/U81/Y (NAND3BX2M)                    0.18       0.82 f
  alu/alu_out_reg[4]/D (DFFRQX2M)          0.00       0.82 f
  data arrival time                                   0.82

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: alu/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  alu/alu_out_reg[3]/Q (DFFRQX2M)          0.47       0.47 f
  alu/U152/Y (INVX2M)                      0.06       0.53 r
  alu/U76/Y (OAI221X1M)                    0.12       0.64 f
  alu/U75/Y (NAND3BX2M)                    0.18       0.82 f
  alu/alu_out_reg[3]/D (DFFRQX2M)          0.00       0.82 f
  data arrival time                                   0.82

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: data_sync/dut3/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/out_valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut3/sync_bus_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  data_sync/dut3/sync_bus_reg[2]/Q (DFFRQX2M)             0.50       0.50 f
  data_sync/dut3/sync_bus[2] (enabled_ff)                 0.00       0.50 f
  data_sync/sync_bus[2] (data_sync_top_module)            0.00       0.50 f
  sys_ctrl/rx_P_data[2] (sys_ctrl)                        0.00       0.50 f
  sys_ctrl/U88/Y (INVX2M)                                 0.10       0.60 r
  sys_ctrl/U5/Y (NOR2X2M)                                 0.10       0.70 f
  sys_ctrl/alu_fun[2] (sys_ctrl)                          0.00       0.70 f
  alu/alu_fun[2] (bit16_alu)                              0.00       0.70 f
  alu/U42/Y (NAND2X2M)                                    0.11       0.81 r
  alu/U64/Y (AND4X2M)                                     0.18       0.99 r
  alu/U63/Y (NOR2X2M)                                     0.04       1.03 f
  alu/out_valid_reg/D (DFFRQX2M)                          0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu/out_valid_reg/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: sys_ctrl/address_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: sys_ctrl/address_reg[2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[2]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[2]/QN (DFFRX1M)                    0.35       0.35 r
  sys_ctrl/U55/Y (OAI22X1M)                               0.07       0.42 f
  sys_ctrl/address_reg[2]/D (DFFRX1M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl/address_reg[2]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: sys_ctrl/address_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: sys_ctrl/address_reg[3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[3]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[3]/QN (DFFRX1M)                    0.35       0.35 r
  sys_ctrl/U56/Y (OAI22X1M)                               0.07       0.42 f
  sys_ctrl/address_reg[3]/D (DFFRX1M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl/address_reg[3]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: sys_ctrl/address_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[0]/QN (DFFRX1M)                    0.35       0.35 r
  sys_ctrl/U53/Y (OAI222X1M)                              0.08       0.43 f
  sys_ctrl/address_reg[0]/D (DFFRX1M)                     0.00       0.43 f
  data arrival time                                                  0.43

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[1]/Q (DFFRQX2M)        0.45       0.45 f
  ref_clk_rst_sync/syn_rst_reg_reg[0]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ref_clk_rst_sync/syn_rst_reg_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[2]/CK
              (internal path startpoint clocked by Ref_clk)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[2]/Q (DFFRQX2M)        0.45       0.45 f
  ref_clk_rst_sync/syn_rst_reg_reg[1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: data_sync/dut1/enable_sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: data_sync/dut1/enable_sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut1/enable_sync_reg_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  data_sync/dut1/enable_sync_reg_reg[1]/Q (DFFRQX2M)      0.45       0.45 f
  data_sync/dut1/enable_sync_reg_reg[0]/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut1/enable_sync_reg_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut4/q1_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut4/q2_reg[2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut4/q1_reg[2]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut4/q2_reg[2]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut4/q1_reg[1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut4/q2_reg[1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut4/q1_reg[1]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut4/q2_reg[1]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut4/q1_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut4/q2_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut4/q1_reg[0]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut4/q2_reg[0]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut4/q1_reg[4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut4/q2_reg[4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut4/q1_reg[4]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut4/q2_reg[4]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut4/q1_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut4/q2_reg[3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut4/q1_reg[3]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut4/q2_reg[3]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: data_sync/dut2/q_reg
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: data_sync/dut2/out_reg
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  data_sync/dut2/q_reg/CK (DFFRQX2M)       0.00       0.00 r
  data_sync/dut2/q_reg/Q (DFFRQX2M)        0.36       0.36 r
  data_sync/dut2/U3/Y (NOR2BX2M)           0.08       0.45 f
  data_sync/dut2/out_reg/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                   0.45

  clock Ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  data_sync/dut2/out_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: data_sync/dut1/enable_sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: data_sync/dut2/q_reg
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut1/enable_sync_reg_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  data_sync/dut1/enable_sync_reg_reg[0]/Q (DFFRQX2M)      0.46       0.46 f
  data_sync/dut1/sync_bus_enable (enable_sync)            0.00       0.46 f
  data_sync/dut2/in (pulse_gen_1)                         0.00       0.46 f
  data_sync/dut2/q_reg/D (DFFRQX2M)                       0.00       0.46 f
  data arrival time                                                  0.46

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut2/q_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: async_fifo/dut1/w_address_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut1/w_address_reg[2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut1/w_address_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  async_fifo/dut1/w_address_reg[2]/Q (DFFRQX2M)           0.43       0.43 r
  async_fifo/dut1/U6/Y (XNOR2X2M)                         0.06       0.49 f
  async_fifo/dut1/w_address_reg[2]/D (DFFRQX2M)           0.00       0.49 f
  data arrival time                                                  0.49

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut1/w_address_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: register_file/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][6]/Q (DFFRHQX4M)          0.27       0.27 r
  register_file/U243/Y (MX2XLM)                           0.21       0.48 r
  register_file/reg_file_reg[1][6]/D (DFFRHQX4M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: register_file/reg_file_reg[0][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[0][6]/CK (DFFRHQX1M)         0.00       0.00 r
  register_file/reg_file_reg[0][6]/Q (DFFRHQX1M)          0.29       0.29 r
  register_file/U15/Y (MX2XLM)                            0.20       0.49 r
  register_file/reg_file_reg[0][6]/D (DFFRHQX1M)          0.00       0.49 r
  data arrival time                                                  0.49

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[0][6]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: register_file/reg_file_reg[0][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[0][7]/CK (DFFRHQX1M)         0.00       0.00 r
  register_file/reg_file_reg[0][7]/Q (DFFRHQX1M)          0.31       0.31 r
  register_file/U245/Y (MX2XLM)                           0.21       0.52 r
  register_file/reg_file_reg[0][7]/D (DFFRHQX1M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[0][7]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: async_fifo/dut1/w_address_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut1/w_address_reg[3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut1/w_address_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  async_fifo/dut1/w_address_reg[3]/Q (DFFRQX2M)           0.40       0.40 r
  async_fifo/dut1/U15/Y (CLKXOR2X2M)                      0.21       0.60 f
  async_fifo/dut1/w_address_reg[3]/D (DFFRQX2M)           0.00       0.60 f
  data arrival time                                                  0.60

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut1/w_address_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: register_file/rddata_valid_reg
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_valid_reg
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_valid_reg/CK (DFFRQX2M)            0.00       0.00 r
  register_file/rddata_valid_reg/Q (DFFRQX2M)             0.47       0.47 f
  register_file/U210/Y (NAND2BX2M)                        0.15       0.62 f
  register_file/rddata_valid_reg/D (DFFRQX2M)             0.00       0.62 f
  data arrival time                                                  0.62

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_valid_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: async_fifo/dut1/w_address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut1/w_address_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut1/w_address_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  async_fifo/dut1/w_address_reg[0]/Q (DFFRQX2M)           0.42       0.42 r
  async_fifo/dut1/U24/Y (CLKXOR2X2M)                      0.21       0.64 f
  async_fifo/dut1/w_address_reg[0]/D (DFFRQX2M)           0.00       0.64 f
  data arrival time                                                  0.64

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut1/w_address_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: clock_gating_cell/dut0
            (gating element for clock Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.35       0.35 r
  sys_ctrl/U48/Y (BUFX2M)                                 0.25       0.60 r
  sys_ctrl/U34/Y (OAI211X2M)                              0.14       0.74 f
  sys_ctrl/clk_en (sys_ctrl)                              0.00       0.74 f
  clock_gating_cell/clk_enable (clock_gating)             0.00       0.74 f
  clock_gating_cell/dut0/E (TLATNCAX3M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_gating_cell/dut0/CK (TLATNCAX3M)                  0.00       0.10 r
  clock gating hold time                                  0.08       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: register_file/reg_file_reg[3][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[3][5]/CK (DFFSQX2M)          0.00       0.00 r
  register_file/reg_file_reg[3][5]/Q (DFFSQX2M)           0.46       0.46 r
  register_file/U122/Y (OAI2BB2X1M)                       0.16       0.62 r
  register_file/reg_file_reg[3][5]/D (DFFSQX2M)           0.00       0.62 r
  data arrival time                                                  0.62

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[3][5]/CK (DFFSQX2M)          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/reg_file_reg[1][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][0]/CK (DFFRHQX2M)         0.00       0.00 r
  register_file/reg_file_reg[1][0]/Q (DFFRHQX2M)          0.39       0.39 r
  register_file/U246/Y (MX2XLM)                           0.23       0.62 r
  register_file/reg_file_reg[1][0]/D (DFFRHQX2M)          0.00       0.62 r
  data arrival time                                                  0.62

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[1][0]/CK (DFFRHQX2M)         0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: async_fifo/dut1/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut1/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut1/wr_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut1/wr_ptr_reg[0]/Q (DFFRQX2M)              0.40       0.40 r
  async_fifo/dut1/U22/Y (AO2B2X2M)                        0.26       0.66 f
  async_fifo/dut1/wr_ptr_reg[0]/D (DFFRQX2M)              0.00       0.66 f
  data arrival time                                                  0.66

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut1/wr_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[3]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U222/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[3]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[2]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U219/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[2]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[1]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U215/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[1]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[0]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U211/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[0]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[7]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[7]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U235/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[7]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[6]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[6]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U232/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[6]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[5]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[5]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U229/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[5]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: register_file/rddata_reg[4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[4]/CK (DFFRQX2M)               0.00       0.00 r
  register_file/rddata_reg[4]/Q (DFFRQX2M)                0.36       0.36 r
  register_file/U226/Y (AO22X1M)                          0.15       0.51 r
  register_file/rddata_reg[4]/D (DFFRQX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: async_fifo/dut2/fifo_reg[2][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][7]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][7]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U163/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][7]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][6]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][6]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U162/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][6]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][5]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][5]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U161/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][5]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][4]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][4]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U160/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][4]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][3]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][3]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U159/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][3]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][2]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][2]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U158/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][2]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][1]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][1]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U157/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][1]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[2][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[2][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][0]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][0]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U156/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[2][0]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][7]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][7]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U131/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][7]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][6]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][6]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U130/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][6]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][5]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][5]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U129/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][5]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][4]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][4]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U128/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][4]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][3]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][3]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U127/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][3]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][2]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][2]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U126/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][2]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][1]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][1]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U125/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][1]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[6][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[6][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][0]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][0]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U124/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[6][0]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][7]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][7]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U91/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][7]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][7]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][6]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][6]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U90/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][6]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][5]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][5]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U89/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][5]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][4]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][4]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U88/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][4]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][3]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][3]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U87/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][3]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][2]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][2]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U86/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][2]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][1]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][1]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U85/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][1]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[10][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][0]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][0]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U84/Y (OAI2BB2X1M)                      0.15       0.52 r
  async_fifo/dut2/fifo_reg[10][0]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][7]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][7]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U115/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][7]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][7]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][6]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][6]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U114/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][6]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][5]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][5]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U113/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][5]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][4]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][4]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U112/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][4]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][3]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][3]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U111/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][3]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][2]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][2]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U110/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][2]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][1]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][1]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U109/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][1]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[14][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[14][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][0]/CK (DFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][0]/Q (DFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/U108/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[14][0]/D (DFFRQX2M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][7]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][7]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U87/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][7]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][7]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][6]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][6]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U86/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][6]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][5]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][5]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U85/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][5]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][5]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][4]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][4]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U84/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][4]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][3]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][3]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U83/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][3]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][2]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U82/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][2]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][1]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][1]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U81/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][1]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[6][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[6][0]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[6][0]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/U80/Y (OAI2BB2X1M)                        0.15       0.52 r
  register_file/reg_file_reg[6][0]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[6][0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][7]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][7]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U148/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][7]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][7]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][6]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][6]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U147/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][6]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][5]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][5]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U146/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][5]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][4]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][4]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U145/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][4]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][3]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U144/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][3]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][2]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][2]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U143/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][2]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][1]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][1]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U142/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][1]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[10][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[10][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[10][0]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[10][0]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U141/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[10][0]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[10][0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][7]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][7]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U180/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][7]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][7]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][6]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][6]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U179/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][6]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][5]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][5]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U178/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][5]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][4]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][4]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U177/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][4]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][3]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U176/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][3]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][2]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][2]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U175/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][2]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][1]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][1]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U174/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][1]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: register_file/reg_file_reg[14][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[14][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[14][0]/CK (DFFRQX2M)         0.00       0.00 r
  register_file/reg_file_reg[14][0]/Q (DFFRQX2M)          0.37       0.37 r
  register_file/U173/Y (OAI2BB2X1M)                       0.15       0.52 r
  register_file/reg_file_reg[14][0]/D (DFFRQX2M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[14][0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][7]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][7]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][7]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U171/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][7]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][6]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U170/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][6]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][5]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][5]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][5]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U169/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][5]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][4]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][4]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][4]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U168/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][4]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][3]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][3]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U167/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][3]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][2]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][2]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U166/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][2]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][1]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][1]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U165/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][1]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[1][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[1][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[1][0]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[1][0]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U164/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[1][0]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[1][0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[5][3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[5][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[5][3]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[5][3]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U135/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[5][3]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[5][3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[5][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[5][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[5][2]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[5][2]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U134/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[5][2]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[5][2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[5][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[5][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[5][1]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[5][1]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U133/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[5][1]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[5][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: async_fifo/dut2/fifo_reg[5][0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[5][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[5][0]/CK (DFFRQX2M)            0.00       0.00 r
  async_fifo/dut2/fifo_reg[5][0]/Q (DFFRQX2M)             0.37       0.37 r
  async_fifo/dut2/U132/Y (OAI2BB2X1M)                     0.15       0.52 r
  async_fifo/dut2/fifo_reg[5][0]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[5][0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: tx_div/clk_reg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/clk_reg_reg/CK (DFFRX1M)          0.00       0.00 r
  tx_div/clk_reg_reg/QN (DFFRX1M)          0.34       0.34 r
  tx_div/U22/Y (MXI2X1M)                   0.09       0.43 f
  tx_div/clk_reg_reg/D (DFFRX1M)           0.00       0.43 f
  data arrival time                                   0.43

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/clk_reg_reg/CK (DFFRX1M)          0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: rx_div/clk_reg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/clk_reg_reg/CK (DFFRX1M)          0.00       0.00 r
  rx_div/clk_reg_reg/QN (DFFRX1M)          0.34       0.34 r
  rx_div/U22/Y (MXI2X1M)                   0.09       0.43 f
  rx_div/clk_reg_reg/D (DFFRX1M)           0.00       0.43 f
  data arrival time                                   0.43

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/clk_reg_reg/CK (DFFRX1M)          0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/Q (DFFRQX2M)       0.45       0.45 f
  uart_clk_rst_sync/syn_rst_reg_reg[0]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_clk_rst_sync/syn_rst_reg_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[2]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/Q (DFFRQX2M)       0.45       0.45 f
  uart_clk_rst_sync/syn_rst_reg_reg[1]/D (DFFRQX2M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: tx_div/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[4]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U17/Y (CLKMX2X2M)                 0.20       0.69 f
  tx_div/counter_reg[4]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[0]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U21/Y (CLKMX2X2M)                 0.20       0.69 f
  tx_div/counter_reg[0]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[4]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U17/Y (CLKMX2X2M)                 0.20       0.69 f
  rx_div/counter_reg[4]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[0]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U21/Y (CLKMX2X2M)                 0.20       0.69 f
  rx_div/counter_reg[0]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U15/Y (CLKMX2X2M)                 0.20       0.69 f
  tx_div/counter_reg[6]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[2]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U19/Y (CLKMX2X2M)                 0.20       0.69 f
  tx_div/counter_reg[2]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U15/Y (CLKMX2X2M)                 0.20       0.69 f
  rx_div/counter_reg[6]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[2]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U19/Y (CLKMX2X2M)                 0.20       0.69 f
  rx_div/counter_reg[2]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[5]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U16/Y (CLKMX2X2M)                 0.20       0.69 f
  tx_div/counter_reg[5]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[1]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U20/Y (CLKMX2X2M)                 0.20       0.69 f
  tx_div/counter_reg[1]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[5]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U16/Y (CLKMX2X2M)                 0.20       0.69 f
  rx_div/counter_reg[5]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[1]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U20/Y (CLKMX2X2M)                 0.20       0.69 f
  rx_div/counter_reg[1]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[3]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U18/Y (CLKMX2X2M)                 0.20       0.70 f
  tx_div/counter_reg[3]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rx_div/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[3]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U18/Y (CLKMX2X2M)                 0.20       0.70 f
  rx_div/counter_reg[3]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: tx_div/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tx_div/counter_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  tx_div/counter_reg[7]/Q (DFFRQX2M)       0.50       0.50 f
  tx_div/U14/Y (CLKMX2X2M)                 0.20       0.70 f
  tx_div/counter_reg[7]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  tx_div/counter_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: rx_div/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rx_div/counter_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  rx_div/counter_reg[7]/Q (DFFRQX2M)       0.50       0.50 f
  rx_div/U14/Y (CLKMX2X2M)                 0.20       0.70 f
  rx_div/counter_reg[7]/D (DFFRQX2M)       0.00       0.70 f
  data arrival time                                   0.70

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rx_div/counter_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: uart_RX/dut3/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[7]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[7]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U8/Y (OAI22X1M)                            0.07       0.41 f
  uart_RX/dut3/p_data_reg[6]/D (DFFRX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[6]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: uart_RX/dut3/p_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[6]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[6]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U7/Y (OAI22X1M)                            0.07       0.41 f
  uart_RX/dut3/p_data_reg[5]/D (DFFRX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[5]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: uart_RX/dut3/p_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[5]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[5]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U6/Y (OAI22X1M)                            0.07       0.41 f
  uart_RX/dut3/p_data_reg[4]/D (DFFRX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[4]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: uart_RX/dut3/p_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[4]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[4]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U5/Y (OAI22X1M)                            0.07       0.41 f
  uart_RX/dut3/p_data_reg[3]/D (DFFRX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[3]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: uart_RX/dut3/p_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[3]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[3]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U4/Y (OAI22X1M)                            0.07       0.41 f
  uart_RX/dut3/p_data_reg[2]/D (DFFRX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[2]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: uart_RX/dut3/p_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[2]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[2]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U3/Y (OAI22X1M)                            0.07       0.41 f
  uart_RX/dut3/p_data_reg[1]/D (DFFRX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[1]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: uart_RX/dut0/sampled_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut0/sampled_data_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut0/sampled_data_reg[0]/QN (DFFRX1M)           0.35       0.35 r
  uart_RX/dut0/U3/Y (OAI22X1M)                            0.07       0.42 f
  uart_RX/dut0/sampled_data_reg[0]/D (DFFRX1M)            0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut0/sampled_data_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: uart_RX/dut3/p_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[1]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[1]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U11/Y (OAI2BB2X1M)                         0.10       0.44 f
  uart_RX/dut3/p_data_reg[0]/D (DFFRX1M)                  0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[0]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: uart_RX/dut3/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut3/p_data_reg[7]/CK (DFFRX1M)                 0.00       0.00 r
  uart_RX/dut3/p_data_reg[7]/QN (DFFRX1M)                 0.34       0.34 r
  uart_RX/dut3/U10/Y (OAI2BB2X1M)                         0.10       0.44 f
  uart_RX/dut3/p_data_reg[7]/D (DFFRX1M)                  0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut3/p_data_reg[7]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: uart_RX/dut0/sampled_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut0/sampled_data_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut0/sampled_data_reg[1]/QN (DFFRX1M)           0.37       0.37 r
  uart_RX/dut0/U4/Y (OAI22X1M)                            0.08       0.45 f
  uart_RX/dut0/sampled_data_reg[1]/D (DFFRX1M)            0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut0/sampled_data_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/QN (DFFRX1M)           0.29       0.29 f
  uart_RX/dut1/U84/Y (NOR2BX1M)                           0.16       0.45 f
  uart_RX/dut1/edge_counter_reg[0]/D (DFFRX1M)            0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: uart_RX/dut0/sampled_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut0/sampled_data_reg[2]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut0/sampled_data_reg[2]/QN (DFFRX1M)           0.37       0.37 r
  uart_RX/dut0/U6/Y (OAI2BB2X1M)                          0.11       0.48 f
  uart_RX/dut0/sampled_data_reg[2]/D (DFFRX1M)            0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut0/sampled_data_reg[2]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.41       0.41 r
  uart_RX/dut2/U14/Y (OAI32X1M)                           0.10       0.51 f
  uart_RX/dut2/current_state_reg[1]/D (DFFRX1M)           0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: uart_RX/dut0/sampled_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut0/sampled_data_reg[2]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut0/sampled_data_reg[2]/QN (DFFRX1M)           0.37       0.37 r
  uart_RX/dut0/U9/Y (AOI21X2M)                            0.06       0.43 f
  uart_RX/dut0/U8/Y (AOI21X2M)                            0.07       0.50 r
  uart_RX/dut0/U7/Y (OAI2BB2X1M)                          0.08       0.57 f
  uart_RX/dut0/sampled_bit_reg/D (DFFRX1M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut0/sampled_bit_reg/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.38       0.38 f
  uart_RX/dut2/U26/Y (NAND2X2M)                           0.13       0.51 r
  uart_RX/dut2/U19/Y (OAI22X1M)                           0.07       0.58 f
  uart_RX/dut2/current_state_reg[2]/D (DFFRX1M)           0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut2/current_state_reg[2]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: uart_RX/dut1/data_bit_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/data_bit_counter_reg[1]/CK (DFFRX1M)       0.00       0.00 r
  uart_RX/dut1/data_bit_counter_reg[1]/Q (DFFRX1M)        0.53       0.53 r
  uart_RX/dut1/U71/Y (MXI2X1M)                            0.07       0.60 f
  uart_RX/dut1/data_bit_counter_reg[1]/D (DFFRX1M)        0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/data_bit_counter_reg[1]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.38       0.38 f
  uart_RX/dut2/U23/Y (NAND2X2M)                           0.14       0.52 r
  uart_RX/dut2/U10/Y (OAI211X2M)                          0.11       0.63 f
  uart_RX/dut2/current_state_reg[0]/D (DFFRX1M)           0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut2/current_state_reg[0]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: uart_RX/dut1/data_bit_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/data_bit_counter_reg[2]/CK (DFFRX1M)       0.00       0.00 r
  uart_RX/dut1/data_bit_counter_reg[2]/Q (DFFRX1M)        0.50       0.50 f
  uart_RX/dut1/U69/Y (AOI32X1M)                           0.09       0.59 r
  uart_RX/dut1/U68/Y (CLKINVX1M)                          0.05       0.65 f
  uart_RX/dut1/data_bit_counter_reg[2]/D (DFFRX1M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/data_bit_counter_reg[2]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.41       0.41 r
  uart_RX/dut2/U23/Y (NAND2X2M)                           0.11       0.52 f
  uart_RX/dut2/counter_enable (fsm)                       0.00       0.52 f
  uart_RX/dut1/counter_enable (edge_bit_counter)          0.00       0.52 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.12       0.64 r
  uart_RX/dut1/U79/Y (NOR2BX1M)                           0.06       0.70 f
  uart_RX/dut1/edge_counter_reg[5]/D (DFFRX1M)            0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/edge_counter_reg[5]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.41       0.41 r
  uart_RX/dut2/U23/Y (NAND2X2M)                           0.11       0.52 f
  uart_RX/dut2/counter_enable (fsm)                       0.00       0.52 f
  uart_RX/dut1/counter_enable (edge_bit_counter)          0.00       0.52 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.12       0.64 r
  uart_RX/dut1/U80/Y (NOR2BX1M)                           0.06       0.70 f
  uart_RX/dut1/edge_counter_reg[4]/D (DFFRX1M)            0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/edge_counter_reg[4]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.41       0.41 r
  uart_RX/dut2/U23/Y (NAND2X2M)                           0.11       0.52 f
  uart_RX/dut2/counter_enable (fsm)                       0.00       0.52 f
  uart_RX/dut1/counter_enable (edge_bit_counter)          0.00       0.52 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.12       0.64 r
  uart_RX/dut1/U81/Y (NOR2BX1M)                           0.06       0.70 f
  uart_RX/dut1/edge_counter_reg[3]/D (DFFRX1M)            0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/edge_counter_reg[3]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.41       0.41 r
  uart_RX/dut2/U23/Y (NAND2X2M)                           0.11       0.52 f
  uart_RX/dut2/counter_enable (fsm)                       0.00       0.52 f
  uart_RX/dut1/counter_enable (edge_bit_counter)          0.00       0.52 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.12       0.64 r
  uart_RX/dut1/U82/Y (NOR2BX1M)                           0.06       0.70 f
  uart_RX/dut1/edge_counter_reg[2]/D (DFFRX1M)            0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/edge_counter_reg[2]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart_RX/dut2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[1]/QN (DFFRX1M)          0.41       0.41 r
  uart_RX/dut2/U23/Y (NAND2X2M)                           0.11       0.52 f
  uart_RX/dut2/counter_enable (fsm)                       0.00       0.52 f
  uart_RX/dut1/counter_enable (edge_bit_counter)          0.00       0.52 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.12       0.64 r
  uart_RX/dut1/U83/Y (NOR2BX1M)                           0.06       0.70 f
  uart_RX/dut1/edge_counter_reg[1]/D (DFFRX1M)            0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/edge_counter_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart_RX/dut2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut6/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[2]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[2]/QN (DFFRX1M)          0.43       0.43 r
  uart_RX/dut2/U22/Y (NOR3BX2M)                           0.09       0.52 f
  uart_RX/dut2/stop_check_enable (fsm)                    0.00       0.52 f
  uart_RX/dut6/stop_check_enable (stop_check)             0.00       0.52 f
  uart_RX/dut6/U4/Y (INVX2M)                              0.05       0.57 r
  uart_RX/dut6/U3/Y (OAI2BB2X1M)                          0.10       0.68 f
  uart_RX/dut6/stop_error_reg/D (DFFRHQX8M)               0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut6/stop_error_reg/CK (DFFRHQX8M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: uart_RX/dut1/data_bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/data_bit_counter_reg[0]/CK (DFFRX1M)       0.00       0.00 r
  uart_RX/dut1/data_bit_counter_reg[0]/Q (DFFRX1M)        0.54       0.54 f
  uart_RX/dut1/U67/Y (CLKXOR2X2M)                         0.23       0.77 f
  uart_RX/dut1/data_bit_counter_reg[0]/D (DFFRX1M)        0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut1/data_bit_counter_reg[0]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: uart_RX/dut2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut4/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut2/current_state_reg[2]/CK (DFFRX1M)          0.00       0.00 r
  uart_RX/dut2/current_state_reg[2]/QN (DFFRX1M)          0.41       0.41 f
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.16       0.57 r
  uart_RX/dut2/U7/Y (NOR2X2M)                             0.06       0.63 f
  uart_RX/dut2/parity_check_enable (fsm)                  0.00       0.63 f
  uart_RX/dut4/parity_check_enable (parity_check)         0.00       0.63 f
  uart_RX/dut4/U5/Y (INVX2M)                              0.05       0.68 r
  uart_RX/dut4/U3/Y (OAI2BB2X1M)                          0.10       0.78 f
  uart_RX/dut4/parity_error_reg/D (DFFRHQX8M)             0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut4/parity_error_reg/CK (DFFRHQX8M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: UART_tx/uut1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_tx/uut1/counter_reg[2]/QN (DFFRX1M)                0.35       0.35 r
  UART_tx/uut1/U23/Y (OAI32X1M)                           0.06       0.41 f
  UART_tx/uut1/counter_reg[2]/D (DFFRX1M)                 0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/counter_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: pulse_gen/q_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: pulse_gen/out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pulse_gen/q_reg/CK (DFFRQX2M)            0.00       0.00 r
  pulse_gen/q_reg/Q (DFFRQX2M)             0.36       0.36 r
  pulse_gen/U3/Y (NOR2BX2M)                0.05       0.41 f
  pulse_gen/out_reg/D (DFFRQX2M)           0.00       0.41 f
  data arrival time                                   0.41

  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pulse_gen/out_reg/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: UART_tx/uut1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  UART_tx/uut1/counter_reg[0]/Q (DFFRQX2M)                0.40       0.40 r
  UART_tx/uut1/U24/Y (NOR2X2M)                            0.05       0.44 f
  UART_tx/uut1/counter_reg[0]/D (DFFRQX2M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/counter_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: q1_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: q2_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  q1_reg/CK (DFFRQX2M)                     0.00       0.00 r
  q1_reg/Q (DFFRQX2M)                      0.45       0.45 f
  q2_reg/D (DFFRX1M)                       0.00       0.45 f
  data arrival time                                   0.45

  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  q2_reg/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: async_fifo/dut5/q1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[0]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut5/q2_reg[0]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut5/q1_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[1]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut5/q2_reg[1]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut5/q1_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[4]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut5/q2_reg[4]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut5/q1_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[3]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut5/q2_reg[3]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: async_fifo/dut5/q1_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[2]/Q (DFFRQX2M)                  0.45       0.45 f
  async_fifo/dut5/q2_reg[2]/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_tx/uut0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  UART_tx/uut0/current_state_reg[1]/QN (DFFRX1M)          0.38       0.38 r
  UART_tx/uut0/U13/Y (OAI32X1M)                           0.08       0.46 f
  UART_tx/uut0/current_state_reg[1]/D (DFFRX1M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut0/current_state_reg[1]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: q2_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  q2_reg/CK (DFFRX1M)                                     0.00       0.00 r
  q2_reg/QN (DFFRX1M)                                     0.36       0.36 f
  UART_tx/data_valid (UART_tx_TOP_MODULE)                 0.00       0.36 f
  UART_tx/uut0/data_valid (fsm_controller)                0.00       0.36 f
  UART_tx/uut0/U17/Y (NAND2X2M)                           0.09       0.44 r
  UART_tx/uut0/U16/Y (AOI31X2M)                           0.09       0.53 f
  UART_tx/uut0/current_state_reg[0]/D (DFFRQX2M)          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut0/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: q2_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut2/parity_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  q2_reg/CK (DFFRX1M)                                     0.00       0.00 r
  q2_reg/QN (DFFRX1M)                                     0.36       0.36 f
  UART_tx/data_valid (UART_tx_TOP_MODULE)                 0.00       0.36 f
  UART_tx/uut2/data_valid (parity_calc)                   0.00       0.36 f
  UART_tx/uut2/U6/Y (NAND2BX2M)                           0.10       0.45 r
  UART_tx/uut2/U5/Y (OAI2BB2X1M)                          0.09       0.55 f
  UART_tx/uut2/parity_bit_reg/D (DFFRQX2M)                0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut2/parity_bit_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: async_fifo/dut5/q2_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: q1_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q2_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q2_reg[1]/Q (DFFRQX2M)                  0.37       0.37 r
  async_fifo/dut5/q2[1] (synchronizer_1)                  0.00       0.37 r
  async_fifo/dut3/sync_grey_coded_wr_ptr[1] (empty_gen)
                                                          0.00       0.37 r
  async_fifo/dut3/U24/Y (OAI2B2X1M)                       0.09       0.46 f
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.06       0.52 r
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.06       0.58 f
  async_fifo/dut3/empty_flag (empty_gen)                  0.00       0.58 f
  async_fifo/empty_flag (fifo_top)                        0.00       0.58 f
  q1_reg/D (DFFRQX2M)                                     0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  q1_reg/CK (DFFRQX2M)                                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_tx/uut1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  UART_tx/uut1/counter_reg[1]/QN (DFFRX1M)                0.38       0.38 r
  UART_tx/uut1/U26/Y (CLKXOR2X2M)                         0.18       0.56 r
  UART_tx/uut1/U25/Y (NOR2X2M)                            0.04       0.60 f
  UART_tx/uut1/counter_reg[1]/D (DFFRX1M)                 0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/counter_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[6]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[6]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U19/Y (OAI2BB1X2M)                         0.15       0.61 f
  UART_tx/uut1/parallel_data_reg_reg[6]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[5]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[5]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U17/Y (OAI2BB1X2M)                         0.15       0.61 f
  UART_tx/uut1/parallel_data_reg_reg[5]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[4]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[4]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U15/Y (OAI2BB1X2M)                         0.15       0.61 f
  UART_tx/uut1/parallel_data_reg_reg[4]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[3]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U13/Y (OAI2BB1X2M)                         0.15       0.61 f
  UART_tx/uut1/parallel_data_reg_reg[3]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[2]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U11/Y (OAI2BB1X2M)                         0.15       0.61 f
  UART_tx/uut1/parallel_data_reg_reg[2]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[1]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U9/Y (OAI2BB1X2M)                          0.15       0.61 f
  UART_tx/uut1/parallel_data_reg_reg[1]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[1]/Q (DFFRQX2M)      0.46       0.46 f
  UART_tx/uut1/U8/Y (AOI22X1M)                            0.10       0.56 r
  UART_tx/uut1/U7/Y (OAI2BB1X2M)                          0.06       0.62 f
  UART_tx/uut1/parallel_data_reg_reg[0]/D (DFFRQX2M)      0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_tx/uut1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_tx/uut1/counter_reg[2]/QN (DFFRX1M)                0.35       0.35 r
  UART_tx/uut1/U22/Y (NOR3X2M)                            0.09       0.44 f
  UART_tx/uut1/serilaizer_done (serilaizer)               0.00       0.44 f
  UART_tx/uut0/serilaizer_done (fsm_controller)           0.00       0.44 f
  UART_tx/uut0/U6/Y (AOI21X2M)                            0.14       0.58 r
  UART_tx/uut0/U5/Y (OAI21X2M)                            0.07       0.65 f
  UART_tx/uut0/current_state_reg[2]/D (DFFRQX2M)          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut0/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[7]/CK (DFFRQX2M)     0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[7]/Q (DFFRQX2M)      0.37       0.37 r
  UART_tx/uut1/U21/Y (AO22X1M)                            0.14       0.51 r
  UART_tx/uut1/parallel_data_reg_reg[7]/D (DFFRQX2M)      0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: async_fifo/dut3/rd_address_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[2]/Q (DFFRQX2M)          0.58       0.58 r
  async_fifo/dut3/U5/Y (XNOR2X2M)                         0.08       0.66 f
  async_fifo/dut3/rd_address_reg[2]/D (DFFRQX2M)          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_address_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.40       0.40 r
  async_fifo/dut3/U12/Y (AO22X1M)                         0.15       0.55 r
  async_fifo/dut3/rd_ptr_reg[0]/D (DFFRQX2M)              0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: async_fifo/dut3/rd_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[4]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[4]/Q (DFFRQX2M)              0.40       0.40 r
  async_fifo/dut3/U11/Y (AO22X1M)                         0.15       0.55 r
  async_fifo/dut3/rd_ptr_reg[4]/D (DFFRQX2M)              0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_ptr_reg[4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: async_fifo/dut3/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[1]/Q (DFFRQX2M)              0.41       0.41 r
  async_fifo/dut3/U10/Y (AO22X1M)                         0.15       0.56 r
  async_fifo/dut3/rd_ptr_reg[1]/D (DFFRQX2M)              0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_ptr_reg[1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: async_fifo/dut3/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[2]/Q (DFFRQX2M)              0.41       0.41 r
  async_fifo/dut3/U9/Y (AO22X1M)                          0.15       0.56 r
  async_fifo/dut3/rd_ptr_reg[2]/D (DFFRQX2M)              0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_ptr_reg[2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: async_fifo/dut3/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[3]/Q (DFFRQX2M)              0.41       0.41 r
  async_fifo/dut3/U8/Y (AO22X1M)                          0.15       0.56 r
  async_fifo/dut3/rd_ptr_reg[3]/D (DFFRQX2M)              0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_ptr_reg[3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: UART_tx/uut0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: pulse_gen/q_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[0]/Q (DFFRQX2M)          0.50       0.50 f
  UART_tx/uut0/U10/Y (NAND2X2M)                           0.14       0.64 r
  UART_tx/uut0/U3/Y (NAND3BX2M)                           0.14       0.79 f
  UART_tx/uut0/busy (fsm_controller)                      0.00       0.79 f
  UART_tx/busy (UART_tx_TOP_MODULE)                       0.00       0.79 f
  pulse_gen/in (pulse_gen_0)                              0.00       0.79 f
  pulse_gen/q_reg/D (DFFRQX2M)                            0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen/q_reg/CK (DFFRQX2M)                           0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: pulse_gen/q_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/q_reg/CK (DFFRQX2M)                           0.00       0.00 r
  pulse_gen/q_reg/Q (DFFRQX2M)                            0.36       0.36 r
  pulse_gen/U3/Y (NOR2BX2M)                               0.05       0.41 f
  pulse_gen/d2 (pulse_gen_0)                              0.00       0.41 f
  async_fifo/rd_inc (fifo_top)                            0.00       0.41 f
  async_fifo/dut3/rd_inc (empty_gen)                      0.00       0.41 f
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.11       0.52 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       0.60 f
  async_fifo/dut3/U16/Y (CLKXOR2X2M)                      0.21       0.81 f
  async_fifo/dut3/rd_address_reg[0]/D (DFFRQX2M)          0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: async_fifo/dut3/rd_address_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[3]/Q (DFFRQX2M)          0.72       0.72 f
  async_fifo/dut3/U13/Y (CLKXOR2X2M)                      0.24       0.95 f
  async_fifo/dut3/rd_address_reg[3]/D (DFFRQX2M)          0.00       0.95 f
  data arrival time                                                  0.95

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_address_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: async_fifo/dut3/rd_address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[1]/Q (DFFRQX2M)          0.73       0.73 f
  async_fifo/dut3/U15/Y (CLKXOR2X2M)                      0.24       0.97 f
  async_fifo/dut3/rd_address_reg[1]/D (DFFRQX2M)          0.00       0.97 f
  data arrival time                                                  0.97

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut3/rd_address_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: uart_RX/dut4/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  uart_RX/dut4/parity_error_reg/CK (DFFRHQX8M)            0.00    8672.00 r
  uart_RX/dut4/parity_error_reg/Q (DFFRHQX8M)             0.68    8672.68 f
  uart_RX/dut4/parity_error (parity_check)                0.00    8672.68 f
  uart_RX/parity_error (RX_TOP_MODULE)                    0.00    8672.68 f
  parity_error (out)                                      0.00    8672.68 f
  data arrival time                                               8672.68

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                       0.10    8672.10
  output external delay                                 -54.20    8617.90
  data required time                                              8617.90
  --------------------------------------------------------------------------
  data required time                                              8617.90
  data arrival time                                              -8672.68
  --------------------------------------------------------------------------
  slack (MET)                                                       54.78


  Startpoint: uart_RX/dut6/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: stop_error (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  uart_RX/dut6/stop_error_reg/CK (DFFRHQX8M)              0.00    8672.00 r
  uart_RX/dut6/stop_error_reg/Q (DFFRHQX8M)               0.68    8672.68 f
  uart_RX/dut6/stop_error (stop_check)                    0.00    8672.68 f
  uart_RX/stop_error (RX_TOP_MODULE)                      0.00    8672.68 f
  stop_error (out)                                        0.00    8672.68 f
  data arrival time                                               8672.68

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                       0.10    8672.10
  output external delay                                 -54.20    8617.90
  data required time                                              8617.90
  --------------------------------------------------------------------------
  data required time                                              8617.90
  data arrival time                                              -8672.68
  --------------------------------------------------------------------------
  slack (MET)                                                       54.78


  Startpoint: uart_RX/dut2/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: start_glitch
            (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  uart_RX/dut2/current_state_reg[0]/CK (DFFRX1M)          0.00    8672.00 r
  uart_RX/dut2/current_state_reg[0]/QN (DFFRX1M)          0.38    8672.38 r
  uart_RX/dut2/U9/Y (NOR3X2M)                             0.10    8672.48 f
  uart_RX/dut2/start_check_enable (fsm)                   0.00    8672.48 f
  uart_RX/dut5/start_check_enable (start_check)           0.00    8672.48 f
  uart_RX/dut5/U3/Y (AND2X8M)                             0.48    8672.96 f
  uart_RX/dut5/start_glitch (start_check)                 0.00    8672.96 f
  uart_RX/start_glitch (RX_TOP_MODULE)                    0.00    8672.96 f
  start_glitch (out)                                      0.00    8672.96 f
  data arrival time                                               8672.96

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                       0.10    8672.10
  output external delay                                 -54.20    8617.90
  data required time                                              8617.90
  --------------------------------------------------------------------------
  data required time                                              8617.90
  data arrival time                                              -8672.96
  --------------------------------------------------------------------------
  slack (MET)                                                       55.06


  Startpoint: UART_tx/uut2/parity_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: tx_out (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut2/parity_bit_reg/CK (DFFRQX2M)               0.00       0.00 r
  UART_tx/uut2/parity_bit_reg/Q (DFFRQX2M)                0.37       0.37 r
  UART_tx/uut2/parity_bit (parity_calc)                   0.00       0.37 r
  UART_tx/uu3/parity_bit (mux)                            0.00       0.37 r
  UART_tx/uu3/U8/Y (NOR2BX2M)                             0.05       0.42 f
  UART_tx/uu3/U5/Y (NOR2X1M)                              0.08       0.50 r
  UART_tx/uu3/U6/Y (NOR2XLM)                              0.16       0.66 f
  UART_tx/uu3/U4/Y (INVX8M)                               0.75       1.41 r
  UART_tx/uu3/tx_out (mux)                                0.00       1.41 r
  UART_tx/tx_out (UART_tx_TOP_MODULE)                     0.00       1.41 r
  tx_out (out)                                            0.00       1.41 r
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.20     -54.10
  data required time                                               -54.10
  --------------------------------------------------------------------------
  data required time                                               -54.10
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                       55.51


1
