; ;------------------------------------
; ; Test 038
; ; Sequence of 255 Out/In
; ; Warning !!!
; ; In testbench HDL, switch = ~led
; ; In simulation, set manually switch value
; ;------------------------------------

; ;------------------------------------
; ; directive compilation fichier
; ;------------------------------------

                    VHDL      "../ROM_blank_adh.vhd", "../../OpenBlaze8_ROM.vhd", "OpenBlaze8_ROM"

; ;------------------------------------
; ; Constantes
; ;------------------------------------
sp                  EQU       sF

test_val_ok         EQU       $FA
test_val_ko         EQU       $ED

; ;------------------------------------
; ; directives pour le simulateur:  definition des  E/S
; ;------------------------------------
switch_id           EQU       $00
led_id              EQU       $20
debug_id            EQU       $E0

switch              DSIN      switch_id
led                 DSOUT     led_id
debug               DSOUT     debug_id

; ;------------------------------------
; ; MAIN
; ;------------------------------------
                    ORG       $00
main: 
                    LOAD      s0, $FF
main_loop: 
                    OUT       s0, led_id
                    IN        s1, switch_id
                    LOAD      s2, s0
                    XOR       s2, $FF
                    COMP      s1, s2
                    JUMP      NZ, test_ko
                    SUB       s0, 1
                    JUMP      NC, main_loop
                    JUMP      test_ok
; ;------------------------------------
; ; Test ok/ko
; ;------------------------------------
test_ko: 
                    LOAD      sE, test_val_ko
                    OUT       sE, debug_id
                    JUMP      test_ko

                    ORG       $3FC
test_ok: 
                    LOAD      sE, test_val_ok
                    OUT       sE, debug_id
                    JUMP      test_ok

; ;------------------------------------
; ; Interrupt VECTOR
; ;------------------------------------
                    ORG       $3FF
                    RETI      ENABLE
