// Package gd32vf103 created by svd2go ../vendor/gigadevice/svd/gd32vf103.svd.gz
package gd32vf103

import "github.com/deadsy/rvdbg/soc"

// baseSoC returns the base SoC device for the GD32VF103 chip.
func baseSoC() *soc.Device {
	return &soc.Device{
		Vendor:  "",
		Name:    "GD32VF103",
		Descr:   "GD32VF103 RISC-V Microcontroller based device",
		Version: "1.0",
		CPU:     &soc.CPU{},
		Interrupts: []soc.Interrupt{
			{"WWDGT", 0, ""},
			{"Tamper", 21, ""},
			{"RTC", 22, ""},
			{"FMC", 23, ""},
			{"RCU", 24, ""},
			{"EXTI_Line0", 25, ""},
			{"EXTI_Line1", 26, ""},
			{"EXTI_Line2", 27, ""},
			{"EXTI_Line3", 28, ""},
			{"EXTI_Line4", 29, ""},
			{"DMA0_Channel0", 30, ""},
			{"DMA0_Channel1", 31, ""},
			{"DMA0_Channel2", 32, ""},
			{"DMA0_Channel3", 33, ""},
			{"DMA0_Channel4", 34, ""},
			{"DMA0_Channel5", 35, ""},
			{"DMA0_Channel6", 36, ""},
			{"ADC0_1", 37, ""},
			{"CAN0_TX", 38, ""},
			{"CAN0_RX0", 39, ""},
			{"CAN0_RX1", 40, ""},
			{"CAN0_EWMC", 41, ""},
			{"EXTI_line9_5", 42, ""},
			{"TIMER0_BRK", 43, ""},
			{"TIMER0_UP", 44, ""},
			{"TIMER0_TRG_CMT", 45, ""},
			{"TIMER0_Channel", 46, ""},
			{"TIMER1", 47, ""},
			{"TIMER2", 48, ""},
			{"TIMER3", 49, ""},
			{"I2C0_EV", 50, ""},
			{"I2C0_ER", 51, ""},
			{"I2C1_EV", 52, ""},
			{"I2C1_ER", 53, ""},
			{"SPI0", 54, ""},
			{"SPI1", 55, ""},
			{"USART0", 56, ""},
			{"USART1", 57, ""},
			{"USART2", 58, ""},
			{"EXTI_line15_10", 59, ""},
			{"RTC_Alarm", 60, ""},
			{"USBFS_WKUP", 61, ""},
			{"TIMER4", 69, ""},
			{"SPI2", 70, ""},
			{"UART3", 71, ""},
			{"UART4", 72, ""},
			{"TIMER5", 73, ""},
			{"TIMER6", 74, ""},
			{"DMA1_Channel0", 75, ""},
			{"DMA1_Channel1", 76, ""},
			{"DMA1_Channel2", 77, ""},
			{"DMA1_Channel3", 78, ""},
			{"DMA1_Channel4", 79, ""},
			{"CAN1_TX", 82, ""},
			{"CAN1_RX0", 83, ""},
			{"CAN1_RX1", 84, ""},
			{"CAN1_EWMC", 85, ""},
			{"USBFS", 86, ""},
		},
		Peripherals: []soc.Peripheral{
			{
				Name:  "TIMER1",
				Addr:  0x40000000,
				Size:  0x400,
				Descr: "General-purpose-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"CKDIV", 9, 8, "Clock division", nil, nil},
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"CAM", 6, 5, "Counter aligns mode selection", nil, nil},
							{"DIR", 4, 4, "Direction", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TI0S", 7, 7, "Channel 0 trigger input selection", nil, nil},
							{"MMC", 6, 4, "Master mode control", nil, nil},
							{"DMAS", 3, 3, "DMA request source selection", nil, nil},
						},
					},
					{
						Name:   "SMCFG",
						Offset: 0x8,
						Size:   16,
						Descr:  "slave mode control register",
						Fields: []soc.Field{
							{"ETP", 15, 15, "External trigger polarity", nil, nil},
							{"SMC1", 14, 14, "Part of SMC for enable External clock mode1", nil, nil},
							{"ETPSC", 13, 12, "External trigger prescaler", nil, nil},
							{"ETFC", 11, 8, "External trigger filter control", nil, nil},
							{"MSM", 7, 7, "Master-slave mode", nil, nil},
							{"TRGS", 6, 4, "Trigger selection", nil, nil},
							{"SMC", 2, 0, "Slave mode control", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"TRGDEN", 14, 14, "Trigger DMA request enable", nil, nil},
							{"CH3DEN", 12, 12, "Channel 3 capture/compare DMA request enable", nil, nil},
							{"CH2DEN", 11, 11, "Channel 2 capture/compare DMA request enable", nil, nil},
							{"CH1DEN", 10, 10, "Channel 1 capture/compare DMA request enable", nil, nil},
							{"CH0DEN", 9, 9, "Channel 0 capture/compare DMA request enable", nil, nil},
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"TRGIE", 6, 6, "Trigger interrupt enable", nil, nil},
							{"CH3IE", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IE", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IE", 2, 2, "Channel 1 capture/compare interrupt enable", nil, nil},
							{"CH0IE", 1, 1, "Channel 0 capture/compare interrupt enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "interrupt flag register",
						Fields: []soc.Field{
							{"CH3OF", 12, 12, "Channel 3 over capture flag", nil, nil},
							{"CH2OF", 11, 11, "Channel 2 over capture flag", nil, nil},
							{"CH1OF", 10, 10, "Channel 1 over capture flag", nil, nil},
							{"CH0OF", 9, 9, "Channel 0 over capture flag", nil, nil},
							{"TRGIF", 6, 6, "Trigger interrupt flag", nil, nil},
							{"CH3IF", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IF", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IF", 2, 2, "Channel 1 capture/compare interrupt flag", nil, nil},
							{"CH0IF", 1, 1, "Channel 0 capture/compare interrupt flag", nil, nil},
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "event generation register",
						Fields: []soc.Field{
							{"TRGG", 6, 6, "Trigger event generation", nil, nil},
							{"CH3G", 4, 4, "Channel 3 capture or compare event generation", nil, nil},
							{"CH2G", 3, 3, "Channel 2 capture or compare event generation", nil, nil},
							{"CH1G", 2, 2, "Channel 1 capture or compare event generation", nil, nil},
							{"CH0G", 1, 1, "Channel 0 capture or compare event generation", nil, nil},
							{"UPG", 0, 0, "Update generation", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Input",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (input mode)",
						Fields: []soc.Field{
							{"CH1CAPFLT", 15, 12, "Channel 1 input capture filter control", nil, nil},
							{"CH1CAPPSC", 11, 10, "Channel 1 input capture prescaler", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0CAPFLT", 7, 4, "Channel 0 input capture filter control", nil, nil},
							{"CH0CAPPSC", 3, 2, "Channel 0 input capture prescaler", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Output",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (output mode)",
						Fields: []soc.Field{
							{"CH1COMCEN", 15, 15, "Channel 1 output compare clear enable", nil, nil},
							{"CH1COMCTL", 14, 12, "Channel 1 compare output control", nil, nil},
							{"CH1COMSEN", 11, 11, "Channel 1 output compare shadow enable", nil, nil},
							{"CH1COMFEN", 10, 10, "Channel 1 output compare fast enable", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0COMCEN", 7, 7, "Channel 0 output compare clear enable", nil, nil},
							{"CH0COMCTL", 6, 4, "Channel 0 compare output control", nil, nil},
							{"CH0COMSEN", 3, 3, "Channel 0 compare output shadow enable", nil, nil},
							{"CH0COMFEN", 2, 2, "Channel 0 output compare fast enable", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Input",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (input mode)",
						Fields: []soc.Field{
							{"CH3CAPFLT", 15, 12, "Channel 3 input capture filter control", nil, nil},
							{"CH3CAPPSC", 11, 10, "Channel 3 input capture prescaler", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2CAPFLT", 7, 4, "Channel 2 input capture filter control", nil, nil},
							{"CH2CAPPSC", 3, 2, "Channel 2 input capture prescaler", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Output",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (output mode)",
						Fields: []soc.Field{
							{"CH3COMCEN", 15, 15, "Channel 3 output compare clear enable", nil, nil},
							{"CH3COMCTL", 14, 12, "Channel 3 compare output control", nil, nil},
							{"CH3COMSEN", 11, 11, "Channel 3 output compare shadow enable", nil, nil},
							{"CH3COMFEN", 10, 10, "Channel 3 output compare fast enable", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2COMCEN", 7, 7, "Channel 2 output compare clear enable", nil, nil},
							{"CH2COMCTL", 6, 4, "Channel 2 compare output control", nil, nil},
							{"CH2COMSEN", 3, 3, "Channel 2 compare output shadow enable", nil, nil},
							{"CH2COMFEN", 2, 2, "Channel 2 output compare fast enable", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL2",
						Offset: 0x20,
						Size:   16,
						Descr:  "Channel control register 2",
						Fields: []soc.Field{
							{"CH3P", 13, 13, "Channel 3 capture/compare function polarity", nil, nil},
							{"CH3EN", 12, 12, "Channel 3 capture/compare function enable", nil, nil},
							{"CH2P", 9, 9, "Channel 2 capture/compare function polarity", nil, nil},
							{"CH2EN", 8, 8, "Channel 2 capture/compare function enable", nil, nil},
							{"CH1P", 5, 5, "Channel 1 capture/compare function polarity", nil, nil},
							{"CH1EN", 4, 4, "Channel 1 capture/compare function enable", nil, nil},
							{"CH0P", 1, 1, "Channel 0 capture/compare function polarity", nil, nil},
							{"CH0EN", 0, 0, "Channel 0 capture/compare function enable", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "Counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
					{
						Name:   "CH0CV",
						Offset: 0x34,
						Size:   32,
						Descr:  "Channel 0 capture/compare value register",
						Fields: []soc.Field{
							{"CH0VAL", 15, 0, "Capture or compare value of channel 0", nil, nil},
						},
					},
					{
						Name:   "CH1CV",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel 1 capture/compare value register",
						Fields: []soc.Field{
							{"CH1VAL", 15, 0, "Capture or compare value of channel1", nil, nil},
						},
					},
					{
						Name:   "CH2CV",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Channel 2 capture/compare value register",
						Fields: []soc.Field{
							{"CH2VAL", 15, 0, "Capture or compare value of channel 2", nil, nil},
						},
					},
					{
						Name:   "CH3CV",
						Offset: 0x40,
						Size:   32,
						Descr:  "Channel 3 capture/compare value register",
						Fields: []soc.Field{
							{"CH3VAL", 15, 0, "Capture or compare value of channel 3", nil, nil},
						},
					},
					{
						Name:   "DMACFG",
						Offset: 0x48,
						Size:   16,
						Descr:  "DMA configuration register",
						Fields: []soc.Field{
							{"DMATC", 12, 8, "DMA transfer count", nil, nil},
							{"DMATA", 4, 0, "DMA transfer access start address", nil, nil},
						},
					},
					{
						Name:   "DMATB",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA transfer buffer register",
						Fields: []soc.Field{
							{"DMATB", 15, 0, "DMA transfer buffer", nil, nil},
						},
					},
				},
			},
			{
				Name:  "TIMER2",
				Addr:  0x40000400,
				Size:  0x400,
				Descr: "General-purpose-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"CKDIV", 9, 8, "Clock division", nil, nil},
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"CAM", 6, 5, "Counter aligns mode selection", nil, nil},
							{"DIR", 4, 4, "Direction", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TI0S", 7, 7, "Channel 0 trigger input selection", nil, nil},
							{"MMC", 6, 4, "Master mode control", nil, nil},
							{"DMAS", 3, 3, "DMA request source selection", nil, nil},
						},
					},
					{
						Name:   "SMCFG",
						Offset: 0x8,
						Size:   16,
						Descr:  "slave mode control register",
						Fields: []soc.Field{
							{"ETP", 15, 15, "External trigger polarity", nil, nil},
							{"SMC1", 14, 14, "Part of SMC for enable External clock mode1", nil, nil},
							{"ETPSC", 13, 12, "External trigger prescaler", nil, nil},
							{"ETFC", 11, 8, "External trigger filter control", nil, nil},
							{"MSM", 7, 7, "Master-slave mode", nil, nil},
							{"TRGS", 6, 4, "Trigger selection", nil, nil},
							{"SMC", 2, 0, "Slave mode control", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"TRGDEN", 14, 14, "Trigger DMA request enable", nil, nil},
							{"CH3DEN", 12, 12, "Channel 3 capture/compare DMA request enable", nil, nil},
							{"CH2DEN", 11, 11, "Channel 2 capture/compare DMA request enable", nil, nil},
							{"CH1DEN", 10, 10, "Channel 1 capture/compare DMA request enable", nil, nil},
							{"CH0DEN", 9, 9, "Channel 0 capture/compare DMA request enable", nil, nil},
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"TRGIE", 6, 6, "Trigger interrupt enable", nil, nil},
							{"CH3IE", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IE", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IE", 2, 2, "Channel 1 capture/compare interrupt enable", nil, nil},
							{"CH0IE", 1, 1, "Channel 0 capture/compare interrupt enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "interrupt flag register",
						Fields: []soc.Field{
							{"CH3OF", 12, 12, "Channel 3 over capture flag", nil, nil},
							{"CH2OF", 11, 11, "Channel 2 over capture flag", nil, nil},
							{"CH1OF", 10, 10, "Channel 1 over capture flag", nil, nil},
							{"CH0OF", 9, 9, "Channel 0 over capture flag", nil, nil},
							{"TRGIF", 6, 6, "Trigger interrupt flag", nil, nil},
							{"CH3IF", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IF", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IF", 2, 2, "Channel 1 capture/compare interrupt flag", nil, nil},
							{"CH0IF", 1, 1, "Channel 0 capture/compare interrupt flag", nil, nil},
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "event generation register",
						Fields: []soc.Field{
							{"TRGG", 6, 6, "Trigger event generation", nil, nil},
							{"CH3G", 4, 4, "Channel 3 capture or compare event generation", nil, nil},
							{"CH2G", 3, 3, "Channel 2 capture or compare event generation", nil, nil},
							{"CH1G", 2, 2, "Channel 1 capture or compare event generation", nil, nil},
							{"CH0G", 1, 1, "Channel 0 capture or compare event generation", nil, nil},
							{"UPG", 0, 0, "Update generation", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Input",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (input mode)",
						Fields: []soc.Field{
							{"CH1CAPFLT", 15, 12, "Channel 1 input capture filter control", nil, nil},
							{"CH1CAPPSC", 11, 10, "Channel 1 input capture prescaler", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0CAPFLT", 7, 4, "Channel 0 input capture filter control", nil, nil},
							{"CH0CAPPSC", 3, 2, "Channel 0 input capture prescaler", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Output",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (output mode)",
						Fields: []soc.Field{
							{"CH1COMCEN", 15, 15, "Channel 1 output compare clear enable", nil, nil},
							{"CH1COMCTL", 14, 12, "Channel 1 compare output control", nil, nil},
							{"CH1COMSEN", 11, 11, "Channel 1 output compare shadow enable", nil, nil},
							{"CH1COMFEN", 10, 10, "Channel 1 output compare fast enable", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0COMCEN", 7, 7, "Channel 0 output compare clear enable", nil, nil},
							{"CH0COMCTL", 6, 4, "Channel 0 compare output control", nil, nil},
							{"CH0COMSEN", 3, 3, "Channel 0 compare output shadow enable", nil, nil},
							{"CH0COMFEN", 2, 2, "Channel 0 output compare fast enable", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Input",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (input mode)",
						Fields: []soc.Field{
							{"CH3CAPFLT", 15, 12, "Channel 3 input capture filter control", nil, nil},
							{"CH3CAPPSC", 11, 10, "Channel 3 input capture prescaler", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2CAPFLT", 7, 4, "Channel 2 input capture filter control", nil, nil},
							{"CH2CAPPSC", 3, 2, "Channel 2 input capture prescaler", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Output",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (output mode)",
						Fields: []soc.Field{
							{"CH3COMCEN", 15, 15, "Channel 3 output compare clear enable", nil, nil},
							{"CH3COMCTL", 14, 12, "Channel 3 compare output control", nil, nil},
							{"CH3COMSEN", 11, 11, "Channel 3 output compare shadow enable", nil, nil},
							{"CH3COMFEN", 10, 10, "Channel 3 output compare fast enable", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2COMCEN", 7, 7, "Channel 2 output compare clear enable", nil, nil},
							{"CH2COMCTL", 6, 4, "Channel 2 compare output control", nil, nil},
							{"CH2COMSEN", 3, 3, "Channel 2 compare output shadow enable", nil, nil},
							{"CH2COMFEN", 2, 2, "Channel 2 output compare fast enable", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL2",
						Offset: 0x20,
						Size:   16,
						Descr:  "Channel control register 2",
						Fields: []soc.Field{
							{"CH3P", 13, 13, "Channel 3 capture/compare function polarity", nil, nil},
							{"CH3EN", 12, 12, "Channel 3 capture/compare function enable", nil, nil},
							{"CH2P", 9, 9, "Channel 2 capture/compare function polarity", nil, nil},
							{"CH2EN", 8, 8, "Channel 2 capture/compare function enable", nil, nil},
							{"CH1P", 5, 5, "Channel 1 capture/compare function polarity", nil, nil},
							{"CH1EN", 4, 4, "Channel 1 capture/compare function enable", nil, nil},
							{"CH0P", 1, 1, "Channel 0 capture/compare function polarity", nil, nil},
							{"CH0EN", 0, 0, "Channel 0 capture/compare function enable", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "Counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
					{
						Name:   "CH0CV",
						Offset: 0x34,
						Size:   32,
						Descr:  "Channel 0 capture/compare value register",
						Fields: []soc.Field{
							{"CH0VAL", 15, 0, "Capture or compare value of channel 0", nil, nil},
						},
					},
					{
						Name:   "CH1CV",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel 1 capture/compare value register",
						Fields: []soc.Field{
							{"CH1VAL", 15, 0, "Capture or compare value of channel1", nil, nil},
						},
					},
					{
						Name:   "CH2CV",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Channel 2 capture/compare value register",
						Fields: []soc.Field{
							{"CH2VAL", 15, 0, "Capture or compare value of channel 2", nil, nil},
						},
					},
					{
						Name:   "CH3CV",
						Offset: 0x40,
						Size:   32,
						Descr:  "Channel 3 capture/compare value register",
						Fields: []soc.Field{
							{"CH3VAL", 15, 0, "Capture or compare value of channel 3", nil, nil},
						},
					},
					{
						Name:   "DMACFG",
						Offset: 0x48,
						Size:   16,
						Descr:  "DMA configuration register",
						Fields: []soc.Field{
							{"DMATC", 12, 8, "DMA transfer count", nil, nil},
							{"DMATA", 4, 0, "DMA transfer access start address", nil, nil},
						},
					},
					{
						Name:   "DMATB",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA transfer buffer register",
						Fields: []soc.Field{
							{"DMATB", 15, 0, "DMA transfer buffer", nil, nil},
						},
					},
				},
			},
			{
				Name:  "TIMER3",
				Addr:  0x40000800,
				Size:  0x400,
				Descr: "General-purpose-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"CKDIV", 9, 8, "Clock division", nil, nil},
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"CAM", 6, 5, "Counter aligns mode selection", nil, nil},
							{"DIR", 4, 4, "Direction", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TI0S", 7, 7, "Channel 0 trigger input selection", nil, nil},
							{"MMC", 6, 4, "Master mode control", nil, nil},
							{"DMAS", 3, 3, "DMA request source selection", nil, nil},
						},
					},
					{
						Name:   "SMCFG",
						Offset: 0x8,
						Size:   16,
						Descr:  "slave mode control register",
						Fields: []soc.Field{
							{"ETP", 15, 15, "External trigger polarity", nil, nil},
							{"SMC1", 14, 14, "Part of SMC for enable External clock mode1", nil, nil},
							{"ETPSC", 13, 12, "External trigger prescaler", nil, nil},
							{"ETFC", 11, 8, "External trigger filter control", nil, nil},
							{"MSM", 7, 7, "Master-slave mode", nil, nil},
							{"TRGS", 6, 4, "Trigger selection", nil, nil},
							{"SMC", 2, 0, "Slave mode control", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"TRGDEN", 14, 14, "Trigger DMA request enable", nil, nil},
							{"CH3DEN", 12, 12, "Channel 3 capture/compare DMA request enable", nil, nil},
							{"CH2DEN", 11, 11, "Channel 2 capture/compare DMA request enable", nil, nil},
							{"CH1DEN", 10, 10, "Channel 1 capture/compare DMA request enable", nil, nil},
							{"CH0DEN", 9, 9, "Channel 0 capture/compare DMA request enable", nil, nil},
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"TRGIE", 6, 6, "Trigger interrupt enable", nil, nil},
							{"CH3IE", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IE", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IE", 2, 2, "Channel 1 capture/compare interrupt enable", nil, nil},
							{"CH0IE", 1, 1, "Channel 0 capture/compare interrupt enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "interrupt flag register",
						Fields: []soc.Field{
							{"CH3OF", 12, 12, "Channel 3 over capture flag", nil, nil},
							{"CH2OF", 11, 11, "Channel 2 over capture flag", nil, nil},
							{"CH1OF", 10, 10, "Channel 1 over capture flag", nil, nil},
							{"CH0OF", 9, 9, "Channel 0 over capture flag", nil, nil},
							{"TRGIF", 6, 6, "Trigger interrupt flag", nil, nil},
							{"CH3IF", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IF", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IF", 2, 2, "Channel 1 capture/compare interrupt flag", nil, nil},
							{"CH0IF", 1, 1, "Channel 0 capture/compare interrupt flag", nil, nil},
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "event generation register",
						Fields: []soc.Field{
							{"TRGG", 6, 6, "Trigger event generation", nil, nil},
							{"CH3G", 4, 4, "Channel 3 capture or compare event generation", nil, nil},
							{"CH2G", 3, 3, "Channel 2 capture or compare event generation", nil, nil},
							{"CH1G", 2, 2, "Channel 1 capture or compare event generation", nil, nil},
							{"CH0G", 1, 1, "Channel 0 capture or compare event generation", nil, nil},
							{"UPG", 0, 0, "Update generation", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Input",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (input mode)",
						Fields: []soc.Field{
							{"CH1CAPFLT", 15, 12, "Channel 1 input capture filter control", nil, nil},
							{"CH1CAPPSC", 11, 10, "Channel 1 input capture prescaler", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0CAPFLT", 7, 4, "Channel 0 input capture filter control", nil, nil},
							{"CH0CAPPSC", 3, 2, "Channel 0 input capture prescaler", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Output",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (output mode)",
						Fields: []soc.Field{
							{"CH1COMCEN", 15, 15, "Channel 1 output compare clear enable", nil, nil},
							{"CH1COMCTL", 14, 12, "Channel 1 compare output control", nil, nil},
							{"CH1COMSEN", 11, 11, "Channel 1 output compare shadow enable", nil, nil},
							{"CH1COMFEN", 10, 10, "Channel 1 output compare fast enable", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0COMCEN", 7, 7, "Channel 0 output compare clear enable", nil, nil},
							{"CH0COMCTL", 6, 4, "Channel 0 compare output control", nil, nil},
							{"CH0COMSEN", 3, 3, "Channel 0 compare output shadow enable", nil, nil},
							{"CH0COMFEN", 2, 2, "Channel 0 output compare fast enable", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Input",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (input mode)",
						Fields: []soc.Field{
							{"CH3CAPFLT", 15, 12, "Channel 3 input capture filter control", nil, nil},
							{"CH3CAPPSC", 11, 10, "Channel 3 input capture prescaler", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2CAPFLT", 7, 4, "Channel 2 input capture filter control", nil, nil},
							{"CH2CAPPSC", 3, 2, "Channel 2 input capture prescaler", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Output",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (output mode)",
						Fields: []soc.Field{
							{"CH3COMCEN", 15, 15, "Channel 3 output compare clear enable", nil, nil},
							{"CH3COMCTL", 14, 12, "Channel 3 compare output control", nil, nil},
							{"CH3COMSEN", 11, 11, "Channel 3 output compare shadow enable", nil, nil},
							{"CH3COMFEN", 10, 10, "Channel 3 output compare fast enable", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2COMCEN", 7, 7, "Channel 2 output compare clear enable", nil, nil},
							{"CH2COMCTL", 6, 4, "Channel 2 compare output control", nil, nil},
							{"CH2COMSEN", 3, 3, "Channel 2 compare output shadow enable", nil, nil},
							{"CH2COMFEN", 2, 2, "Channel 2 output compare fast enable", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL2",
						Offset: 0x20,
						Size:   16,
						Descr:  "Channel control register 2",
						Fields: []soc.Field{
							{"CH3P", 13, 13, "Channel 3 capture/compare function polarity", nil, nil},
							{"CH3EN", 12, 12, "Channel 3 capture/compare function enable", nil, nil},
							{"CH2P", 9, 9, "Channel 2 capture/compare function polarity", nil, nil},
							{"CH2EN", 8, 8, "Channel 2 capture/compare function enable", nil, nil},
							{"CH1P", 5, 5, "Channel 1 capture/compare function polarity", nil, nil},
							{"CH1EN", 4, 4, "Channel 1 capture/compare function enable", nil, nil},
							{"CH0P", 1, 1, "Channel 0 capture/compare function polarity", nil, nil},
							{"CH0EN", 0, 0, "Channel 0 capture/compare function enable", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "Counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
					{
						Name:   "CH0CV",
						Offset: 0x34,
						Size:   32,
						Descr:  "Channel 0 capture/compare value register",
						Fields: []soc.Field{
							{"CH0VAL", 15, 0, "Capture or compare value of channel 0", nil, nil},
						},
					},
					{
						Name:   "CH1CV",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel 1 capture/compare value register",
						Fields: []soc.Field{
							{"CH1VAL", 15, 0, "Capture or compare value of channel1", nil, nil},
						},
					},
					{
						Name:   "CH2CV",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Channel 2 capture/compare value register",
						Fields: []soc.Field{
							{"CH2VAL", 15, 0, "Capture or compare value of channel 2", nil, nil},
						},
					},
					{
						Name:   "CH3CV",
						Offset: 0x40,
						Size:   32,
						Descr:  "Channel 3 capture/compare value register",
						Fields: []soc.Field{
							{"CH3VAL", 15, 0, "Capture or compare value of channel 3", nil, nil},
						},
					},
					{
						Name:   "DMACFG",
						Offset: 0x48,
						Size:   16,
						Descr:  "DMA configuration register",
						Fields: []soc.Field{
							{"DMATC", 12, 8, "DMA transfer count", nil, nil},
							{"DMATA", 4, 0, "DMA transfer access start address", nil, nil},
						},
					},
					{
						Name:   "DMATB",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA transfer buffer register",
						Fields: []soc.Field{
							{"DMATB", 15, 0, "DMA transfer buffer", nil, nil},
						},
					},
				},
			},
			{
				Name:  "TIMER4",
				Addr:  0x40000c00,
				Size:  0x400,
				Descr: "General-purpose-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"CKDIV", 9, 8, "Clock division", nil, nil},
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"CAM", 6, 5, "Counter aligns mode selection", nil, nil},
							{"DIR", 4, 4, "Direction", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TI0S", 7, 7, "Channel 0 trigger input selection", nil, nil},
							{"MMC", 6, 4, "Master mode control", nil, nil},
							{"DMAS", 3, 3, "DMA request source selection", nil, nil},
						},
					},
					{
						Name:   "SMCFG",
						Offset: 0x8,
						Size:   16,
						Descr:  "slave mode control register",
						Fields: []soc.Field{
							{"ETP", 15, 15, "External trigger polarity", nil, nil},
							{"SMC1", 14, 14, "Part of SMC for enable External clock mode1", nil, nil},
							{"ETPSC", 13, 12, "External trigger prescaler", nil, nil},
							{"ETFC", 11, 8, "External trigger filter control", nil, nil},
							{"MSM", 7, 7, "Master-slave mode", nil, nil},
							{"TRGS", 6, 4, "Trigger selection", nil, nil},
							{"SMC", 2, 0, "Slave mode control", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"TRGDEN", 14, 14, "Trigger DMA request enable", nil, nil},
							{"CH3DEN", 12, 12, "Channel 3 capture/compare DMA request enable", nil, nil},
							{"CH2DEN", 11, 11, "Channel 2 capture/compare DMA request enable", nil, nil},
							{"CH1DEN", 10, 10, "Channel 1 capture/compare DMA request enable", nil, nil},
							{"CH0DEN", 9, 9, "Channel 0 capture/compare DMA request enable", nil, nil},
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"TRGIE", 6, 6, "Trigger interrupt enable", nil, nil},
							{"CH3IE", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IE", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IE", 2, 2, "Channel 1 capture/compare interrupt enable", nil, nil},
							{"CH0IE", 1, 1, "Channel 0 capture/compare interrupt enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "interrupt flag register",
						Fields: []soc.Field{
							{"CH3OF", 12, 12, "Channel 3 over capture flag", nil, nil},
							{"CH2OF", 11, 11, "Channel 2 over capture flag", nil, nil},
							{"CH1OF", 10, 10, "Channel 1 over capture flag", nil, nil},
							{"CH0OF", 9, 9, "Channel 0 over capture flag", nil, nil},
							{"TRGIF", 6, 6, "Trigger interrupt flag", nil, nil},
							{"CH3IF", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IF", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IF", 2, 2, "Channel 1 capture/compare interrupt flag", nil, nil},
							{"CH0IF", 1, 1, "Channel 0 capture/compare interrupt flag", nil, nil},
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "event generation register",
						Fields: []soc.Field{
							{"TRGG", 6, 6, "Trigger event generation", nil, nil},
							{"CH3G", 4, 4, "Channel 3 capture or compare event generation", nil, nil},
							{"CH2G", 3, 3, "Channel 2 capture or compare event generation", nil, nil},
							{"CH1G", 2, 2, "Channel 1 capture or compare event generation", nil, nil},
							{"CH0G", 1, 1, "Channel 0 capture or compare event generation", nil, nil},
							{"UPG", 0, 0, "Update generation", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Input",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (input mode)",
						Fields: []soc.Field{
							{"CH1CAPFLT", 15, 12, "Channel 1 input capture filter control", nil, nil},
							{"CH1CAPPSC", 11, 10, "Channel 1 input capture prescaler", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0CAPFLT", 7, 4, "Channel 0 input capture filter control", nil, nil},
							{"CH0CAPPSC", 3, 2, "Channel 0 input capture prescaler", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Output",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (output mode)",
						Fields: []soc.Field{
							{"CH1COMCEN", 15, 15, "Channel 1 output compare clear enable", nil, nil},
							{"CH1COMCTL", 14, 12, "Channel 1 compare output control", nil, nil},
							{"CH1COMSEN", 11, 11, "Channel 1 output compare shadow enable", nil, nil},
							{"CH1COMFEN", 10, 10, "Channel 1 output compare fast enable", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0COMCEN", 7, 7, "Channel 0 output compare clear enable", nil, nil},
							{"CH0COMCTL", 6, 4, "Channel 0 compare output control", nil, nil},
							{"CH0COMSEN", 3, 3, "Channel 0 compare output shadow enable", nil, nil},
							{"CH0COMFEN", 2, 2, "Channel 0 output compare fast enable", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Input",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (input mode)",
						Fields: []soc.Field{
							{"CH3CAPFLT", 15, 12, "Channel 3 input capture filter control", nil, nil},
							{"CH3CAPPSC", 11, 10, "Channel 3 input capture prescaler", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2CAPFLT", 7, 4, "Channel 2 input capture filter control", nil, nil},
							{"CH2CAPPSC", 3, 2, "Channel 2 input capture prescaler", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Output",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (output mode)",
						Fields: []soc.Field{
							{"CH3COMCEN", 15, 15, "Channel 3 output compare clear enable", nil, nil},
							{"CH3COMCTL", 14, 12, "Channel 3 compare output control", nil, nil},
							{"CH3COMSEN", 11, 11, "Channel 3 output compare shadow enable", nil, nil},
							{"CH3COMFEN", 10, 10, "Channel 3 output compare fast enable", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2COMCEN", 7, 7, "Channel 2 output compare clear enable", nil, nil},
							{"CH2COMCTL", 6, 4, "Channel 2 compare output control", nil, nil},
							{"CH2COMSEN", 3, 3, "Channel 2 compare output shadow enable", nil, nil},
							{"CH2COMFEN", 2, 2, "Channel 2 output compare fast enable", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL2",
						Offset: 0x20,
						Size:   16,
						Descr:  "Channel control register 2",
						Fields: []soc.Field{
							{"CH3P", 13, 13, "Channel 3 capture/compare function polarity", nil, nil},
							{"CH3EN", 12, 12, "Channel 3 capture/compare function enable", nil, nil},
							{"CH2P", 9, 9, "Channel 2 capture/compare function polarity", nil, nil},
							{"CH2EN", 8, 8, "Channel 2 capture/compare function enable", nil, nil},
							{"CH1P", 5, 5, "Channel 1 capture/compare function polarity", nil, nil},
							{"CH1EN", 4, 4, "Channel 1 capture/compare function enable", nil, nil},
							{"CH0P", 1, 1, "Channel 0 capture/compare function polarity", nil, nil},
							{"CH0EN", 0, 0, "Channel 0 capture/compare function enable", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "Counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
					{
						Name:   "CH0CV",
						Offset: 0x34,
						Size:   32,
						Descr:  "Channel 0 capture/compare value register",
						Fields: []soc.Field{
							{"CH0VAL", 15, 0, "Capture or compare value of channel 0", nil, nil},
						},
					},
					{
						Name:   "CH1CV",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel 1 capture/compare value register",
						Fields: []soc.Field{
							{"CH1VAL", 15, 0, "Capture or compare value of channel1", nil, nil},
						},
					},
					{
						Name:   "CH2CV",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Channel 2 capture/compare value register",
						Fields: []soc.Field{
							{"CH2VAL", 15, 0, "Capture or compare value of channel 2", nil, nil},
						},
					},
					{
						Name:   "CH3CV",
						Offset: 0x40,
						Size:   32,
						Descr:  "Channel 3 capture/compare value register",
						Fields: []soc.Field{
							{"CH3VAL", 15, 0, "Capture or compare value of channel 3", nil, nil},
						},
					},
					{
						Name:   "DMACFG",
						Offset: 0x48,
						Size:   16,
						Descr:  "DMA configuration register",
						Fields: []soc.Field{
							{"DMATC", 12, 8, "DMA transfer count", nil, nil},
							{"DMATA", 4, 0, "DMA transfer access start address", nil, nil},
						},
					},
					{
						Name:   "DMATB",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA transfer buffer register",
						Fields: []soc.Field{
							{"DMATB", 15, 0, "DMA transfer buffer", nil, nil},
						},
					},
				},
			},
			{
				Name:  "TIMER5",
				Addr:  0x40001000,
				Size:  0x400,
				Descr: "Basic-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"MMC", 6, 4, "Master mode control", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "Interrupt flag register",
						Fields: []soc.Field{
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "event generation register",
						Fields: []soc.Field{
							{"UPG", 0, 0, "Update generation", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "Counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Low counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "TIMER6",
				Addr:  0x40001400,
				Size:  0x400,
				Descr: "Basic-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"MMC", 6, 4, "Master mode control", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "Interrupt flag register",
						Fields: []soc.Field{
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "event generation register",
						Fields: []soc.Field{
							{"UPG", 0, 0, "Update generation", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "Counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Low counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "RTC",
				Addr:  0x40002800,
				Size:  0x400,
				Descr: "Real-time clock",
				Registers: []soc.Register{
					{
						Name:   "INTEN",
						Offset: 0x0,
						Size:   32,
						Descr:  "RTC interrupt enable register",
						Fields: []soc.Field{
							{"OVIE", 2, 2, "Overflow interrupt enable", nil, nil},
							{"ALRMIE", 1, 1, "Alarm interrupt enable", nil, nil},
							{"SCIE", 0, 0, "Second interrupt", nil, nil},
						},
					},
					{
						Name:   "CTL",
						Offset: 0x4,
						Size:   32,
						Descr:  "control register",
						Fields: []soc.Field{
							{"LWOFF", 5, 5, "Last write operation finished flag", nil, nil},
							{"CMF", 4, 4, "Configuration mode flag", nil, nil},
							{"RSYNF", 3, 3, "Registers synchronized flag", nil, nil},
							{"OVIF", 2, 2, "Overflow interrupt flag", nil, nil},
							{"ALRMIF", 1, 1, "Alarm interrupt flag", nil, nil},
							{"SCIF", 0, 0, "Sencond interrupt flag", nil, nil},
						},
					},
					{
						Name:   "PSCH",
						Offset: 0x8,
						Size:   32,
						Descr:  "RTC prescaler high register",
						Fields: []soc.Field{
							{"PSC", 3, 0, "RTC prescaler value high", nil, nil},
						},
					},
					{
						Name:   "PSCL",
						Offset: 0xc,
						Size:   32,
						Descr:  "RTC prescaler low register",
						Fields: []soc.Field{
							{"PSC", 15, 0, "RTC prescaler value low", nil, nil},
						},
					},
					{
						Name:   "DIVH",
						Offset: 0x10,
						Size:   32,
						Descr:  "RTC divider high register",
						Fields: []soc.Field{
							{"DIV", 3, 0, "RTC divider value high", nil, nil},
						},
					},
					{
						Name:   "DIVL",
						Offset: 0x14,
						Size:   32,
						Descr:  "RTC divider low register",
						Fields: []soc.Field{
							{"DIV", 15, 0, "RTC divider value low", nil, nil},
						},
					},
					{
						Name:   "CNTH",
						Offset: 0x18,
						Size:   32,
						Descr:  "RTC counter high register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "RTC counter value high", nil, nil},
						},
					},
					{
						Name:   "CNTL",
						Offset: 0x1c,
						Size:   32,
						Descr:  "RTC counter low register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "RTC counter value low", nil, nil},
						},
					},
					{
						Name:   "ALRMH",
						Offset: 0x20,
						Size:   32,
						Descr:  "Alarm high register",
						Fields: []soc.Field{
							{"ALRM", 15, 0, "Alarm value high", nil, nil},
						},
					},
					{
						Name:   "ALRML",
						Offset: 0x24,
						Size:   32,
						Descr:  "RTC alarm low register",
						Fields: []soc.Field{
							{"ALRM", 15, 0, "alarm value low", nil, nil},
						},
					},
				},
			},
			{
				Name:  "WWDGT",
				Addr:  0x40002c00,
				Size:  0x400,
				Descr: "Window watchdog timer",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control register",
						Fields: []soc.Field{
							{"WDGTEN", 7, 7, "Activation bit", nil, nil},
							{"CNT", 6, 0, "7-bit counter", nil, nil},
						},
					},
					{
						Name:   "CFG",
						Offset: 0x4,
						Size:   32,
						Descr:  "Configuration register",
						Fields: []soc.Field{
							{"EWIE", 9, 9, "Early wakeup interrupt", nil, nil},
							{"PSC", 8, 7, "Prescaler", nil, nil},
							{"WIN", 6, 0, "7-bit window value", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"EWIF", 0, 0, "Early wakeup interrupt flag", nil, nil},
						},
					},
				},
			},
			{
				Name:  "FWDGT",
				Addr:  0x40003000,
				Size:  0x400,
				Descr: "free watchdog timer",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control register",
						Fields: []soc.Field{
							{"CMD", 15, 0, "Key value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x4,
						Size:   32,
						Descr:  "Prescaler register",
						Fields: []soc.Field{
							{"PSC", 2, 0, "Free watchdog timer prescaler selection", nil, nil},
						},
					},
					{
						Name:   "RLD",
						Offset: 0x8,
						Size:   32,
						Descr:  "Reload register",
						Fields: []soc.Field{
							{"RLD", 11, 0, "Free watchdog timer counter reload value", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0xc,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"RUD", 1, 1, "Free watchdog timer counter reload value update", nil, nil},
							{"PUD", 0, 0, "Free watchdog timer prescaler value update", nil, nil},
						},
					},
				},
			},
			{
				Name:  "SPI1",
				Addr:  0x40003800,
				Size:  0x400,
				Descr: "Serial peripheral interface",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"BDEN", 15, 15, "Bidirectional enable", nil, nil},
							{"BDOEN", 14, 14, "Bidirectional Transmit output enable", nil, nil},
							{"CRCEN", 13, 13, "CRC Calculation Enable", nil, nil},
							{"CRCNT", 12, 12, "CRC Next Transfer", nil, nil},
							{"FF16", 11, 11, "Data frame format", nil, nil},
							{"RO", 10, 10, "Receive only", nil, nil},
							{"SWNSSEN", 9, 9, "NSS Software Mode Selection", nil, nil},
							{"SWNSS", 8, 8, "NSS Pin Selection In NSS Software Mode", nil, nil},
							{"LF", 7, 7, "LSB First Mode", nil, nil},
							{"SPIEN", 6, 6, "SPI enable", nil, nil},
							{"PSC", 5, 3, "Master Clock Prescaler Selection", nil, nil},
							{"MSTMOD", 2, 2, "Master Mode Enable", nil, nil},
							{"CKPL", 1, 1, "Clock polarity Selection", nil, nil},
							{"CKPH", 0, 0, "Clock Phase Selection", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TBEIE", 7, 7, "Tx buffer empty interrupt enable", nil, nil},
							{"RBNEIE", 6, 6, "RX buffer not empty interrupt enable", nil, nil},
							{"ERRIE", 5, 5, "Error interrupt enable", nil, nil},
							{"TMOD", 4, 4, "SPI TI mode enable", nil, nil},
							{"NSSP", 3, 3, "SPI NSS pulse mode enable", nil, nil},
							{"NSSDRV", 2, 2, "Drive NSS Output", nil, nil},
							{"DMATEN", 1, 1, "Transmit Buffer DMA Enable", nil, nil},
							{"DMAREN", 0, 0, "Rx buffer DMA enable", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0x8,
						Size:   16,
						Descr:  "status register",
						Fields: []soc.Field{
							{"FERR", 8, 8, "Format error", nil, nil},
							{"TRANS", 7, 7, "Transmitting On-going Bit", nil, nil},
							{"RXORERR", 6, 6, "Reception Overrun Error Bit", nil, nil},
							{"CONFERR", 5, 5, "SPI Configuration error", nil, nil},
							{"CRCERR", 4, 4, "SPI CRC Error Bit", nil, nil},
							{"TXURERR", 3, 3, "Transmission underrun error bit", nil, nil},
							{"I2SCH", 2, 2, "I2S channel side", nil, nil},
							{"TBE", 1, 1, "Transmit Buffer Empty", nil, nil},
							{"RBNE", 0, 0, "Receive Buffer Not Empty", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0xc,
						Size:   16,
						Descr:  "data register",
						Fields: []soc.Field{
							{"SPI_DATA", 15, 0, "Data transfer register", nil, nil},
						},
					},
					{
						Name:   "CRCPOLY",
						Offset: 0x10,
						Size:   16,
						Descr:  "CRC polynomial register",
						Fields: []soc.Field{
							{"CRCPOLY", 15, 0, "CRC polynomial value", nil, nil},
						},
					},
					{
						Name:   "RCRC",
						Offset: 0x14,
						Size:   16,
						Descr:  "RX CRC register",
						Fields: []soc.Field{
							{"RCRC", 15, 0, "RX CRC value", nil, nil},
						},
					},
					{
						Name:   "TCRC",
						Offset: 0x18,
						Size:   16,
						Descr:  "TX CRC register",
						Fields: []soc.Field{
							{"TCRC", 15, 0, "Tx CRC value", nil, nil},
						},
					},
					{
						Name:   "I2SCTL",
						Offset: 0x1c,
						Size:   16,
						Descr:  "I2S control register",
						Fields: []soc.Field{
							{"I2SSEL", 11, 11, "I2S mode selection", nil, nil},
							{"I2SEN", 10, 10, "I2S Enable", nil, nil},
							{"I2SOPMOD", 9, 8, "I2S operation mode", nil, nil},
							{"PCMSMOD", 7, 7, "PCM frame synchronization mode", nil, nil},
							{"I2SSTD", 5, 4, "I2S standard selection", nil, nil},
							{"CKPL", 3, 3, "Idle state clock polarity", nil, nil},
							{"DTLEN", 2, 1, "Data length", nil, nil},
							{"CHLEN", 0, 0, "Channel length (number of bits per audio channel)", nil, nil},
						},
					},
					{
						Name:   "I2SPSC",
						Offset: 0x20,
						Size:   16,
						Descr:  "I2S prescaler register",
						Fields: []soc.Field{
							{"MCKOEN", 9, 9, "I2S_MCK output enable", nil, nil},
							{"OF", 8, 8, "Odd factor for the prescaler", nil, nil},
							{"DIV", 7, 0, "Dividing factor for the prescaler", nil, nil},
						},
					},
				},
			},
			{
				Name:  "SPI2",
				Addr:  0x40003c00,
				Size:  0x400,
				Descr: "Serial peripheral interface",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"BDEN", 15, 15, "Bidirectional enable", nil, nil},
							{"BDOEN", 14, 14, "Bidirectional Transmit output enable", nil, nil},
							{"CRCEN", 13, 13, "CRC Calculation Enable", nil, nil},
							{"CRCNT", 12, 12, "CRC Next Transfer", nil, nil},
							{"FF16", 11, 11, "Data frame format", nil, nil},
							{"RO", 10, 10, "Receive only", nil, nil},
							{"SWNSSEN", 9, 9, "NSS Software Mode Selection", nil, nil},
							{"SWNSS", 8, 8, "NSS Pin Selection In NSS Software Mode", nil, nil},
							{"LF", 7, 7, "LSB First Mode", nil, nil},
							{"SPIEN", 6, 6, "SPI enable", nil, nil},
							{"PSC", 5, 3, "Master Clock Prescaler Selection", nil, nil},
							{"MSTMOD", 2, 2, "Master Mode Enable", nil, nil},
							{"CKPL", 1, 1, "Clock polarity Selection", nil, nil},
							{"CKPH", 0, 0, "Clock Phase Selection", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TBEIE", 7, 7, "Tx buffer empty interrupt enable", nil, nil},
							{"RBNEIE", 6, 6, "RX buffer not empty interrupt enable", nil, nil},
							{"ERRIE", 5, 5, "Error interrupt enable", nil, nil},
							{"TMOD", 4, 4, "SPI TI mode enable", nil, nil},
							{"NSSP", 3, 3, "SPI NSS pulse mode enable", nil, nil},
							{"NSSDRV", 2, 2, "Drive NSS Output", nil, nil},
							{"DMATEN", 1, 1, "Transmit Buffer DMA Enable", nil, nil},
							{"DMAREN", 0, 0, "Rx buffer DMA enable", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0x8,
						Size:   16,
						Descr:  "status register",
						Fields: []soc.Field{
							{"FERR", 8, 8, "Format error", nil, nil},
							{"TRANS", 7, 7, "Transmitting On-going Bit", nil, nil},
							{"RXORERR", 6, 6, "Reception Overrun Error Bit", nil, nil},
							{"CONFERR", 5, 5, "SPI Configuration error", nil, nil},
							{"CRCERR", 4, 4, "SPI CRC Error Bit", nil, nil},
							{"TXURERR", 3, 3, "Transmission underrun error bit", nil, nil},
							{"I2SCH", 2, 2, "I2S channel side", nil, nil},
							{"TBE", 1, 1, "Transmit Buffer Empty", nil, nil},
							{"RBNE", 0, 0, "Receive Buffer Not Empty", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0xc,
						Size:   16,
						Descr:  "data register",
						Fields: []soc.Field{
							{"SPI_DATA", 15, 0, "Data transfer register", nil, nil},
						},
					},
					{
						Name:   "CRCPOLY",
						Offset: 0x10,
						Size:   16,
						Descr:  "CRC polynomial register",
						Fields: []soc.Field{
							{"CRCPOLY", 15, 0, "CRC polynomial value", nil, nil},
						},
					},
					{
						Name:   "RCRC",
						Offset: 0x14,
						Size:   16,
						Descr:  "RX CRC register",
						Fields: []soc.Field{
							{"RCRC", 15, 0, "RX CRC value", nil, nil},
						},
					},
					{
						Name:   "TCRC",
						Offset: 0x18,
						Size:   16,
						Descr:  "TX CRC register",
						Fields: []soc.Field{
							{"TCRC", 15, 0, "Tx CRC value", nil, nil},
						},
					},
					{
						Name:   "I2SCTL",
						Offset: 0x1c,
						Size:   16,
						Descr:  "I2S control register",
						Fields: []soc.Field{
							{"I2SSEL", 11, 11, "I2S mode selection", nil, nil},
							{"I2SEN", 10, 10, "I2S Enable", nil, nil},
							{"I2SOPMOD", 9, 8, "I2S operation mode", nil, nil},
							{"PCMSMOD", 7, 7, "PCM frame synchronization mode", nil, nil},
							{"I2SSTD", 5, 4, "I2S standard selection", nil, nil},
							{"CKPL", 3, 3, "Idle state clock polarity", nil, nil},
							{"DTLEN", 2, 1, "Data length", nil, nil},
							{"CHLEN", 0, 0, "Channel length (number of bits per audio channel)", nil, nil},
						},
					},
					{
						Name:   "I2SPSC",
						Offset: 0x20,
						Size:   16,
						Descr:  "I2S prescaler register",
						Fields: []soc.Field{
							{"MCKOEN", 9, 9, "I2S_MCK output enable", nil, nil},
							{"OF", 8, 8, "Odd factor for the prescaler", nil, nil},
							{"DIV", 7, 0, "Dividing factor for the prescaler", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USART1",
				Addr:  0x40004400,
				Size:  0x400,
				Descr: "Universal synchronous asynchronous receiver transmitter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"CTSF", 9, 9, "CTS change flag", nil, nil},
							{"LBDF", 8, 8, "LIN break detection flag", nil, nil},
							{"TBE", 7, 7, "Transmit data buffer empty", nil, nil},
							{"TC", 6, 6, "Transmission complete", nil, nil},
							{"RBNE", 5, 5, "Read data buffer not empty", nil, nil},
							{"IDLEF", 4, 4, "IDLE frame detected flag", nil, nil},
							{"ORERR", 3, 3, "Overrun error", nil, nil},
							{"NERR", 2, 2, "Noise error flag", nil, nil},
							{"FERR", 1, 1, "Frame error flag", nil, nil},
							{"PERR", 0, 0, "Parity error flag", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x4,
						Size:   32,
						Descr:  "Data register",
						Fields: []soc.Field{
							{"DATA", 8, 0, "Transmit or read data value", nil, nil},
						},
					},
					{
						Name:   "BAUD",
						Offset: 0x8,
						Size:   32,
						Descr:  "Baud rate register",
						Fields: []soc.Field{
							{"INTDIV", 15, 4, "Integer part of baud-rate divider", nil, nil},
							{"FRADIV", 3, 0, "Fraction part of baud-rate divider", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"UEN", 13, 13, "USART enable", nil, nil},
							{"WL", 12, 12, "Word length", nil, nil},
							{"WM", 11, 11, "Wakeup method in mute mode", nil, nil},
							{"PCEN", 10, 10, "Parity check function enable", nil, nil},
							{"PM", 9, 9, "Parity mode", nil, nil},
							{"PERRIE", 8, 8, "Parity error interrupt enable", nil, nil},
							{"TBEIE", 7, 7, "Transmitter buffer empty interrupt enable", nil, nil},
							{"TCIE", 6, 6, "Transmission complete interrupt enable", nil, nil},
							{"RBNEIE", 5, 5, "Read data buffer not empty interrupt and overrun error interrupt enable", nil, nil},
							{"IDLEIE", 4, 4, "IDLE line detected interrupt enable", nil, nil},
							{"TEN", 3, 3, "Transmitter enable", nil, nil},
							{"REN", 2, 2, "Receiver enable", nil, nil},
							{"RWU", 1, 1, "Receiver wakeup from mute mode", nil, nil},
							{"SBKCMD", 0, 0, "Send break command", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"LMEN", 14, 14, "LIN mode enable", nil, nil},
							{"STB", 13, 12, "STOP bits length", nil, nil},
							{"CKEN", 11, 11, "CK pin enable", nil, nil},
							{"CPL", 10, 10, "Clock polarity", nil, nil},
							{"CPH", 9, 9, "Clock phase", nil, nil},
							{"CLEN", 8, 8, "CK Length", nil, nil},
							{"LBDIE", 6, 6, "LIN break detection interrupt enable", nil, nil},
							{"LBLEN", 5, 5, "LIN break frame length", nil, nil},
							{"ADDR", 3, 0, "Address of the USART", nil, nil},
						},
					},
					{
						Name:   "CTL2",
						Offset: 0x14,
						Size:   32,
						Descr:  "Control register 2",
						Fields: []soc.Field{
							{"CTSIE", 10, 10, "CTS interrupt enable", nil, nil},
							{"CTSEN", 9, 9, "CTS enable", nil, nil},
							{"RTSEN", 8, 8, "RTS enable", nil, nil},
							{"DENT", 7, 7, "DMA request enable for transmission", nil, nil},
							{"DENR", 6, 6, "DMA request enable for reception", nil, nil},
							{"SCEN", 5, 5, "Smartcard mode enable", nil, nil},
							{"NKEN", 4, 4, "Smartcard NACK enable", nil, nil},
							{"HDEN", 3, 3, "Half-duplex selection", nil, nil},
							{"IRLP", 2, 2, "IrDA low-power", nil, nil},
							{"IREN", 1, 1, "IrDA mode enable", nil, nil},
							{"ERRIE", 0, 0, "Error interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GP",
						Offset: 0x18,
						Size:   32,
						Descr:  "Guard time and prescaler register",
						Fields: []soc.Field{
							{"GUAT", 15, 8, "Guard time value in Smartcard mode", nil, nil},
							{"PSC", 7, 0, "Prescaler value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USART2",
				Addr:  0x40004800,
				Size:  0x400,
				Descr: "Universal synchronous asynchronous receiver transmitter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"CTSF", 9, 9, "CTS change flag", nil, nil},
							{"LBDF", 8, 8, "LIN break detection flag", nil, nil},
							{"TBE", 7, 7, "Transmit data buffer empty", nil, nil},
							{"TC", 6, 6, "Transmission complete", nil, nil},
							{"RBNE", 5, 5, "Read data buffer not empty", nil, nil},
							{"IDLEF", 4, 4, "IDLE frame detected flag", nil, nil},
							{"ORERR", 3, 3, "Overrun error", nil, nil},
							{"NERR", 2, 2, "Noise error flag", nil, nil},
							{"FERR", 1, 1, "Frame error flag", nil, nil},
							{"PERR", 0, 0, "Parity error flag", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x4,
						Size:   32,
						Descr:  "Data register",
						Fields: []soc.Field{
							{"DATA", 8, 0, "Transmit or read data value", nil, nil},
						},
					},
					{
						Name:   "BAUD",
						Offset: 0x8,
						Size:   32,
						Descr:  "Baud rate register",
						Fields: []soc.Field{
							{"INTDIV", 15, 4, "Integer part of baud-rate divider", nil, nil},
							{"FRADIV", 3, 0, "Fraction part of baud-rate divider", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"UEN", 13, 13, "USART enable", nil, nil},
							{"WL", 12, 12, "Word length", nil, nil},
							{"WM", 11, 11, "Wakeup method in mute mode", nil, nil},
							{"PCEN", 10, 10, "Parity check function enable", nil, nil},
							{"PM", 9, 9, "Parity mode", nil, nil},
							{"PERRIE", 8, 8, "Parity error interrupt enable", nil, nil},
							{"TBEIE", 7, 7, "Transmitter buffer empty interrupt enable", nil, nil},
							{"TCIE", 6, 6, "Transmission complete interrupt enable", nil, nil},
							{"RBNEIE", 5, 5, "Read data buffer not empty interrupt and overrun error interrupt enable", nil, nil},
							{"IDLEIE", 4, 4, "IDLE line detected interrupt enable", nil, nil},
							{"TEN", 3, 3, "Transmitter enable", nil, nil},
							{"REN", 2, 2, "Receiver enable", nil, nil},
							{"RWU", 1, 1, "Receiver wakeup from mute mode", nil, nil},
							{"SBKCMD", 0, 0, "Send break command", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"LMEN", 14, 14, "LIN mode enable", nil, nil},
							{"STB", 13, 12, "STOP bits length", nil, nil},
							{"CKEN", 11, 11, "CK pin enable", nil, nil},
							{"CPL", 10, 10, "Clock polarity", nil, nil},
							{"CPH", 9, 9, "Clock phase", nil, nil},
							{"CLEN", 8, 8, "CK Length", nil, nil},
							{"LBDIE", 6, 6, "LIN break detection interrupt enable", nil, nil},
							{"LBLEN", 5, 5, "LIN break frame length", nil, nil},
							{"ADDR", 3, 0, "Address of the USART", nil, nil},
						},
					},
					{
						Name:   "CTL2",
						Offset: 0x14,
						Size:   32,
						Descr:  "Control register 2",
						Fields: []soc.Field{
							{"CTSIE", 10, 10, "CTS interrupt enable", nil, nil},
							{"CTSEN", 9, 9, "CTS enable", nil, nil},
							{"RTSEN", 8, 8, "RTS enable", nil, nil},
							{"DENT", 7, 7, "DMA request enable for transmission", nil, nil},
							{"DENR", 6, 6, "DMA request enable for reception", nil, nil},
							{"SCEN", 5, 5, "Smartcard mode enable", nil, nil},
							{"NKEN", 4, 4, "Smartcard NACK enable", nil, nil},
							{"HDEN", 3, 3, "Half-duplex selection", nil, nil},
							{"IRLP", 2, 2, "IrDA low-power", nil, nil},
							{"IREN", 1, 1, "IrDA mode enable", nil, nil},
							{"ERRIE", 0, 0, "Error interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GP",
						Offset: 0x18,
						Size:   32,
						Descr:  "Guard time and prescaler register",
						Fields: []soc.Field{
							{"GUAT", 15, 8, "Guard time value in Smartcard mode", nil, nil},
							{"PSC", 7, 0, "Prescaler value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "UART3",
				Addr:  0x40004c00,
				Size:  0x400,
				Descr: "Universal asynchronous receiver transmitter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"LBDF", 8, 8, "LIN break detection flag", nil, nil},
							{"TBE", 7, 7, "Transmit data buffer empty", nil, nil},
							{"TC", 6, 6, "Transmission complete", nil, nil},
							{"RBNE", 5, 5, "Read data buffer not empty", nil, nil},
							{"IDLEF", 4, 4, "IDLE frame detected flag", nil, nil},
							{"ORERR", 3, 3, "Overrun error", nil, nil},
							{"NERR", 2, 2, "Noise error flag", nil, nil},
							{"FERR", 1, 1, "Frame error flag", nil, nil},
							{"PERR", 0, 0, "Parity error flag", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x4,
						Size:   32,
						Descr:  "Data register",
						Fields: []soc.Field{
							{"DATA", 8, 0, "Transmit or read data value", nil, nil},
						},
					},
					{
						Name:   "BAUD",
						Offset: 0x8,
						Size:   32,
						Descr:  "Baud rate register",
						Fields: []soc.Field{
							{"INTDIV", 15, 4, "Integer part of baud-rate divider", nil, nil},
							{"FRADIV", 3, 0, "Fraction part of baud-rate divider", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"UEN", 13, 13, "USART enable", nil, nil},
							{"WL", 12, 12, "Word length", nil, nil},
							{"WM", 11, 11, "Wakeup method in mute mode", nil, nil},
							{"PCEN", 10, 10, "Parity check function enable", nil, nil},
							{"PM", 9, 9, "Parity mode", nil, nil},
							{"PERRIE", 8, 8, "Parity error interrupt enable", nil, nil},
							{"TBEIE", 7, 7, "Transmitter buffer empty interrupt enable", nil, nil},
							{"TCIE", 6, 6, "Transmission complete interrupt enable", nil, nil},
							{"RBNEIE", 5, 5, "Read data buffer not empty interrupt and overrun error interrupt enable", nil, nil},
							{"IDLEIE", 4, 4, "IDLE line detected interrupt enable", nil, nil},
							{"TEN", 3, 3, "Transmitter enable", nil, nil},
							{"REN", 2, 2, "Receiver enable", nil, nil},
							{"RWU", 1, 1, "Receiver wakeup from mute mode", nil, nil},
							{"SBKCMD", 0, 0, "Send break command", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"LMEN", 14, 14, "LIN mode enable", nil, nil},
							{"STB", 13, 12, "STOP bits length", nil, nil},
							{"LBDIE", 6, 6, "LIN break detection interrupt enable", nil, nil},
							{"LBLEN", 5, 5, "LIN break frame length", nil, nil},
							{"ADDR", 3, 0, "Address of the USART", nil, nil},
						},
					},
					{
						Name:   "CTL2",
						Offset: 0x14,
						Size:   32,
						Descr:  "Control register 2",
						Fields: []soc.Field{
							{"DENT", 7, 7, "DMA request enable for transmission", nil, nil},
							{"DENR", 6, 6, "DMA request enable for reception", nil, nil},
							{"HDEN", 3, 3, "Half-duplex selection", nil, nil},
							{"IRLP", 2, 2, "IrDA low-power", nil, nil},
							{"IREN", 1, 1, "IrDA mode enable", nil, nil},
							{"ERRIE", 0, 0, "Error interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GP",
						Offset: 0x18,
						Size:   32,
						Descr:  "Guard time and prescaler register",
						Fields: []soc.Field{
							{"PSC", 7, 0, "Prescaler value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "UART4",
				Addr:  0x40005000,
				Size:  0x400,
				Descr: "Universal asynchronous receiver transmitter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"LBDF", 8, 8, "LIN break detection flag", nil, nil},
							{"TBE", 7, 7, "Transmit data buffer empty", nil, nil},
							{"TC", 6, 6, "Transmission complete", nil, nil},
							{"RBNE", 5, 5, "Read data buffer not empty", nil, nil},
							{"IDLEF", 4, 4, "IDLE frame detected flag", nil, nil},
							{"ORERR", 3, 3, "Overrun error", nil, nil},
							{"NERR", 2, 2, "Noise error flag", nil, nil},
							{"FERR", 1, 1, "Frame error flag", nil, nil},
							{"PERR", 0, 0, "Parity error flag", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x4,
						Size:   32,
						Descr:  "Data register",
						Fields: []soc.Field{
							{"DATA", 8, 0, "Transmit or read data value", nil, nil},
						},
					},
					{
						Name:   "BAUD",
						Offset: 0x8,
						Size:   32,
						Descr:  "Baud rate register",
						Fields: []soc.Field{
							{"INTDIV", 15, 4, "Integer part of baud-rate divider", nil, nil},
							{"FRADIV", 3, 0, "Fraction part of baud-rate divider", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"UEN", 13, 13, "USART enable", nil, nil},
							{"WL", 12, 12, "Word length", nil, nil},
							{"WM", 11, 11, "Wakeup method in mute mode", nil, nil},
							{"PCEN", 10, 10, "Parity check function enable", nil, nil},
							{"PM", 9, 9, "Parity mode", nil, nil},
							{"PERRIE", 8, 8, "Parity error interrupt enable", nil, nil},
							{"TBEIE", 7, 7, "Transmitter buffer empty interrupt enable", nil, nil},
							{"TCIE", 6, 6, "Transmission complete interrupt enable", nil, nil},
							{"RBNEIE", 5, 5, "Read data buffer not empty interrupt and overrun error interrupt enable", nil, nil},
							{"IDLEIE", 4, 4, "IDLE line detected interrupt enable", nil, nil},
							{"TEN", 3, 3, "Transmitter enable", nil, nil},
							{"REN", 2, 2, "Receiver enable", nil, nil},
							{"RWU", 1, 1, "Receiver wakeup from mute mode", nil, nil},
							{"SBKCMD", 0, 0, "Send break command", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"LMEN", 14, 14, "LIN mode enable", nil, nil},
							{"STB", 13, 12, "STOP bits length", nil, nil},
							{"LBDIE", 6, 6, "LIN break detection interrupt enable", nil, nil},
							{"LBLEN", 5, 5, "LIN break frame length", nil, nil},
							{"ADDR", 3, 0, "Address of the USART", nil, nil},
						},
					},
					{
						Name:   "CTL2",
						Offset: 0x14,
						Size:   32,
						Descr:  "Control register 2",
						Fields: []soc.Field{
							{"DENT", 7, 7, "DMA request enable for transmission", nil, nil},
							{"DENR", 6, 6, "DMA request enable for reception", nil, nil},
							{"HDEN", 3, 3, "Half-duplex selection", nil, nil},
							{"IRLP", 2, 2, "IrDA low-power", nil, nil},
							{"IREN", 1, 1, "IrDA mode enable", nil, nil},
							{"ERRIE", 0, 0, "Error interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GP",
						Offset: 0x18,
						Size:   32,
						Descr:  "Guard time and prescaler register",
						Fields: []soc.Field{
							{"PSC", 7, 0, "Prescaler value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "I2C0",
				Addr:  0x40005400,
				Size:  0x400,
				Descr: "Inter integrated circuit",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"SRESET", 15, 15, "Software reset", nil, nil},
							{"SALT", 13, 13, "SMBus alert", nil, nil},
							{"PECTRANS", 12, 12, "PEC Transfer", nil, nil},
							{"POAP", 11, 11, "Position of ACK and PEC when receiving", nil, nil},
							{"ACKEN", 10, 10, "Whether or not to send an ACK", nil, nil},
							{"STOP", 9, 9, "Generate a STOP condition on I2C bus", nil, nil},
							{"START", 8, 8, "Generate a START condition on I2C bus", nil, nil},
							{"SS", 7, 7, "Whether to stretch SCL low when data is not ready in slave mode", nil, nil},
							{"GCEN", 6, 6, "Whether or not to response to a General Call (0x00)", nil, nil},
							{"PECEN", 5, 5, "PEC Calculation Switch", nil, nil},
							{"ARPEN", 4, 4, "ARP protocol in SMBus switch", nil, nil},
							{"SMBSEL", 3, 3, "SMBusType Selection", nil, nil},
							{"SMBEN", 1, 1, "SMBus/I2C mode switch", nil, nil},
							{"I2CEN", 0, 0, "I2C peripheral enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"DMALST", 12, 12, "Flag indicating DMA last transfer", nil, nil},
							{"DMAON", 11, 11, "DMA mode switch", nil, nil},
							{"BUFIE", 10, 10, "Buffer interrupt enable", nil, nil},
							{"EVIE", 9, 9, "Event interrupt enable", nil, nil},
							{"ERRIE", 8, 8, "Error interrupt enable", nil, nil},
							{"I2CCLK", 5, 0, "I2C Peripheral clock frequency", nil, nil},
						},
					},
					{
						Name:   "SADDR0",
						Offset: 0x8,
						Size:   16,
						Descr:  "Slave address register 0",
						Fields: []soc.Field{
							{"ADDFORMAT", 15, 15, "Address mode for the I2C slave", nil, nil},
							{"ADDRESS9_8", 9, 8, "Highest two bits of a 10-bit address", nil, nil},
							{"ADDRESS7_1", 7, 1, "7-bit address or bits 7:1 of a 10-bit address", nil, nil},
							{"ADDRESS0", 0, 0, "Bit 0 of a 10-bit address", nil, nil},
						},
					},
					{
						Name:   "SADDR1",
						Offset: 0xc,
						Size:   16,
						Descr:  "Slave address register 1",
						Fields: []soc.Field{
							{"ADDRESS2", 7, 1, "Second I2C address for the slave in Dual-Address mode", nil, nil},
							{"DUADEN", 0, 0, "Dual-Address mode switch", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x10,
						Size:   16,
						Descr:  "Transfer buffer register",
						Fields: []soc.Field{
							{"TRB", 7, 0, "Transmission or reception data buffer register", nil, nil},
						},
					},
					{
						Name:   "STAT0",
						Offset: 0x14,
						Size:   16,
						Descr:  "Transfer status register 0",
						Fields: []soc.Field{
							{"SMBALT", 15, 15, "SMBus Alert status", nil, nil},
							{"SMBTO", 14, 14, "Timeout signal in SMBus mode", nil, nil},
							{"PECERR", 12, 12, "PEC error when receiving data", nil, nil},
							{"OUERR", 11, 11, "Over-run or under-run situation occurs in slave mode", nil, nil},
							{"AERR", 10, 10, "Acknowledge error", nil, nil},
							{"LOSTARB", 9, 9, "Arbitration Lost in master mode", nil, nil},
							{"BERR", 8, 8, "A bus error occurs indication a unexpected START or STOP condition on I2C bus", nil, nil},
							{"TBE", 7, 7, "I2C_DATA is Empty during transmitting", nil, nil},
							{"RBNE", 6, 6, "I2C_DATA is not Empty during receiving", nil, nil},
							{"STPDET", 4, 4, "STOP condition detected in slave mode", nil, nil},
							{"ADD10SEND", 3, 3, "Header of 10-bit address is sent in master mode", nil, nil},
							{"BTC", 2, 2, "Byte transmission completed", nil, nil},
							{"ADDSEND", 1, 1, "Address is sent in master mode or received and matches in slave mode", nil, nil},
							{"SBSEND", 0, 0, "START condition sent out in master mode", nil, nil},
						},
					},
					{
						Name:   "STAT1",
						Offset: 0x18,
						Size:   16,
						Descr:  "Transfer status register 1",
						Fields: []soc.Field{
							{"PECV", 15, 8, "Packet Error Checking Value that calculated by hardware when PEC is enabled", nil, nil},
							{"DUMODF", 7, 7, "Dual Flag in slave mode", nil, nil},
							{"HSTSMB", 6, 6, "SMBus Host Header detected in slave mode", nil, nil},
							{"DEFSMB", 5, 5, "Default address of SMBusDevice", nil, nil},
							{"RXGC", 4, 4, "General call address (00h) received", nil, nil},
							{"TR", 2, 2, "Whether the I2C is a transmitter or a receiver", nil, nil},
							{"I2CBSY", 1, 1, "Busy flag", nil, nil},
							{"MASTER", 0, 0, "A flag indicating whether I2C block is in master or slave mode", nil, nil},
						},
					},
					{
						Name:   "CKCFG",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Clock configure register",
						Fields: []soc.Field{
							{"FAST", 15, 15, "I2C speed selection in master mode", nil, nil},
							{"DTCY", 14, 14, "Duty cycle in fast mode", nil, nil},
							{"CLKC", 11, 0, "I2C Clock control in master mode", nil, nil},
						},
					},
					{
						Name:   "RT",
						Offset: 0x20,
						Size:   16,
						Descr:  "Rise time register",
						Fields: []soc.Field{
							{"RISETIME", 5, 0, "Maximum rise time in master mode", nil, nil},
						},
					},
				},
			},
			{
				Name:  "I2C1",
				Addr:  0x40005800,
				Size:  0x400,
				Descr: "Inter integrated circuit",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"SRESET", 15, 15, "Software reset", nil, nil},
							{"SALT", 13, 13, "SMBus alert", nil, nil},
							{"PECTRANS", 12, 12, "PEC Transfer", nil, nil},
							{"POAP", 11, 11, "Position of ACK and PEC when receiving", nil, nil},
							{"ACKEN", 10, 10, "Whether or not to send an ACK", nil, nil},
							{"STOP", 9, 9, "Generate a STOP condition on I2C bus", nil, nil},
							{"START", 8, 8, "Generate a START condition on I2C bus", nil, nil},
							{"SS", 7, 7, "Whether to stretch SCL low when data is not ready in slave mode", nil, nil},
							{"GCEN", 6, 6, "Whether or not to response to a General Call (0x00)", nil, nil},
							{"PECEN", 5, 5, "PEC Calculation Switch", nil, nil},
							{"ARPEN", 4, 4, "ARP protocol in SMBus switch", nil, nil},
							{"SMBSEL", 3, 3, "SMBusType Selection", nil, nil},
							{"SMBEN", 1, 1, "SMBus/I2C mode switch", nil, nil},
							{"I2CEN", 0, 0, "I2C peripheral enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"DMALST", 12, 12, "Flag indicating DMA last transfer", nil, nil},
							{"DMAON", 11, 11, "DMA mode switch", nil, nil},
							{"BUFIE", 10, 10, "Buffer interrupt enable", nil, nil},
							{"EVIE", 9, 9, "Event interrupt enable", nil, nil},
							{"ERRIE", 8, 8, "Error interrupt enable", nil, nil},
							{"I2CCLK", 5, 0, "I2C Peripheral clock frequency", nil, nil},
						},
					},
					{
						Name:   "SADDR0",
						Offset: 0x8,
						Size:   16,
						Descr:  "Slave address register 0",
						Fields: []soc.Field{
							{"ADDFORMAT", 15, 15, "Address mode for the I2C slave", nil, nil},
							{"ADDRESS9_8", 9, 8, "Highest two bits of a 10-bit address", nil, nil},
							{"ADDRESS7_1", 7, 1, "7-bit address or bits 7:1 of a 10-bit address", nil, nil},
							{"ADDRESS0", 0, 0, "Bit 0 of a 10-bit address", nil, nil},
						},
					},
					{
						Name:   "SADDR1",
						Offset: 0xc,
						Size:   16,
						Descr:  "Slave address register 1",
						Fields: []soc.Field{
							{"ADDRESS2", 7, 1, "Second I2C address for the slave in Dual-Address mode", nil, nil},
							{"DUADEN", 0, 0, "Dual-Address mode switch", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x10,
						Size:   16,
						Descr:  "Transfer buffer register",
						Fields: []soc.Field{
							{"TRB", 7, 0, "Transmission or reception data buffer register", nil, nil},
						},
					},
					{
						Name:   "STAT0",
						Offset: 0x14,
						Size:   16,
						Descr:  "Transfer status register 0",
						Fields: []soc.Field{
							{"SMBALT", 15, 15, "SMBus Alert status", nil, nil},
							{"SMBTO", 14, 14, "Timeout signal in SMBus mode", nil, nil},
							{"PECERR", 12, 12, "PEC error when receiving data", nil, nil},
							{"OUERR", 11, 11, "Over-run or under-run situation occurs in slave mode", nil, nil},
							{"AERR", 10, 10, "Acknowledge error", nil, nil},
							{"LOSTARB", 9, 9, "Arbitration Lost in master mode", nil, nil},
							{"BERR", 8, 8, "A bus error occurs indication a unexpected START or STOP condition on I2C bus", nil, nil},
							{"TBE", 7, 7, "I2C_DATA is Empty during transmitting", nil, nil},
							{"RBNE", 6, 6, "I2C_DATA is not Empty during receiving", nil, nil},
							{"STPDET", 4, 4, "STOP condition detected in slave mode", nil, nil},
							{"ADD10SEND", 3, 3, "Header of 10-bit address is sent in master mode", nil, nil},
							{"BTC", 2, 2, "Byte transmission completed", nil, nil},
							{"ADDSEND", 1, 1, "Address is sent in master mode or received and matches in slave mode", nil, nil},
							{"SBSEND", 0, 0, "START condition sent out in master mode", nil, nil},
						},
					},
					{
						Name:   "STAT1",
						Offset: 0x18,
						Size:   16,
						Descr:  "Transfer status register 1",
						Fields: []soc.Field{
							{"PECV", 15, 8, "Packet Error Checking Value that calculated by hardware when PEC is enabled", nil, nil},
							{"DUMODF", 7, 7, "Dual Flag in slave mode", nil, nil},
							{"HSTSMB", 6, 6, "SMBus Host Header detected in slave mode", nil, nil},
							{"DEFSMB", 5, 5, "Default address of SMBusDevice", nil, nil},
							{"RXGC", 4, 4, "General call address (00h) received", nil, nil},
							{"TR", 2, 2, "Whether the I2C is a transmitter or a receiver", nil, nil},
							{"I2CBSY", 1, 1, "Busy flag", nil, nil},
							{"MASTER", 0, 0, "A flag indicating whether I2C block is in master or slave mode", nil, nil},
						},
					},
					{
						Name:   "CKCFG",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Clock configure register",
						Fields: []soc.Field{
							{"FAST", 15, 15, "I2C speed selection in master mode", nil, nil},
							{"DTCY", 14, 14, "Duty cycle in fast mode", nil, nil},
							{"CLKC", 11, 0, "I2C Clock control in master mode", nil, nil},
						},
					},
					{
						Name:   "RT",
						Offset: 0x20,
						Size:   16,
						Descr:  "Rise time register",
						Fields: []soc.Field{
							{"RISETIME", 5, 0, "Maximum rise time in master mode", nil, nil},
						},
					},
				},
			},
			{
				Name:  "CAN0",
				Addr:  0x40006400,
				Size:  0x400,
				Descr: "Controller area network",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control register",
						Fields: []soc.Field{
							{"DFZ", 16, 16, "Debug freeze", nil, nil},
							{"SWRST", 15, 15, "Software reset", nil, nil},
							{"TTC", 7, 7, "Time-triggered communication", nil, nil},
							{"ABOR", 6, 6, "Automatic bus-off recovery", nil, nil},
							{"AWU", 5, 5, "Automatic wakeup", nil, nil},
							{"ARD", 4, 4, "Automatic retransmission disable", nil, nil},
							{"RFOD", 3, 3, "Receive FIFO overwrite disable", nil, nil},
							{"TFO", 2, 2, "Transmit FIFO order", nil, nil},
							{"SLPWMOD", 1, 1, "Sleep working mode", nil, nil},
							{"IWMOD", 0, 0, "Initial working mode", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0x4,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"RXL", 11, 11, "RX level", nil, nil},
							{"LASTRX", 10, 10, "Last sample value of RX pin", nil, nil},
							{"RS", 9, 9, "Receiving state", nil, nil},
							{"TS", 8, 8, "Transmitting state", nil, nil},
							{"SLPIF", 4, 4, "Status change interrupt flag of sleep working mode entering", nil, nil},
							{"WUIF", 3, 3, "Status change interrupt flag of wakeup from sleep working mode", nil, nil},
							{"ERRIF", 2, 2, "Error interrupt flag", nil, nil},
							{"SLPWS", 1, 1, "Sleep working state", nil, nil},
							{"IWS", 0, 0, "Initial working state", nil, nil},
						},
					},
					{
						Name:   "TSTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Transmit status register",
						Fields: []soc.Field{
							{"TMLS2", 31, 31, "Transmit mailbox 2 last sending in transmit FIFO", nil, nil},
							{"TMLS1", 30, 30, "Transmit mailbox 1 last sending in transmit FIFO", nil, nil},
							{"TMLS0", 29, 29, "Transmit mailbox 0 last sending in transmit FIFO", nil, nil},
							{"TME2", 28, 28, "Transmit mailbox 2 empty", nil, nil},
							{"TME1", 27, 27, "Transmit mailbox 1 empty", nil, nil},
							{"TME0", 26, 26, "Transmit mailbox 0 empty", nil, nil},
							{"NUM", 25, 24, "number of the transmit FIFO mailbox in which the frame will be transmitted if at least one mailbox is empty", nil, nil},
							{"MST2", 23, 23, "Mailbox 2 stop transmitting", nil, nil},
							{"MTE2", 19, 19, "Mailbox 2 transmit error", nil, nil},
							{"MAL2", 18, 18, "Mailbox 2 arbitration lost", nil, nil},
							{"MTFNERR2", 17, 17, "Mailbox 2 transmit finished and no error", nil, nil},
							{"MTF2", 16, 16, "Mailbox 2 transmit finished", nil, nil},
							{"MST1", 15, 15, "Mailbox 1 stop transmitting", nil, nil},
							{"MTE1", 11, 11, "Mailbox 1 transmit error", nil, nil},
							{"MAL1", 10, 10, "Mailbox 1 arbitration lost", nil, nil},
							{"MTFNERR1", 9, 9, "Mailbox 1 transmit finished and no error", nil, nil},
							{"MTF1", 8, 8, "Mailbox 1 transmit finished", nil, nil},
							{"MST0", 7, 7, "Mailbox 0 stop transmitting", nil, nil},
							{"MTE0", 3, 3, "Mailbox 0 transmit error", nil, nil},
							{"MAL0", 2, 2, "Mailbox 0 arbitration lost", nil, nil},
							{"MTFNERR0", 1, 1, "Mailbox 0 transmit finished and no error", nil, nil},
							{"MTF0", 0, 0, "Mailbox 0 transmit finished", nil, nil},
						},
					},
					{
						Name:   "RFIFO0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Receive message FIFO0 register",
						Fields: []soc.Field{
							{"RFD0", 5, 5, "Receive FIFO0 dequeue", nil, nil},
							{"RFO0", 4, 4, "Receive FIFO0 overfull", nil, nil},
							{"RFF0", 3, 3, "Receive FIFO0 full", nil, nil},
							{"RFL0", 1, 0, "Receive FIFO0 length", nil, nil},
						},
					},
					{
						Name:   "RFIFO1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Receive message FIFO1 register",
						Fields: []soc.Field{
							{"RFD1", 5, 5, "Receive FIFO1 dequeue", nil, nil},
							{"RFO1", 4, 4, "Receive FIFO1 overfull", nil, nil},
							{"RFF1", 3, 3, "Receive FIFO1 full", nil, nil},
							{"RFL1", 1, 0, "Receive FIFO1 length", nil, nil},
						},
					},
					{
						Name:   "INTEN",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt enable register",
						Fields: []soc.Field{
							{"SLPWIE", 17, 17, "Sleep working interrupt enable", nil, nil},
							{"WIE", 16, 16, "Wakeup interrupt enable", nil, nil},
							{"ERRIE", 15, 15, "Error interrupt enable", nil, nil},
							{"ERRNIE", 11, 11, "Error number interrupt enable", nil, nil},
							{"BOIE", 10, 10, "Bus-off interrupt enable", nil, nil},
							{"PERRIE", 9, 9, "Passive error interrupt enable", nil, nil},
							{"WERRIE", 8, 8, "Warning error interrupt enable", nil, nil},
							{"RFOIE1", 6, 6, "Receive FIFO1 overfull interrupt enable", nil, nil},
							{"RFFIE1", 5, 5, "Receive FIFO1 full interrupt enable", nil, nil},
							{"RFNEIE1", 4, 4, "Receive FIFO1 not empty interrupt enable", nil, nil},
							{"RFOIE0", 3, 3, "Receive FIFO0 overfull interrupt enable", nil, nil},
							{"RFFIE0", 2, 2, "Receive FIFO0 full interrupt enable", nil, nil},
							{"RFNEIE0", 1, 1, "Receive FIFO0 not empty interrupt enable", nil, nil},
							{"TMEIE", 0, 0, "Transmit mailbox empty interrupt enable", nil, nil},
						},
					},
					{
						Name:   "ERR",
						Offset: 0x18,
						Size:   32,
						Descr:  "Error register",
						Fields: []soc.Field{
							{"RECNT", 31, 24, "Receive Error Count defined by the CAN standard", nil, nil},
							{"TECNT", 23, 16, "Transmit Error Count defined by the CAN standard", nil, nil},
							{"ERRN", 6, 4, "Error number", nil, nil},
							{"BOERR", 2, 2, "Bus-off error", nil, nil},
							{"PERR", 1, 1, "Passive error", nil, nil},
							{"WERR", 0, 0, "Warning error", nil, nil},
						},
					},
					{
						Name:   "BT",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Bit timing register",
						Fields: []soc.Field{
							{"SCMOD", 31, 31, "Silent communication mode", nil, nil},
							{"LCMOD", 30, 30, "Loopback communication mode", nil, nil},
							{"SJW", 25, 24, "Resynchronization jump width", nil, nil},
							{"BS2", 22, 20, "Bit segment 2", nil, nil},
							{"BS1", 19, 16, "Bit segment 1", nil, nil},
							{"BAUDPSC", 9, 0, "Baud rate prescaler", nil, nil},
						},
					},
					{
						Name:   "TMI0",
						Offset: 0x180,
						Size:   32,
						Descr:  "Transmit mailbox identifier register 0",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
							{"TEN", 0, 0, "Transmit enable", nil, nil},
						},
					},
					{
						Name:   "TMP0",
						Offset: 0x184,
						Size:   32,
						Descr:  "Transmit mailbox property register 0",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"TSEN", 8, 8, "Time stamp enable", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "TMDATA00",
						Offset: 0x188,
						Size:   32,
						Descr:  "Transmit mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "TMDATA10",
						Offset: 0x18c,
						Size:   32,
						Descr:  "Transmit mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "TMI1",
						Offset: 0x190,
						Size:   32,
						Descr:  "Transmit mailbox identifier register 1",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
							{"TEN", 0, 0, "Transmit enable", nil, nil},
						},
					},
					{
						Name:   "TMP1",
						Offset: 0x194,
						Size:   32,
						Descr:  "Transmit mailbox property register 1",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"TSEN", 8, 8, "Time stamp enable", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "TMDATA01",
						Offset: 0x198,
						Size:   32,
						Descr:  "Transmit mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "TMDATA11",
						Offset: 0x19c,
						Size:   32,
						Descr:  "Transmit mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "TMI2",
						Offset: 0x1a0,
						Size:   32,
						Descr:  "Transmit mailbox identifier register 2",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
							{"TEN", 0, 0, "Transmit enable", nil, nil},
						},
					},
					{
						Name:   "TMP2",
						Offset: 0x1a4,
						Size:   32,
						Descr:  "Transmit mailbox property register 2",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"TSEN", 8, 8, "Time stamp enable", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "TMDATA02",
						Offset: 0x1a8,
						Size:   32,
						Descr:  "Transmit mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "TMDATA12",
						Offset: 0x1ac,
						Size:   32,
						Descr:  "Transmit mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "RFIFOMI0",
						Offset: 0x1b0,
						Size:   32,
						Descr:  "Receive FIFO mailbox identifier register",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
						},
					},
					{
						Name:   "RFIFOMP0",
						Offset: 0x1b4,
						Size:   32,
						Descr:  "Receive FIFO0 mailbox property register",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"FI", 15, 8, "Filtering index", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA00",
						Offset: 0x1b8,
						Size:   32,
						Descr:  "Receive FIFO0 mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA10",
						Offset: 0x1bc,
						Size:   32,
						Descr:  "Receive FIFO0 mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "RFIFOMI1",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox identifier register",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
						},
					},
					{
						Name:   "RFIFOMP1",
						Offset: 0x1c4,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox property register",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"FI", 15, 8, "Filtering index", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA01",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA11",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "FCTL",
						Offset: 0x200,
						Size:   32,
						Descr:  "Filter control register",
						Fields: []soc.Field{
							{"HBC1F", 13, 8, "Header bank of CAN1 filter", nil, nil},
							{"FLD", 0, 0, "Filter lock disable", nil, nil},
						},
					},
					{
						Name:   "FMCFG",
						Offset: 0x204,
						Size:   32,
						Descr:  "Filter mode configuration register",
						Fields: []soc.Field{
							{"FMOD27", 27, 27, "Filter mode", nil, nil},
							{"FMOD26", 26, 26, "Filter mode", nil, nil},
							{"FMOD25", 25, 25, "Filter mode", nil, nil},
							{"FMOD24", 24, 24, "Filter mode", nil, nil},
							{"FMOD23", 23, 23, "Filter mode", nil, nil},
							{"FMOD22", 22, 22, "Filter mode", nil, nil},
							{"FMOD21", 21, 21, "Filter mode", nil, nil},
							{"FMOD20", 20, 20, "Filter mode", nil, nil},
							{"FMOD19", 19, 19, "Filter mode", nil, nil},
							{"FMOD18", 18, 18, "Filter mode", nil, nil},
							{"FMOD17", 17, 17, "Filter mode", nil, nil},
							{"FMOD16", 16, 16, "Filter mode", nil, nil},
							{"FMOD15", 15, 15, "Filter mode", nil, nil},
							{"FMOD14", 14, 14, "Filter mode", nil, nil},
							{"FMOD13", 13, 13, "Filter mode", nil, nil},
							{"FMOD12", 12, 12, "Filter mode", nil, nil},
							{"FMOD11", 11, 11, "Filter mode", nil, nil},
							{"FMOD10", 10, 10, "Filter mode", nil, nil},
							{"FMOD9", 9, 9, "Filter mode", nil, nil},
							{"FMOD8", 8, 8, "Filter mode", nil, nil},
							{"FMOD7", 7, 7, "Filter mode", nil, nil},
							{"FMOD6", 6, 6, "Filter mode", nil, nil},
							{"FMOD5", 5, 5, "Filter mode", nil, nil},
							{"FMOD4", 4, 4, "Filter mode", nil, nil},
							{"FMOD3", 3, 3, "Filter mode", nil, nil},
							{"FMOD2", 2, 2, "Filter mode", nil, nil},
							{"FMOD1", 1, 1, "Filter mode", nil, nil},
							{"FMOD0", 0, 0, "Filter mode", nil, nil},
						},
					},
					{
						Name:   "FSCFG",
						Offset: 0x20c,
						Size:   32,
						Descr:  "Filter scale configuration register",
						Fields: []soc.Field{
							{"FS27", 27, 27, "Filter scale configuration", nil, nil},
							{"FS26", 26, 26, "Filter scale configuration", nil, nil},
							{"FS25", 25, 25, "Filter scale configuration", nil, nil},
							{"FS24", 24, 24, "Filter scale configuration", nil, nil},
							{"FS23", 23, 23, "Filter scale configuration", nil, nil},
							{"FS22", 22, 22, "Filter scale configuration", nil, nil},
							{"FS21", 21, 21, "Filter scale configuration", nil, nil},
							{"FS20", 20, 20, "Filter scale configuration", nil, nil},
							{"FS19", 19, 19, "Filter scale configuration", nil, nil},
							{"FS18", 18, 18, "Filter scale configuration", nil, nil},
							{"FS17", 17, 17, "Filter scale configuration", nil, nil},
							{"FS16", 16, 16, "Filter scale configuration", nil, nil},
							{"FS15", 15, 15, "Filter scale configuration", nil, nil},
							{"FS14", 14, 14, "Filter scale configuration", nil, nil},
							{"FS13", 13, 13, "Filter scale configuration", nil, nil},
							{"FS12", 12, 12, "Filter scale configuration", nil, nil},
							{"FS11", 11, 11, "Filter scale configuration", nil, nil},
							{"FS10", 10, 10, "Filter scale configuration", nil, nil},
							{"FS9", 9, 9, "Filter scale configuration", nil, nil},
							{"FS8", 8, 8, "Filter scale configuration", nil, nil},
							{"FS7", 7, 7, "Filter scale configuration", nil, nil},
							{"FS6", 6, 6, "Filter scale configuration", nil, nil},
							{"FS5", 5, 5, "Filter scale configuration", nil, nil},
							{"FS4", 4, 4, "Filter scale configuration", nil, nil},
							{"FS3", 3, 3, "Filter scale configuration", nil, nil},
							{"FS2", 2, 2, "Filter scale configuration", nil, nil},
							{"FS1", 1, 1, "Filter scale configuration", nil, nil},
							{"FS0", 0, 0, "Filter scale configuration", nil, nil},
						},
					},
					{
						Name:   "FAFIFO",
						Offset: 0x214,
						Size:   32,
						Descr:  "Filter associated FIFO register",
						Fields: []soc.Field{
							{"FAF27", 27, 27, "Filter 27 associated with FIFO", nil, nil},
							{"FAF26", 26, 26, "Filter 26 associated with FIFO", nil, nil},
							{"FAF25", 25, 25, "Filter 25 associated with FIFO", nil, nil},
							{"FAF24", 24, 24, "Filter 24 associated with FIFO", nil, nil},
							{"FAF23", 23, 23, "Filter 23 associated with FIFO", nil, nil},
							{"FAF22", 22, 22, "Filter 22 associated with FIFO", nil, nil},
							{"FAF21", 21, 21, "Filter 21 associated with FIFO", nil, nil},
							{"FAF20", 20, 20, "Filter 20 associated with FIFO", nil, nil},
							{"FAF19", 19, 19, "Filter 19 associated with FIFO", nil, nil},
							{"FAF18", 18, 18, "Filter 18 associated with FIFO", nil, nil},
							{"FAF17", 17, 17, "Filter 17 associated with FIFO", nil, nil},
							{"FAF16", 16, 16, "Filter 16 associated with FIFO", nil, nil},
							{"FAF15", 15, 15, "Filter 15 associated with FIFO", nil, nil},
							{"FAF14", 14, 14, "Filter 14 associated with FIFO", nil, nil},
							{"FAF13", 13, 13, "Filter 13 associated with FIFO", nil, nil},
							{"FAF12", 12, 12, "Filter 12 associated with FIFO", nil, nil},
							{"FAF11", 11, 11, "Filter 11 associated with FIFO", nil, nil},
							{"FAF10", 10, 10, "Filter 10 associated with FIFO", nil, nil},
							{"FAF9", 9, 9, "Filter 9 associated with FIFO", nil, nil},
							{"FAF8", 8, 8, "Filter 8 associated with FIFO", nil, nil},
							{"FAF7", 7, 7, "Filter 7 associated with FIFO", nil, nil},
							{"FAF6", 6, 6, "Filter 6 associated with FIFO", nil, nil},
							{"FAF5", 5, 5, "Filter 5 associated with FIFO", nil, nil},
							{"FAF4", 4, 4, "Filter 4 associated with FIFO", nil, nil},
							{"FAF3", 3, 3, "Filter 3 associated with FIFO", nil, nil},
							{"FAF2", 2, 2, "Filter 2 associated with FIFO", nil, nil},
							{"FAF1", 1, 1, "Filter 1 associated with FIFO", nil, nil},
							{"FAF0", 0, 0, "Filter 0 associated with FIFO", nil, nil},
						},
					},
					{
						Name:   "FW",
						Offset: 0x21c,
						Size:   32,
						Descr:  "Filter working register",
						Fields: []soc.Field{
							{"FW27", 27, 27, "Filter working", nil, nil},
							{"FW26", 26, 26, "Filter working", nil, nil},
							{"FW25", 25, 25, "Filter working", nil, nil},
							{"FW24", 24, 24, "Filter working", nil, nil},
							{"FW23", 23, 23, "Filter working", nil, nil},
							{"FW22", 22, 22, "Filter working", nil, nil},
							{"FW21", 21, 21, "Filter working", nil, nil},
							{"FW20", 20, 20, "Filter working", nil, nil},
							{"FW19", 19, 19, "Filter working", nil, nil},
							{"FW18", 18, 18, "Filter working", nil, nil},
							{"FW17", 17, 17, "Filter working", nil, nil},
							{"FW16", 16, 16, "Filter working", nil, nil},
							{"FW15", 15, 15, "Filter working", nil, nil},
							{"FW14", 14, 14, "Filter working", nil, nil},
							{"FW13", 13, 13, "Filter working", nil, nil},
							{"FW12", 12, 12, "Filter working", nil, nil},
							{"FW11", 11, 11, "Filter working", nil, nil},
							{"FW10", 10, 10, "Filter working", nil, nil},
							{"FW9", 9, 9, "Filter working", nil, nil},
							{"FW8", 8, 8, "Filter working", nil, nil},
							{"FW7", 7, 7, "Filter working", nil, nil},
							{"FW6", 6, 6, "Filter working", nil, nil},
							{"FW5", 5, 5, "Filter working", nil, nil},
							{"FW4", 4, 4, "Filter working", nil, nil},
							{"FW3", 3, 3, "Filter working", nil, nil},
							{"FW2", 2, 2, "Filter working", nil, nil},
							{"FW1", 1, 1, "Filter working", nil, nil},
							{"FW0", 0, 0, "Filter working", nil, nil},
						},
					},
					{
						Name:   "F0DATA0",
						Offset: 0x240,
						Size:   32,
						Descr:  "Filter 0 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F0DATA1",
						Offset: 0x244,
						Size:   32,
						Descr:  "Filter 0 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F1DATA0",
						Offset: 0x248,
						Size:   32,
						Descr:  "Filter 1 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F1DATA1",
						Offset: 0x24c,
						Size:   32,
						Descr:  "Filter 1 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F2DATA0",
						Offset: 0x250,
						Size:   32,
						Descr:  "Filter 2 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F2DATA1",
						Offset: 0x254,
						Size:   32,
						Descr:  "Filter 2 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F3DATA0",
						Offset: 0x258,
						Size:   32,
						Descr:  "Filter 3 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F3DATA1",
						Offset: 0x25c,
						Size:   32,
						Descr:  "Filter 3 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F4DATA0",
						Offset: 0x260,
						Size:   32,
						Descr:  "Filter 4 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F4DATA1",
						Offset: 0x264,
						Size:   32,
						Descr:  "Filter 4 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F5DATA0",
						Offset: 0x268,
						Size:   32,
						Descr:  "Filter 5 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F5DATA1",
						Offset: 0x26c,
						Size:   32,
						Descr:  "Filter 5 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F6DATA0",
						Offset: 0x270,
						Size:   32,
						Descr:  "Filter 6 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F6DATA1",
						Offset: 0x274,
						Size:   32,
						Descr:  "Filter 6 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F7DATA0",
						Offset: 0x278,
						Size:   32,
						Descr:  "Filter 7 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F7DATA1",
						Offset: 0x27c,
						Size:   32,
						Descr:  "Filter 7 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F8DATA0",
						Offset: 0x280,
						Size:   32,
						Descr:  "Filter 8 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F8DATA1",
						Offset: 0x284,
						Size:   32,
						Descr:  "Filter 8 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F9DATA0",
						Offset: 0x288,
						Size:   32,
						Descr:  "Filter 9 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F9DATA1",
						Offset: 0x28c,
						Size:   32,
						Descr:  "Filter 9 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F10DATA0",
						Offset: 0x290,
						Size:   32,
						Descr:  "Filter 10 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F10DATA1",
						Offset: 0x294,
						Size:   32,
						Descr:  "Filter 10 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F11DATA0",
						Offset: 0x298,
						Size:   32,
						Descr:  "Filter 11 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F11DATA1",
						Offset: 0x29c,
						Size:   32,
						Descr:  "Filter 11 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F12DATA0",
						Offset: 0x2a0,
						Size:   32,
						Descr:  "Filter 12 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F12DATA1",
						Offset: 0x2a4,
						Size:   32,
						Descr:  "Filter 12 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F13DATA0",
						Offset: 0x2a8,
						Size:   32,
						Descr:  "Filter 13 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F13DATA1",
						Offset: 0x2ac,
						Size:   32,
						Descr:  "Filter 13 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F14DATA0",
						Offset: 0x2b0,
						Size:   32,
						Descr:  "Filter 14 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F14DATA1",
						Offset: 0x2b4,
						Size:   32,
						Descr:  "Filter 14 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F15DATA0",
						Offset: 0x2b8,
						Size:   32,
						Descr:  "Filter 15 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F15DATA1",
						Offset: 0x2bc,
						Size:   32,
						Descr:  "Filter 15 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F16DATA0",
						Offset: 0x2c0,
						Size:   32,
						Descr:  "Filter 16 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F16DATA1",
						Offset: 0x2c4,
						Size:   32,
						Descr:  "Filter 16 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F17DATA0",
						Offset: 0x2c8,
						Size:   32,
						Descr:  "Filter 17 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F17DATA1",
						Offset: 0x2cc,
						Size:   32,
						Descr:  "Filter 17 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F18DATA0",
						Offset: 0x2d0,
						Size:   32,
						Descr:  "Filter 18 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F18DATA1",
						Offset: 0x2d4,
						Size:   32,
						Descr:  "Filter 18 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F19DATA0",
						Offset: 0x2d8,
						Size:   32,
						Descr:  "Filter 19 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F19DATA1",
						Offset: 0x2dc,
						Size:   32,
						Descr:  "Filter 19 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F20DATA0",
						Offset: 0x2e0,
						Size:   32,
						Descr:  "Filter 20 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F20DATA1",
						Offset: 0x2e4,
						Size:   32,
						Descr:  "Filter 20 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F21DATA0",
						Offset: 0x2e8,
						Size:   32,
						Descr:  "Filter 21 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F21DATA1",
						Offset: 0x2ec,
						Size:   32,
						Descr:  "Filter 21 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F22DATA0",
						Offset: 0x2f0,
						Size:   32,
						Descr:  "Filter 22 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F22DATA1",
						Offset: 0x2f4,
						Size:   32,
						Descr:  "Filter 22 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F23DATA0",
						Offset: 0x2f8,
						Size:   32,
						Descr:  "Filter 23 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F23DATA1",
						Offset: 0x2fc,
						Size:   32,
						Descr:  "Filter 23 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F24DATA0",
						Offset: 0x300,
						Size:   32,
						Descr:  "Filter 24 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F24DATA1",
						Offset: 0x304,
						Size:   32,
						Descr:  "Filter 24 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F25DATA0",
						Offset: 0x308,
						Size:   32,
						Descr:  "Filter 25 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F25DATA1",
						Offset: 0x30c,
						Size:   32,
						Descr:  "Filter 25 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F26DATA0",
						Offset: 0x310,
						Size:   32,
						Descr:  "Filter 26 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F26DATA1",
						Offset: 0x314,
						Size:   32,
						Descr:  "Filter 26 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F27DATA0",
						Offset: 0x318,
						Size:   32,
						Descr:  "Filter 27 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F27DATA1",
						Offset: 0x31c,
						Size:   32,
						Descr:  "Filter 27 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
				},
			},
			{
				Name:  "CAN1",
				Addr:  0x40006800,
				Size:  0x400,
				Descr: "Controller area network",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control register",
						Fields: []soc.Field{
							{"DFZ", 16, 16, "Debug freeze", nil, nil},
							{"SWRST", 15, 15, "Software reset", nil, nil},
							{"TTC", 7, 7, "Time-triggered communication", nil, nil},
							{"ABOR", 6, 6, "Automatic bus-off recovery", nil, nil},
							{"AWU", 5, 5, "Automatic wakeup", nil, nil},
							{"ARD", 4, 4, "Automatic retransmission disable", nil, nil},
							{"RFOD", 3, 3, "Receive FIFO overwrite disable", nil, nil},
							{"TFO", 2, 2, "Transmit FIFO order", nil, nil},
							{"SLPWMOD", 1, 1, "Sleep working mode", nil, nil},
							{"IWMOD", 0, 0, "Initial working mode", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0x4,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"RXL", 11, 11, "RX level", nil, nil},
							{"LASTRX", 10, 10, "Last sample value of RX pin", nil, nil},
							{"RS", 9, 9, "Receiving state", nil, nil},
							{"TS", 8, 8, "Transmitting state", nil, nil},
							{"SLPIF", 4, 4, "Status change interrupt flag of sleep working mode entering", nil, nil},
							{"WUIF", 3, 3, "Status change interrupt flag of wakeup from sleep working mode", nil, nil},
							{"ERRIF", 2, 2, "Error interrupt flag", nil, nil},
							{"SLPWS", 1, 1, "Sleep working state", nil, nil},
							{"IWS", 0, 0, "Initial working state", nil, nil},
						},
					},
					{
						Name:   "TSTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Transmit status register",
						Fields: []soc.Field{
							{"TMLS2", 31, 31, "Transmit mailbox 2 last sending in transmit FIFO", nil, nil},
							{"TMLS1", 30, 30, "Transmit mailbox 1 last sending in transmit FIFO", nil, nil},
							{"TMLS0", 29, 29, "Transmit mailbox 0 last sending in transmit FIFO", nil, nil},
							{"TME2", 28, 28, "Transmit mailbox 2 empty", nil, nil},
							{"TME1", 27, 27, "Transmit mailbox 1 empty", nil, nil},
							{"TME0", 26, 26, "Transmit mailbox 0 empty", nil, nil},
							{"NUM", 25, 24, "number of the transmit FIFO mailbox in which the frame will be transmitted if at least one mailbox is empty", nil, nil},
							{"MST2", 23, 23, "Mailbox 2 stop transmitting", nil, nil},
							{"MTE2", 19, 19, "Mailbox 2 transmit error", nil, nil},
							{"MAL2", 18, 18, "Mailbox 2 arbitration lost", nil, nil},
							{"MTFNERR2", 17, 17, "Mailbox 2 transmit finished and no error", nil, nil},
							{"MTF2", 16, 16, "Mailbox 2 transmit finished", nil, nil},
							{"MST1", 15, 15, "Mailbox 1 stop transmitting", nil, nil},
							{"MTE1", 11, 11, "Mailbox 1 transmit error", nil, nil},
							{"MAL1", 10, 10, "Mailbox 1 arbitration lost", nil, nil},
							{"MTFNERR1", 9, 9, "Mailbox 1 transmit finished and no error", nil, nil},
							{"MTF1", 8, 8, "Mailbox 1 transmit finished", nil, nil},
							{"MST0", 7, 7, "Mailbox 0 stop transmitting", nil, nil},
							{"MTE0", 3, 3, "Mailbox 0 transmit error", nil, nil},
							{"MAL0", 2, 2, "Mailbox 0 arbitration lost", nil, nil},
							{"MTFNERR0", 1, 1, "Mailbox 0 transmit finished and no error", nil, nil},
							{"MTF0", 0, 0, "Mailbox 0 transmit finished", nil, nil},
						},
					},
					{
						Name:   "RFIFO0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Receive message FIFO0 register",
						Fields: []soc.Field{
							{"RFD0", 5, 5, "Receive FIFO0 dequeue", nil, nil},
							{"RFO0", 4, 4, "Receive FIFO0 overfull", nil, nil},
							{"RFF0", 3, 3, "Receive FIFO0 full", nil, nil},
							{"RFL0", 1, 0, "Receive FIFO0 length", nil, nil},
						},
					},
					{
						Name:   "RFIFO1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Receive message FIFO1 register",
						Fields: []soc.Field{
							{"RFD1", 5, 5, "Receive FIFO1 dequeue", nil, nil},
							{"RFO1", 4, 4, "Receive FIFO1 overfull", nil, nil},
							{"RFF1", 3, 3, "Receive FIFO1 full", nil, nil},
							{"RFL1", 1, 0, "Receive FIFO1 length", nil, nil},
						},
					},
					{
						Name:   "INTEN",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt enable register",
						Fields: []soc.Field{
							{"SLPWIE", 17, 17, "Sleep working interrupt enable", nil, nil},
							{"WIE", 16, 16, "Wakeup interrupt enable", nil, nil},
							{"ERRIE", 15, 15, "Error interrupt enable", nil, nil},
							{"ERRNIE", 11, 11, "Error number interrupt enable", nil, nil},
							{"BOIE", 10, 10, "Bus-off interrupt enable", nil, nil},
							{"PERRIE", 9, 9, "Passive error interrupt enable", nil, nil},
							{"WERRIE", 8, 8, "Warning error interrupt enable", nil, nil},
							{"RFOIE1", 6, 6, "Receive FIFO1 overfull interrupt enable", nil, nil},
							{"RFFIE1", 5, 5, "Receive FIFO1 full interrupt enable", nil, nil},
							{"RFNEIE1", 4, 4, "Receive FIFO1 not empty interrupt enable", nil, nil},
							{"RFOIE0", 3, 3, "Receive FIFO0 overfull interrupt enable", nil, nil},
							{"RFFIE0", 2, 2, "Receive FIFO0 full interrupt enable", nil, nil},
							{"RFNEIE0", 1, 1, "Receive FIFO0 not empty interrupt enable", nil, nil},
							{"TMEIE", 0, 0, "Transmit mailbox empty interrupt enable", nil, nil},
						},
					},
					{
						Name:   "ERR",
						Offset: 0x18,
						Size:   32,
						Descr:  "Error register",
						Fields: []soc.Field{
							{"RECNT", 31, 24, "Receive Error Count defined by the CAN standard", nil, nil},
							{"TECNT", 23, 16, "Transmit Error Count defined by the CAN standard", nil, nil},
							{"ERRN", 6, 4, "Error number", nil, nil},
							{"BOERR", 2, 2, "Bus-off error", nil, nil},
							{"PERR", 1, 1, "Passive error", nil, nil},
							{"WERR", 0, 0, "Warning error", nil, nil},
						},
					},
					{
						Name:   "BT",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Bit timing register",
						Fields: []soc.Field{
							{"SCMOD", 31, 31, "Silent communication mode", nil, nil},
							{"LCMOD", 30, 30, "Loopback communication mode", nil, nil},
							{"SJW", 25, 24, "Resynchronization jump width", nil, nil},
							{"BS2", 22, 20, "Bit segment 2", nil, nil},
							{"BS1", 19, 16, "Bit segment 1", nil, nil},
							{"BAUDPSC", 9, 0, "Baud rate prescaler", nil, nil},
						},
					},
					{
						Name:   "TMI0",
						Offset: 0x180,
						Size:   32,
						Descr:  "Transmit mailbox identifier register 0",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
							{"TEN", 0, 0, "Transmit enable", nil, nil},
						},
					},
					{
						Name:   "TMP0",
						Offset: 0x184,
						Size:   32,
						Descr:  "Transmit mailbox property register 0",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"TSEN", 8, 8, "Time stamp enable", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "TMDATA00",
						Offset: 0x188,
						Size:   32,
						Descr:  "Transmit mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "TMDATA10",
						Offset: 0x18c,
						Size:   32,
						Descr:  "Transmit mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "TMI1",
						Offset: 0x190,
						Size:   32,
						Descr:  "Transmit mailbox identifier register 1",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
							{"TEN", 0, 0, "Transmit enable", nil, nil},
						},
					},
					{
						Name:   "TMP1",
						Offset: 0x194,
						Size:   32,
						Descr:  "Transmit mailbox property register 1",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"TSEN", 8, 8, "Time stamp enable", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "TMDATA01",
						Offset: 0x198,
						Size:   32,
						Descr:  "Transmit mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "TMDATA11",
						Offset: 0x19c,
						Size:   32,
						Descr:  "Transmit mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "TMI2",
						Offset: 0x1a0,
						Size:   32,
						Descr:  "Transmit mailbox identifier register 2",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
							{"TEN", 0, 0, "Transmit enable", nil, nil},
						},
					},
					{
						Name:   "TMP2",
						Offset: 0x1a4,
						Size:   32,
						Descr:  "Transmit mailbox property register 2",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"TSEN", 8, 8, "Time stamp enable", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "TMDATA02",
						Offset: 0x1a8,
						Size:   32,
						Descr:  "Transmit mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "TMDATA12",
						Offset: 0x1ac,
						Size:   32,
						Descr:  "Transmit mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "RFIFOMI0",
						Offset: 0x1b0,
						Size:   32,
						Descr:  "Receive FIFO mailbox identifier register",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
						},
					},
					{
						Name:   "RFIFOMP0",
						Offset: 0x1b4,
						Size:   32,
						Descr:  "Receive FIFO0 mailbox property register",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"FI", 15, 8, "Filtering index", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA00",
						Offset: 0x1b8,
						Size:   32,
						Descr:  "Receive FIFO0 mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA10",
						Offset: 0x1bc,
						Size:   32,
						Descr:  "Receive FIFO0 mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "RFIFOMI1",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox identifier register",
						Fields: []soc.Field{
							{"SFID_EFID", 31, 21, "The frame identifier", nil, nil},
							{"EFID", 20, 3, "The frame identifier", nil, nil},
							{"FF", 2, 2, "Frame format", nil, nil},
							{"FT", 1, 1, "Frame type", nil, nil},
						},
					},
					{
						Name:   "RFIFOMP1",
						Offset: 0x1c4,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox property register",
						Fields: []soc.Field{
							{"TS", 31, 16, "Time stamp", nil, nil},
							{"FI", 15, 8, "Filtering index", nil, nil},
							{"DLENC", 3, 0, "Data length code", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA01",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox data0 register",
						Fields: []soc.Field{
							{"DB3", 31, 24, "Data byte 3", nil, nil},
							{"DB2", 23, 16, "Data byte 2", nil, nil},
							{"DB1", 15, 8, "Data byte 1", nil, nil},
							{"DB0", 7, 0, "Data byte 0", nil, nil},
						},
					},
					{
						Name:   "RFIFOMDATA11",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "Receive FIFO1 mailbox data1 register",
						Fields: []soc.Field{
							{"DB7", 31, 24, "Data byte 7", nil, nil},
							{"DB6", 23, 16, "Data byte 6", nil, nil},
							{"DB5", 15, 8, "Data byte 5", nil, nil},
							{"DB4", 7, 0, "Data byte 4", nil, nil},
						},
					},
					{
						Name:   "FCTL",
						Offset: 0x200,
						Size:   32,
						Descr:  "Filter control register",
						Fields: []soc.Field{
							{"HBC1F", 13, 8, "Header bank of CAN1 filter", nil, nil},
							{"FLD", 0, 0, "Filter lock disable", nil, nil},
						},
					},
					{
						Name:   "FMCFG",
						Offset: 0x204,
						Size:   32,
						Descr:  "Filter mode configuration register",
						Fields: []soc.Field{
							{"FMOD27", 27, 27, "Filter mode", nil, nil},
							{"FMOD26", 26, 26, "Filter mode", nil, nil},
							{"FMOD25", 25, 25, "Filter mode", nil, nil},
							{"FMOD24", 24, 24, "Filter mode", nil, nil},
							{"FMOD23", 23, 23, "Filter mode", nil, nil},
							{"FMOD22", 22, 22, "Filter mode", nil, nil},
							{"FMOD21", 21, 21, "Filter mode", nil, nil},
							{"FMOD20", 20, 20, "Filter mode", nil, nil},
							{"FMOD19", 19, 19, "Filter mode", nil, nil},
							{"FMOD18", 18, 18, "Filter mode", nil, nil},
							{"FMOD17", 17, 17, "Filter mode", nil, nil},
							{"FMOD16", 16, 16, "Filter mode", nil, nil},
							{"FMOD15", 15, 15, "Filter mode", nil, nil},
							{"FMOD14", 14, 14, "Filter mode", nil, nil},
							{"FMOD13", 13, 13, "Filter mode", nil, nil},
							{"FMOD12", 12, 12, "Filter mode", nil, nil},
							{"FMOD11", 11, 11, "Filter mode", nil, nil},
							{"FMOD10", 10, 10, "Filter mode", nil, nil},
							{"FMOD9", 9, 9, "Filter mode", nil, nil},
							{"FMOD8", 8, 8, "Filter mode", nil, nil},
							{"FMOD7", 7, 7, "Filter mode", nil, nil},
							{"FMOD6", 6, 6, "Filter mode", nil, nil},
							{"FMOD5", 5, 5, "Filter mode", nil, nil},
							{"FMOD4", 4, 4, "Filter mode", nil, nil},
							{"FMOD3", 3, 3, "Filter mode", nil, nil},
							{"FMOD2", 2, 2, "Filter mode", nil, nil},
							{"FMOD1", 1, 1, "Filter mode", nil, nil},
							{"FMOD0", 0, 0, "Filter mode", nil, nil},
						},
					},
					{
						Name:   "FSCFG",
						Offset: 0x20c,
						Size:   32,
						Descr:  "Filter scale configuration register",
						Fields: []soc.Field{
							{"FS27", 27, 27, "Filter scale configuration", nil, nil},
							{"FS26", 26, 26, "Filter scale configuration", nil, nil},
							{"FS25", 25, 25, "Filter scale configuration", nil, nil},
							{"FS24", 24, 24, "Filter scale configuration", nil, nil},
							{"FS23", 23, 23, "Filter scale configuration", nil, nil},
							{"FS22", 22, 22, "Filter scale configuration", nil, nil},
							{"FS21", 21, 21, "Filter scale configuration", nil, nil},
							{"FS20", 20, 20, "Filter scale configuration", nil, nil},
							{"FS19", 19, 19, "Filter scale configuration", nil, nil},
							{"FS18", 18, 18, "Filter scale configuration", nil, nil},
							{"FS17", 17, 17, "Filter scale configuration", nil, nil},
							{"FS16", 16, 16, "Filter scale configuration", nil, nil},
							{"FS15", 15, 15, "Filter scale configuration", nil, nil},
							{"FS14", 14, 14, "Filter scale configuration", nil, nil},
							{"FS13", 13, 13, "Filter scale configuration", nil, nil},
							{"FS12", 12, 12, "Filter scale configuration", nil, nil},
							{"FS11", 11, 11, "Filter scale configuration", nil, nil},
							{"FS10", 10, 10, "Filter scale configuration", nil, nil},
							{"FS9", 9, 9, "Filter scale configuration", nil, nil},
							{"FS8", 8, 8, "Filter scale configuration", nil, nil},
							{"FS7", 7, 7, "Filter scale configuration", nil, nil},
							{"FS6", 6, 6, "Filter scale configuration", nil, nil},
							{"FS5", 5, 5, "Filter scale configuration", nil, nil},
							{"FS4", 4, 4, "Filter scale configuration", nil, nil},
							{"FS3", 3, 3, "Filter scale configuration", nil, nil},
							{"FS2", 2, 2, "Filter scale configuration", nil, nil},
							{"FS1", 1, 1, "Filter scale configuration", nil, nil},
							{"FS0", 0, 0, "Filter scale configuration", nil, nil},
						},
					},
					{
						Name:   "FAFIFO",
						Offset: 0x214,
						Size:   32,
						Descr:  "Filter associated FIFO register",
						Fields: []soc.Field{
							{"FAF27", 27, 27, "Filter 27 associated with FIFO", nil, nil},
							{"FAF26", 26, 26, "Filter 26 associated with FIFO", nil, nil},
							{"FAF25", 25, 25, "Filter 25 associated with FIFO", nil, nil},
							{"FAF24", 24, 24, "Filter 24 associated with FIFO", nil, nil},
							{"FAF23", 23, 23, "Filter 23 associated with FIFO", nil, nil},
							{"FAF22", 22, 22, "Filter 22 associated with FIFO", nil, nil},
							{"FAF21", 21, 21, "Filter 21 associated with FIFO", nil, nil},
							{"FAF20", 20, 20, "Filter 20 associated with FIFO", nil, nil},
							{"FAF19", 19, 19, "Filter 19 associated with FIFO", nil, nil},
							{"FAF18", 18, 18, "Filter 18 associated with FIFO", nil, nil},
							{"FAF17", 17, 17, "Filter 17 associated with FIFO", nil, nil},
							{"FAF16", 16, 16, "Filter 16 associated with FIFO", nil, nil},
							{"FAF15", 15, 15, "Filter 15 associated with FIFO", nil, nil},
							{"FAF14", 14, 14, "Filter 14 associated with FIFO", nil, nil},
							{"FAF13", 13, 13, "Filter 13 associated with FIFO", nil, nil},
							{"FAF12", 12, 12, "Filter 12 associated with FIFO", nil, nil},
							{"FAF11", 11, 11, "Filter 11 associated with FIFO", nil, nil},
							{"FAF10", 10, 10, "Filter 10 associated with FIFO", nil, nil},
							{"FAF9", 9, 9, "Filter 9 associated with FIFO", nil, nil},
							{"FAF8", 8, 8, "Filter 8 associated with FIFO", nil, nil},
							{"FAF7", 7, 7, "Filter 7 associated with FIFO", nil, nil},
							{"FAF6", 6, 6, "Filter 6 associated with FIFO", nil, nil},
							{"FAF5", 5, 5, "Filter 5 associated with FIFO", nil, nil},
							{"FAF4", 4, 4, "Filter 4 associated with FIFO", nil, nil},
							{"FAF3", 3, 3, "Filter 3 associated with FIFO", nil, nil},
							{"FAF2", 2, 2, "Filter 2 associated with FIFO", nil, nil},
							{"FAF1", 1, 1, "Filter 1 associated with FIFO", nil, nil},
							{"FAF0", 0, 0, "Filter 0 associated with FIFO", nil, nil},
						},
					},
					{
						Name:   "FW",
						Offset: 0x21c,
						Size:   32,
						Descr:  "Filter working register",
						Fields: []soc.Field{
							{"FW27", 27, 27, "Filter working", nil, nil},
							{"FW26", 26, 26, "Filter working", nil, nil},
							{"FW25", 25, 25, "Filter working", nil, nil},
							{"FW24", 24, 24, "Filter working", nil, nil},
							{"FW23", 23, 23, "Filter working", nil, nil},
							{"FW22", 22, 22, "Filter working", nil, nil},
							{"FW21", 21, 21, "Filter working", nil, nil},
							{"FW20", 20, 20, "Filter working", nil, nil},
							{"FW19", 19, 19, "Filter working", nil, nil},
							{"FW18", 18, 18, "Filter working", nil, nil},
							{"FW17", 17, 17, "Filter working", nil, nil},
							{"FW16", 16, 16, "Filter working", nil, nil},
							{"FW15", 15, 15, "Filter working", nil, nil},
							{"FW14", 14, 14, "Filter working", nil, nil},
							{"FW13", 13, 13, "Filter working", nil, nil},
							{"FW12", 12, 12, "Filter working", nil, nil},
							{"FW11", 11, 11, "Filter working", nil, nil},
							{"FW10", 10, 10, "Filter working", nil, nil},
							{"FW9", 9, 9, "Filter working", nil, nil},
							{"FW8", 8, 8, "Filter working", nil, nil},
							{"FW7", 7, 7, "Filter working", nil, nil},
							{"FW6", 6, 6, "Filter working", nil, nil},
							{"FW5", 5, 5, "Filter working", nil, nil},
							{"FW4", 4, 4, "Filter working", nil, nil},
							{"FW3", 3, 3, "Filter working", nil, nil},
							{"FW2", 2, 2, "Filter working", nil, nil},
							{"FW1", 1, 1, "Filter working", nil, nil},
							{"FW0", 0, 0, "Filter working", nil, nil},
						},
					},
					{
						Name:   "F0DATA0",
						Offset: 0x240,
						Size:   32,
						Descr:  "Filter 0 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F0DATA1",
						Offset: 0x244,
						Size:   32,
						Descr:  "Filter 0 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F1DATA0",
						Offset: 0x248,
						Size:   32,
						Descr:  "Filter 1 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F1DATA1",
						Offset: 0x24c,
						Size:   32,
						Descr:  "Filter 1 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F2DATA0",
						Offset: 0x250,
						Size:   32,
						Descr:  "Filter 2 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F2DATA1",
						Offset: 0x254,
						Size:   32,
						Descr:  "Filter 2 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F3DATA0",
						Offset: 0x258,
						Size:   32,
						Descr:  "Filter 3 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F3DATA1",
						Offset: 0x25c,
						Size:   32,
						Descr:  "Filter 3 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F4DATA0",
						Offset: 0x260,
						Size:   32,
						Descr:  "Filter 4 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F4DATA1",
						Offset: 0x264,
						Size:   32,
						Descr:  "Filter 4 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F5DATA0",
						Offset: 0x268,
						Size:   32,
						Descr:  "Filter 5 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F5DATA1",
						Offset: 0x26c,
						Size:   32,
						Descr:  "Filter 5 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F6DATA0",
						Offset: 0x270,
						Size:   32,
						Descr:  "Filter 6 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F6DATA1",
						Offset: 0x274,
						Size:   32,
						Descr:  "Filter 6 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F7DATA0",
						Offset: 0x278,
						Size:   32,
						Descr:  "Filter 7 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F7DATA1",
						Offset: 0x27c,
						Size:   32,
						Descr:  "Filter 7 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F8DATA0",
						Offset: 0x280,
						Size:   32,
						Descr:  "Filter 8 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F8DATA1",
						Offset: 0x284,
						Size:   32,
						Descr:  "Filter 8 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F9DATA0",
						Offset: 0x288,
						Size:   32,
						Descr:  "Filter 9 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F9DATA1",
						Offset: 0x28c,
						Size:   32,
						Descr:  "Filter 9 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F10DATA0",
						Offset: 0x290,
						Size:   32,
						Descr:  "Filter 10 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F10DATA1",
						Offset: 0x294,
						Size:   32,
						Descr:  "Filter 10 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F11DATA0",
						Offset: 0x298,
						Size:   32,
						Descr:  "Filter 11 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F11DATA1",
						Offset: 0x29c,
						Size:   32,
						Descr:  "Filter 11 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F12DATA0",
						Offset: 0x2a0,
						Size:   32,
						Descr:  "Filter 12 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F12DATA1",
						Offset: 0x2a4,
						Size:   32,
						Descr:  "Filter 12 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F13DATA0",
						Offset: 0x2a8,
						Size:   32,
						Descr:  "Filter 13 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F13DATA1",
						Offset: 0x2ac,
						Size:   32,
						Descr:  "Filter 13 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F14DATA0",
						Offset: 0x2b0,
						Size:   32,
						Descr:  "Filter 14 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F14DATA1",
						Offset: 0x2b4,
						Size:   32,
						Descr:  "Filter 14 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F15DATA0",
						Offset: 0x2b8,
						Size:   32,
						Descr:  "Filter 15 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F15DATA1",
						Offset: 0x2bc,
						Size:   32,
						Descr:  "Filter 15 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F16DATA0",
						Offset: 0x2c0,
						Size:   32,
						Descr:  "Filter 16 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F16DATA1",
						Offset: 0x2c4,
						Size:   32,
						Descr:  "Filter 16 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F17DATA0",
						Offset: 0x2c8,
						Size:   32,
						Descr:  "Filter 17 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F17DATA1",
						Offset: 0x2cc,
						Size:   32,
						Descr:  "Filter 17 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F18DATA0",
						Offset: 0x2d0,
						Size:   32,
						Descr:  "Filter 18 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F18DATA1",
						Offset: 0x2d4,
						Size:   32,
						Descr:  "Filter 18 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F19DATA0",
						Offset: 0x2d8,
						Size:   32,
						Descr:  "Filter 19 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F19DATA1",
						Offset: 0x2dc,
						Size:   32,
						Descr:  "Filter 19 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F20DATA0",
						Offset: 0x2e0,
						Size:   32,
						Descr:  "Filter 20 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F20DATA1",
						Offset: 0x2e4,
						Size:   32,
						Descr:  "Filter 20 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F21DATA0",
						Offset: 0x2e8,
						Size:   32,
						Descr:  "Filter 21 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F21DATA1",
						Offset: 0x2ec,
						Size:   32,
						Descr:  "Filter 21 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F22DATA0",
						Offset: 0x2f0,
						Size:   32,
						Descr:  "Filter 22 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F22DATA1",
						Offset: 0x2f4,
						Size:   32,
						Descr:  "Filter 22 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F23DATA0",
						Offset: 0x2f8,
						Size:   32,
						Descr:  "Filter 23 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F23DATA1",
						Offset: 0x2fc,
						Size:   32,
						Descr:  "Filter 23 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F24DATA0",
						Offset: 0x300,
						Size:   32,
						Descr:  "Filter 24 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F24DATA1",
						Offset: 0x304,
						Size:   32,
						Descr:  "Filter 24 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F25DATA0",
						Offset: 0x308,
						Size:   32,
						Descr:  "Filter 25 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F25DATA1",
						Offset: 0x30c,
						Size:   32,
						Descr:  "Filter 25 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F26DATA0",
						Offset: 0x310,
						Size:   32,
						Descr:  "Filter 26 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F26DATA1",
						Offset: 0x314,
						Size:   32,
						Descr:  "Filter 26 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F27DATA0",
						Offset: 0x318,
						Size:   32,
						Descr:  "Filter 27 data 0 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
					{
						Name:   "F27DATA1",
						Offset: 0x31c,
						Size:   32,
						Descr:  "Filter 27 data 1 register",
						Fields: []soc.Field{
							{"FD31", 31, 31, "Filter bits", nil, nil},
							{"FD30", 30, 30, "Filter bits", nil, nil},
							{"FD29", 29, 29, "Filter bits", nil, nil},
							{"FD28", 28, 28, "Filter bits", nil, nil},
							{"FD27", 27, 27, "Filter bits", nil, nil},
							{"FD26", 26, 26, "Filter bits", nil, nil},
							{"FD25", 25, 25, "Filter bits", nil, nil},
							{"FD24", 24, 24, "Filter bits", nil, nil},
							{"FD23", 23, 23, "Filter bits", nil, nil},
							{"FD22", 22, 22, "Filter bits", nil, nil},
							{"FD21", 21, 21, "Filter bits", nil, nil},
							{"FD20", 20, 20, "Filter bits", nil, nil},
							{"FD19", 19, 19, "Filter bits", nil, nil},
							{"FD18", 18, 18, "Filter bits", nil, nil},
							{"FD17", 17, 17, "Filter bits", nil, nil},
							{"FD16", 16, 16, "Filter bits", nil, nil},
							{"FD15", 15, 15, "Filter bits", nil, nil},
							{"FD14", 14, 14, "Filter bits", nil, nil},
							{"FD13", 13, 13, "Filter bits", nil, nil},
							{"FD12", 12, 12, "Filter bits", nil, nil},
							{"FD11", 11, 11, "Filter bits", nil, nil},
							{"FD10", 10, 10, "Filter bits", nil, nil},
							{"FD9", 9, 9, "Filter bits", nil, nil},
							{"FD8", 8, 8, "Filter bits", nil, nil},
							{"FD7", 7, 7, "Filter bits", nil, nil},
							{"FD6", 6, 6, "Filter bits", nil, nil},
							{"FD5", 5, 5, "Filter bits", nil, nil},
							{"FD4", 4, 4, "Filter bits", nil, nil},
							{"FD3", 3, 3, "Filter bits", nil, nil},
							{"FD2", 2, 2, "Filter bits", nil, nil},
							{"FD1", 1, 1, "Filter bits", nil, nil},
							{"FD0", 0, 0, "Filter bits", nil, nil},
						},
					},
				},
			},
			{
				Name:  "BKP",
				Addr:  0x40006c00,
				Size:  0x400,
				Descr: "Backup registers",
				Registers: []soc.Register{
					{
						Name:   "DATA0",
						Offset: 0x4,
						Size:   16,
						Descr:  "Backup data register 0",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA1",
						Offset: 0x8,
						Size:   16,
						Descr:  "Backup data register 1",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA2",
						Offset: 0xc,
						Size:   16,
						Descr:  "Backup data register 2",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA3",
						Offset: 0x10,
						Size:   16,
						Descr:  "Backup data register 3",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA4",
						Offset: 0x14,
						Size:   16,
						Descr:  "Backup data register 4",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA5",
						Offset: 0x18,
						Size:   16,
						Descr:  "Backup data register 5",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA6",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Backup data register 6",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA7",
						Offset: 0x20,
						Size:   16,
						Descr:  "Backup data register 7",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA8",
						Offset: 0x24,
						Size:   16,
						Descr:  "Backup data register 8",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA9",
						Offset: 0x28,
						Size:   16,
						Descr:  "Backup data register 9",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "OCTL",
						Offset: 0x2c,
						Size:   16,
						Descr:  "RTC signal output control register",
						Fields: []soc.Field{
							{"ROSEL", 9, 9, "RTC output selection", nil, nil},
							{"ASOEN", 8, 8, "RTC alarm or second signal output enable", nil, nil},
							{"COEN", 7, 7, "RTC clock calibration output enable", nil, nil},
							{"RCCV", 6, 0, "RTC clock calibration value", nil, nil},
						},
					},
					{
						Name:   "TPCTL",
						Offset: 0x30,
						Size:   16,
						Descr:  "Tamper pin control register",
						Fields: []soc.Field{
							{"TPAL", 1, 1, "TAMPER pin active level", nil, nil},
							{"TPEN", 0, 0, "TAMPER detection enable", nil, nil},
						},
					},
					{
						Name:   "TPCS",
						Offset: 0x34,
						Size:   16,
						Descr:  "Tamper control and status register",
						Fields: []soc.Field{
							{"TIF", 9, 9, "Tamper interrupt flag", nil, nil},
							{"TEF", 8, 8, "Tamper event flag", nil, nil},
							{"TPIE", 2, 2, "Tamper interrupt enable", nil, nil},
							{"TIR", 1, 1, "Tamper interrupt reset", nil, nil},
							{"TER", 0, 0, "Tamper event reset", nil, nil},
						},
					},
					{
						Name:   "DATA10",
						Offset: 0x40,
						Size:   16,
						Descr:  "Backup data register 10",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA11",
						Offset: 0x44,
						Size:   16,
						Descr:  "Backup data register 11",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA12",
						Offset: 0x48,
						Size:   16,
						Descr:  "Backup data register 12",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA13",
						Offset: 0x4c,
						Size:   16,
						Descr:  "Backup data register 13",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA14",
						Offset: 0x50,
						Size:   16,
						Descr:  "Backup data register 14",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA15",
						Offset: 0x54,
						Size:   16,
						Descr:  "Backup data register 15",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA16",
						Offset: 0x58,
						Size:   16,
						Descr:  "Backup data register 16",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA17",
						Offset: 0x5c,
						Size:   16,
						Descr:  "Backup data register 17",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA18",
						Offset: 0x60,
						Size:   16,
						Descr:  "Backup data register 18",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA19",
						Offset: 0x64,
						Size:   16,
						Descr:  "Backup data register 19",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA20",
						Offset: 0x68,
						Size:   16,
						Descr:  "Backup data register 20",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA21",
						Offset: 0x6c,
						Size:   16,
						Descr:  "Backup data register 21",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA22",
						Offset: 0x70,
						Size:   16,
						Descr:  "Backup data register 22",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA23",
						Offset: 0x74,
						Size:   16,
						Descr:  "Backup data register 23",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA24",
						Offset: 0x78,
						Size:   16,
						Descr:  "Backup data register 24",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA25",
						Offset: 0x7c,
						Size:   16,
						Descr:  "Backup data register 25",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA26",
						Offset: 0x80,
						Size:   16,
						Descr:  "Backup data register 26",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA27",
						Offset: 0x84,
						Size:   16,
						Descr:  "Backup data register 27",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA28",
						Offset: 0x88,
						Size:   16,
						Descr:  "Backup data register 28",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA29",
						Offset: 0x8c,
						Size:   16,
						Descr:  "Backup data register 29",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA30",
						Offset: 0x90,
						Size:   16,
						Descr:  "Backup data register 30",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA31",
						Offset: 0x94,
						Size:   16,
						Descr:  "Backup data register 31",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA32",
						Offset: 0x98,
						Size:   16,
						Descr:  "Backup data register 32",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA33",
						Offset: 0x9c,
						Size:   16,
						Descr:  "Backup data register 33",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA34",
						Offset: 0xa0,
						Size:   16,
						Descr:  "Backup data register 34",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA35",
						Offset: 0xa4,
						Size:   16,
						Descr:  "Backup data register 35",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA36",
						Offset: 0xa8,
						Size:   16,
						Descr:  "Backup data register 36",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA37",
						Offset: 0xac,
						Size:   16,
						Descr:  "Backup data register 37",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA38",
						Offset: 0xb0,
						Size:   16,
						Descr:  "Backup data register 38",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA39",
						Offset: 0xb4,
						Size:   16,
						Descr:  "Backup data register 39",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA40",
						Offset: 0xb8,
						Size:   16,
						Descr:  "Backup data register 40",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
					{
						Name:   "DATA41",
						Offset: 0xbc,
						Size:   16,
						Descr:  "Backup data register 41",
						Fields: []soc.Field{
							{"DATA", 15, 0, "Backup data", nil, nil},
						},
					},
				},
			},
			{
				Name:  "PMU",
				Addr:  0x40007000,
				Size:  0x400,
				Descr: "Power management unit",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "power control register",
						Fields: []soc.Field{
							{"BKPWEN", 8, 8, "Backup Domain Write Enable", nil, nil},
							{"LVDT", 7, 5, "Low Voltage Detector Threshold", nil, nil},
							{"LVDEN", 4, 4, "Low Voltage Detector Enable", nil, nil},
							{"STBRST", 3, 3, "Standby Flag Reset", nil, nil},
							{"WURST", 2, 2, "Wakeup Flag Reset", nil, nil},
							{"STBMOD", 1, 1, "Standby Mode", nil, nil},
							{"LDOLP", 0, 0, "LDO Low Power Mode", nil, nil},
						},
					},
					{
						Name:   "CS",
						Offset: 0x4,
						Size:   32,
						Descr:  "power control/status register",
						Fields: []soc.Field{
							{"WUPEN", 8, 8, "Enable WKUP pin", nil, nil},
							{"LVDF", 2, 2, "Low Voltage Detector Status Flag", nil, nil},
							{"STBF", 1, 1, "Standby flag", nil, nil},
							{"WUF", 0, 0, "Wakeup flag", nil, nil},
						},
					},
				},
			},
			{
				Name:  "DAC",
				Addr:  0x40007400,
				Size:  0x400,
				Descr: "Digital-to-analog converter",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "control register",
						Fields: []soc.Field{
							{"DDMAEN1", 28, 28, "DAC1 DMA enable", nil, nil},
							{"DWBW1", 27, 24, "DAC1 noise wave bit width", nil, nil},
							{"DWM1", 23, 22, "DAC1 noise wave mode", nil, nil},
							{"DTSEL1", 21, 19, "DAC1 trigger selection", nil, nil},
							{"DTEN1", 18, 18, "DAC1 trigger enable", nil, nil},
							{"DBOFF1", 17, 17, "DAC1 output buffer turn off", nil, nil},
							{"DEN1", 16, 16, "DAC1 enable", nil, nil},
							{"DDMAEN0", 12, 12, "DAC0 DMA enable", nil, nil},
							{"DWBW0", 11, 8, "DAC0 noise wave bit width", nil, nil},
							{"DWM0", 7, 6, "DAC0 noise wave mode", nil, nil},
							{"DTSEL0", 5, 3, "DAC0 trigger selection", nil, nil},
							{"DTEN0", 2, 2, "DAC0 trigger enable", nil, nil},
							{"DBOFF0", 1, 1, "DAC0 output buffer turn off", nil, nil},
							{"DEN0", 0, 0, "DAC0 enable", nil, nil},
						},
					},
					{
						Name:   "SWT",
						Offset: 0x4,
						Size:   32,
						Descr:  "software trigger register",
						Fields: []soc.Field{
							{"SWTR1", 1, 1, "DAC1 software trigger", nil, nil},
							{"SWTR0", 0, 0, "DAC0 software trigger", nil, nil},
						},
					},
					{
						Name:   "DAC0_R12DH",
						Offset: 0x8,
						Size:   32,
						Descr:  "DAC0 12-bit right-aligned data holding register",
						Fields: []soc.Field{
							{"DAC0_DH", 11, 0, "DAC0 12-bit right-aligned data", nil, nil},
						},
					},
					{
						Name:   "DAC0_L12DH",
						Offset: 0xc,
						Size:   32,
						Descr:  "DAC0 12-bit left-aligned data holding register",
						Fields: []soc.Field{
							{"DAC0_DH", 15, 4, "DAC0 12-bit left-aligned data", nil, nil},
						},
					},
					{
						Name:   "DAC0_R8DH",
						Offset: 0x10,
						Size:   32,
						Descr:  "DAC0 8-bit right aligned data holding register",
						Fields: []soc.Field{
							{"DAC0_DH", 7, 0, "DAC0 8-bit right-aligned data", nil, nil},
						},
					},
					{
						Name:   "DAC1_R12DH",
						Offset: 0x14,
						Size:   32,
						Descr:  "DAC1 12-bit right-aligned data holding register",
						Fields: []soc.Field{
							{"DAC1_DH", 11, 0, "DAC1 12-bit right-aligned data", nil, nil},
						},
					},
					{
						Name:   "DAC1_L12DH",
						Offset: 0x18,
						Size:   32,
						Descr:  "DAC1 12-bit left aligned data holding register",
						Fields: []soc.Field{
							{"DAC1_DH", 15, 4, "DAC1 12-bit left-aligned data", nil, nil},
						},
					},
					{
						Name:   "DAC1_R8DH",
						Offset: 0x1c,
						Size:   32,
						Descr:  "DAC1 8-bit right aligned data holding register",
						Fields: []soc.Field{
							{"DAC1_DH", 7, 0, "DAC1 8-bit right-aligned data", nil, nil},
						},
					},
					{
						Name:   "DACC_R12DH",
						Offset: 0x20,
						Size:   32,
						Descr:  "DAC concurrent mode 12-bit right-aligned data holding register",
						Fields: []soc.Field{
							{"DAC1_DH", 27, 16, "DAC1 12-bit right-aligned data", nil, nil},
							{"DAC0_DH", 11, 0, "DAC0 12-bit right-aligned data", nil, nil},
						},
					},
					{
						Name:   "DACC_L12DH",
						Offset: 0x24,
						Size:   32,
						Descr:  "DAC concurrent mode 12-bit left aligned data holding register",
						Fields: []soc.Field{
							{"DAC1_DH", 31, 20, "DAC1 12-bit left-aligned data", nil, nil},
							{"DAC0_DH", 15, 4, "DAC0 12-bit left-aligned data", nil, nil},
						},
					},
					{
						Name:   "DACC_R8DH",
						Offset: 0x28,
						Size:   32,
						Descr:  "DAC concurrent mode 8-bit right aligned data holding register",
						Fields: []soc.Field{
							{"DAC1_DH", 15, 8, "DAC1 8-bit right-aligned data", nil, nil},
							{"DAC0_DH", 7, 0, "DAC0 8-bit right-aligned data", nil, nil},
						},
					},
					{
						Name:   "DAC0_DO",
						Offset: 0x2c,
						Size:   32,
						Descr:  "DAC0 data output register",
						Fields: []soc.Field{
							{"DAC0_DO", 11, 0, "DAC0 data output", nil, nil},
						},
					},
					{
						Name:   "DAC1_DO",
						Offset: 0x30,
						Size:   32,
						Descr:  "DAC1 data output register",
						Fields: []soc.Field{
							{"DAC1_DO", 11, 0, "DAC1 data output", nil, nil},
						},
					},
				},
			},
			{
				Name:  "AFIO",
				Addr:  0x40010000,
				Size:  0x400,
				Descr: "Alternate-function I/Os",
				Registers: []soc.Register{
					{
						Name:   "EC",
						Offset: 0x0,
						Size:   32,
						Descr:  "Event control register",
						Fields: []soc.Field{
							{"EOE", 7, 7, "Event output enable", nil, nil},
							{"PORT", 6, 4, "Event output port selection", nil, nil},
							{"PIN", 3, 0, "Event output pin selection", nil, nil},
						},
					},
					{
						Name:   "PCF0",
						Offset: 0x4,
						Size:   32,
						Descr:  "AFIO port configuration register 0",
						Fields: []soc.Field{
							{"TIMER1ITI1_REMAP", 29, 29, "TIMER1 internal trigger 1 remapping", nil, nil},
							{"SPI2_REMAP", 28, 28, "SPI2/I2S2 remapping", nil, nil},
							{"SWJ_CFG", 26, 24, "Serial wire JTAG configuration", nil, nil},
							{"CAN1_REMAP", 22, 22, "CAN1 I/O remapping", nil, nil},
							{"TIMER4CH3_IREMAP", 16, 16, "TIMER4 channel3 internal remapping", nil, nil},
							{"PD01_REMAP", 15, 15, "Port D0/Port D1 mapping on OSC_IN/OSC_OUT", nil, nil},
							{"CAN0_REMAP", 14, 13, "CAN0 alternate interface remapping", nil, nil},
							{"TIMER3_REMAP", 12, 12, "TIMER3 remapping", nil, nil},
							{"TIMER2_REMAP", 11, 10, "TIMER2 remapping", nil, nil},
							{"TIMER1_REMAP", 9, 8, "TIMER1 remapping", nil, nil},
							{"TIMER0_REMAP", 7, 6, "TIMER0 remapping", nil, nil},
							{"USART2_REMAP", 5, 4, "USART2 remapping", nil, nil},
							{"USART1_REMAP", 3, 3, "USART1 remapping", nil, nil},
							{"USART0_REMAP", 2, 2, "USART0 remapping", nil, nil},
							{"I2C0_REMAP", 1, 1, "I2C0 remapping", nil, nil},
							{"SPI0_REMAP", 0, 0, "SPI0 remapping", nil, nil},
						},
					},
					{
						Name:   "EXTISS0",
						Offset: 0x8,
						Size:   32,
						Descr:  "EXTI sources selection register 0",
						Fields: []soc.Field{
							{"EXTI3_SS", 15, 12, "EXTI 3 sources selection", nil, nil},
							{"EXTI2_SS", 11, 8, "EXTI 2 sources selection", nil, nil},
							{"EXTI1_SS", 7, 4, "EXTI 1 sources selection", nil, nil},
							{"EXTI0_SS", 3, 0, "EXTI 0 sources selection", nil, nil},
						},
					},
					{
						Name:   "EXTISS1",
						Offset: 0xc,
						Size:   32,
						Descr:  "EXTI sources selection register 1",
						Fields: []soc.Field{
							{"EXTI7_SS", 15, 12, "EXTI 7 sources selection", nil, nil},
							{"EXTI6_SS", 11, 8, "EXTI 6 sources selection", nil, nil},
							{"EXTI5_SS", 7, 4, "EXTI 5 sources selection", nil, nil},
							{"EXTI4_SS", 3, 0, "EXTI 4 sources selection", nil, nil},
						},
					},
					{
						Name:   "EXTISS2",
						Offset: 0x10,
						Size:   32,
						Descr:  "EXTI sources selection register 2",
						Fields: []soc.Field{
							{"EXTI11_SS", 15, 12, "EXTI 11 sources selection", nil, nil},
							{"EXTI10_SS", 11, 8, "EXTI 10 sources selection", nil, nil},
							{"EXTI9_SS", 7, 4, "EXTI 9 sources selection", nil, nil},
							{"EXTI8_SS", 3, 0, "EXTI 8 sources selection", nil, nil},
						},
					},
					{
						Name:   "EXTISS3",
						Offset: 0x14,
						Size:   32,
						Descr:  "EXTI sources selection register 3",
						Fields: []soc.Field{
							{"EXTI15_SS", 15, 12, "EXTI 15 sources selection", nil, nil},
							{"EXTI14_SS", 11, 8, "EXTI 14 sources selection", nil, nil},
							{"EXTI13_SS", 7, 4, "EXTI 13 sources selection", nil, nil},
							{"EXTI12_SS", 3, 0, "EXTI 12 sources selection", nil, nil},
						},
					},
					{
						Name:   "PCF1",
						Offset: 0x1c,
						Size:   32,
						Descr:  "AFIO port configuration register 1",
						Fields: []soc.Field{
							{"EXMC_NADV", 10, 10, "EXMC_NADV connect/disconnect", nil, nil},
						},
					},
				},
			},
			{
				Name:  "EXTI",
				Addr:  0x40010400,
				Size:  0x400,
				Descr: "External interrupt/event controller",
				Registers: []soc.Register{
					{
						Name:   "INTEN",
						Offset: 0x0,
						Size:   32,
						Descr:  "Interrupt enable register (EXTI_INTEN)",
						Fields: []soc.Field{
							{"INTEN18", 18, 18, "Enable Interrupt on line 18", nil, nil},
							{"INTEN17", 17, 17, "Enable Interrupt on line 17", nil, nil},
							{"INTEN16", 16, 16, "Enable Interrupt on line 16", nil, nil},
							{"INTEN15", 15, 15, "Enable Interrupt on line 15", nil, nil},
							{"INTEN14", 14, 14, "Enable Interrupt on line 14", nil, nil},
							{"INTEN13", 13, 13, "Enable Interrupt on line 13", nil, nil},
							{"INTEN12", 12, 12, "Enable Interrupt on line 12", nil, nil},
							{"INTEN11", 11, 11, "Enable Interrupt on line 11", nil, nil},
							{"INTEN10", 10, 10, "Enable Interrupt on line 10", nil, nil},
							{"INTEN9", 9, 9, "Enable Interrupt on line 9", nil, nil},
							{"INTEN8", 8, 8, "Enable Interrupt on line 8", nil, nil},
							{"INTEN7", 7, 7, "Enable Interrupt on line 7", nil, nil},
							{"INTEN6", 6, 6, "Enable Interrupt on line 6", nil, nil},
							{"INTEN5", 5, 5, "Enable Interrupt on line 5", nil, nil},
							{"INTEN4", 4, 4, "Enable Interrupt on line 4", nil, nil},
							{"INTEN3", 3, 3, "Enable Interrupt on line 3", nil, nil},
							{"INTEN2", 2, 2, "Enable Interrupt on line 2", nil, nil},
							{"INTEN1", 1, 1, "Enable Interrupt on line 1", nil, nil},
							{"INTEN0", 0, 0, "Enable Interrupt on line 0", nil, nil},
						},
					},
					{
						Name:   "EVEN",
						Offset: 0x4,
						Size:   32,
						Descr:  "Event enable register (EXTI_EVEN)",
						Fields: []soc.Field{
							{"EVEN18", 18, 18, "Enable Event on line 18", nil, nil},
							{"EVEN17", 17, 17, "Enable Event on line 17", nil, nil},
							{"EVEN16", 16, 16, "Enable Event on line 16", nil, nil},
							{"EVEN15", 15, 15, "Enable Event on line 15", nil, nil},
							{"EVEN14", 14, 14, "Enable Event on line 14", nil, nil},
							{"EVEN13", 13, 13, "Enable Event on line 13", nil, nil},
							{"EVEN12", 12, 12, "Enable Event on line 12", nil, nil},
							{"EVEN11", 11, 11, "Enable Event on line 11", nil, nil},
							{"EVEN10", 10, 10, "Enable Event on line 10", nil, nil},
							{"EVEN9", 9, 9, "Enable Event on line 9", nil, nil},
							{"EVEN8", 8, 8, "Enable Event on line 8", nil, nil},
							{"EVEN7", 7, 7, "Enable Event on line 7", nil, nil},
							{"EVEN6", 6, 6, "Enable Event on line 6", nil, nil},
							{"EVEN5", 5, 5, "Enable Event on line 5", nil, nil},
							{"EVEN4", 4, 4, "Enable Event on line 4", nil, nil},
							{"EVEN3", 3, 3, "Enable Event on line 3", nil, nil},
							{"EVEN2", 2, 2, "Enable Event on line 2", nil, nil},
							{"EVEN1", 1, 1, "Enable Event on line 1", nil, nil},
							{"EVEN0", 0, 0, "Enable Event on line 0", nil, nil},
						},
					},
					{
						Name:   "RTEN",
						Offset: 0x8,
						Size:   32,
						Descr:  "Rising Edge Trigger Enable register (EXTI_RTEN)",
						Fields: []soc.Field{
							{"RTEN18", 18, 18, "Rising edge trigger enable of line 18", nil, nil},
							{"RTEN17", 17, 17, "Rising edge trigger enable of line 17", nil, nil},
							{"RTEN16", 16, 16, "Rising edge trigger enable of line 16", nil, nil},
							{"RTEN15", 15, 15, "Rising edge trigger enable of line 15", nil, nil},
							{"RTEN14", 14, 14, "Rising edge trigger enable of line 14", nil, nil},
							{"RTEN13", 13, 13, "Rising edge trigger enable of line 13", nil, nil},
							{"RTEN12", 12, 12, "Rising edge trigger enable of line 12", nil, nil},
							{"RTEN11", 11, 11, "Rising edge trigger enable of line 11", nil, nil},
							{"RTEN10", 10, 10, "Rising edge trigger enable of line 10", nil, nil},
							{"RTEN9", 9, 9, "Rising edge trigger enable of line 9", nil, nil},
							{"RTEN8", 8, 8, "Rising edge trigger enable of line 8", nil, nil},
							{"RTEN7", 7, 7, "Rising edge trigger enable of line 7", nil, nil},
							{"RTEN6", 6, 6, "Rising edge trigger enable of line 6", nil, nil},
							{"RTEN5", 5, 5, "Rising edge trigger enable of line 5", nil, nil},
							{"RTEN4", 4, 4, "Rising edge trigger enable of line 4", nil, nil},
							{"RTEN3", 3, 3, "Rising edge trigger enable of line 3", nil, nil},
							{"RTEN2", 2, 2, "Rising edge trigger enable of line 2", nil, nil},
							{"RTEN1", 1, 1, "Rising edge trigger enable of line 1", nil, nil},
							{"RTEN0", 0, 0, "Rising edge trigger enable of line 0", nil, nil},
						},
					},
					{
						Name:   "FTEN",
						Offset: 0xc,
						Size:   32,
						Descr:  "Falling Egde Trigger Enable register (EXTI_FTEN)",
						Fields: []soc.Field{
							{"FTEN18", 18, 18, "Falling edge trigger enable of line 18", nil, nil},
							{"FTEN17", 17, 17, "Falling edge trigger enable of line 17", nil, nil},
							{"FTEN16", 16, 16, "Falling edge trigger enable of line 16", nil, nil},
							{"FTEN15", 15, 15, "Falling edge trigger enable of line 15", nil, nil},
							{"FTEN14", 14, 14, "Falling edge trigger enable of line 14", nil, nil},
							{"FTEN13", 13, 13, "Falling edge trigger enable of line 13", nil, nil},
							{"FTEN12", 12, 12, "Falling edge trigger enable of line 12", nil, nil},
							{"FTEN11", 11, 11, "Falling edge trigger enable of line 11", nil, nil},
							{"FTEN10", 10, 10, "Falling edge trigger enable of line 10", nil, nil},
							{"FTEN9", 9, 9, "Falling edge trigger enable of line 9", nil, nil},
							{"FTEN8", 8, 8, "Falling edge trigger enable of line 8", nil, nil},
							{"FTEN7", 7, 7, "Falling edge trigger enable of line 7", nil, nil},
							{"FTEN6", 6, 6, "Falling edge trigger enable of line 6", nil, nil},
							{"FTEN5", 5, 5, "Falling edge trigger enable of line 5", nil, nil},
							{"FTEN4", 4, 4, "Falling edge trigger enable of line 4", nil, nil},
							{"FTEN3", 3, 3, "Falling edge trigger enable of line 3", nil, nil},
							{"FTEN2", 2, 2, "Falling edge trigger enable of line 2", nil, nil},
							{"FTEN1", 1, 1, "Falling edge trigger enable of line 1", nil, nil},
							{"FTEN0", 0, 0, "Falling edge trigger enable of line 0", nil, nil},
						},
					},
					{
						Name:   "SWIEV",
						Offset: 0x10,
						Size:   32,
						Descr:  "Software interrupt event register (EXTI_SWIEV)",
						Fields: []soc.Field{
							{"SWIEV18", 18, 18, "Interrupt/Event software trigger on line 18", nil, nil},
							{"SWIEV17", 17, 17, "Interrupt/Event software trigger on line 17", nil, nil},
							{"SWIEV16", 16, 16, "Interrupt/Event software trigger on line 16", nil, nil},
							{"SWIEV15", 15, 15, "Interrupt/Event software trigger on line 15", nil, nil},
							{"SWIEV14", 14, 14, "Interrupt/Event software trigger on line 14", nil, nil},
							{"SWIEV13", 13, 13, "Interrupt/Event software trigger on line 13", nil, nil},
							{"SWIEV12", 12, 12, "Interrupt/Event software trigger on line 12", nil, nil},
							{"SWIEV11", 11, 11, "Interrupt/Event software trigger on line 11", nil, nil},
							{"SWIEV10", 10, 10, "Interrupt/Event software trigger on line 10", nil, nil},
							{"SWIEV9", 9, 9, "Interrupt/Event software trigger on line 9", nil, nil},
							{"SWIEV8", 8, 8, "Interrupt/Event software trigger on line 8", nil, nil},
							{"SWIEV7", 7, 7, "Interrupt/Event software trigger on line 7", nil, nil},
							{"SWIEV6", 6, 6, "Interrupt/Event software trigger on line 6", nil, nil},
							{"SWIEV5", 5, 5, "Interrupt/Event software trigger on line 5", nil, nil},
							{"SWIEV4", 4, 4, "Interrupt/Event software trigger on line 4", nil, nil},
							{"SWIEV3", 3, 3, "Interrupt/Event software trigger on line 3", nil, nil},
							{"SWIEV2", 2, 2, "Interrupt/Event software trigger on line 2", nil, nil},
							{"SWIEV1", 1, 1, "Interrupt/Event software trigger on line 1", nil, nil},
							{"SWIEV0", 0, 0, "Interrupt/Event software trigger on line 0", nil, nil},
						},
					},
					{
						Name:   "PD",
						Offset: 0x14,
						Size:   32,
						Descr:  "Pending register (EXTI_PD)",
						Fields: []soc.Field{
							{"PD18", 18, 18, "Interrupt pending status of line 18", nil, nil},
							{"PD17", 17, 17, "Interrupt pending status of line 17", nil, nil},
							{"PD16", 16, 16, "Interrupt pending status of line 16", nil, nil},
							{"PD15", 15, 15, "Interrupt pending status of line 15", nil, nil},
							{"PD14", 14, 14, "Interrupt pending status of line 14", nil, nil},
							{"PD13", 13, 13, "Interrupt pending status of line 13", nil, nil},
							{"PD12", 12, 12, "Interrupt pending status of line 12", nil, nil},
							{"PD11", 11, 11, "Interrupt pending status of line 11", nil, nil},
							{"PD10", 10, 10, "Interrupt pending status of line 10", nil, nil},
							{"PD9", 9, 9, "Interrupt pending status of line 9", nil, nil},
							{"PD8", 8, 8, "Interrupt pending status of line 8", nil, nil},
							{"PD7", 7, 7, "Interrupt pending status of line 7", nil, nil},
							{"PD6", 6, 6, "Interrupt pending status of line 6", nil, nil},
							{"PD5", 5, 5, "Interrupt pending status of line 5", nil, nil},
							{"PD4", 4, 4, "Interrupt pending status of line 4", nil, nil},
							{"PD3", 3, 3, "Interrupt pending status of line 3", nil, nil},
							{"PD2", 2, 2, "Interrupt pending status of line 2", nil, nil},
							{"PD1", 1, 1, "Interrupt pending status of line 1", nil, nil},
							{"PD0", 0, 0, "Interrupt pending status of line 0", nil, nil},
						},
					},
				},
			},
			{
				Name:  "GPIOA",
				Addr:  0x40010800,
				Size:  0x400,
				Descr: "General-purpose I/Os",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   32,
						Descr:  "port control register 0",
						Fields: []soc.Field{
							{"CTL7", 31, 30, "Port x configuration bits (x = 7)", nil, nil},
							{"MD7", 29, 28, "Port x mode bits (x = 7)", nil, nil},
							{"CTL6", 27, 26, "Port x configuration bits (x = 6)", nil, nil},
							{"MD6", 25, 24, "Port x mode bits (x = 6)", nil, nil},
							{"CTL5", 23, 22, "Port x configuration bits (x = 5)", nil, nil},
							{"MD5", 21, 20, "Port x mode bits (x = 5)", nil, nil},
							{"CTL4", 19, 18, "Port x configuration bits (x = 4)", nil, nil},
							{"MD4", 17, 16, "Port x mode bits (x = 4)", nil, nil},
							{"CTL3", 15, 14, "Port x configuration bits (x = 3)", nil, nil},
							{"MD3", 13, 12, "Port x mode bits (x = 3 )", nil, nil},
							{"CTL2", 11, 10, "Port x configuration bits (x = 2)", nil, nil},
							{"MD2", 9, 8, "Port x mode bits (x = 2 )", nil, nil},
							{"CTL1", 7, 6, "Port x configuration bits (x = 1)", nil, nil},
							{"MD1", 5, 4, "Port x mode bits (x = 1)", nil, nil},
							{"CTL0", 3, 2, "Port x configuration bits (x = 0)", nil, nil},
							{"MD0", 1, 0, "Port x mode bits (x = 0)", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   32,
						Descr:  "port control register 1",
						Fields: []soc.Field{
							{"CTL15", 31, 30, "Port x configuration bits (x = 15)", nil, nil},
							{"MD15", 29, 28, "Port x mode bits (x = 15)", nil, nil},
							{"CTL14", 27, 26, "Port x configuration bits (x = 14)", nil, nil},
							{"MD14", 25, 24, "Port x mode bits (x = 14)", nil, nil},
							{"CTL13", 23, 22, "Port x configuration bits (x = 13)", nil, nil},
							{"MD13", 21, 20, "Port x mode bits (x = 13)", nil, nil},
							{"CTL12", 19, 18, "Port x configuration bits (x = 12)", nil, nil},
							{"MD12", 17, 16, "Port x mode bits (x = 12)", nil, nil},
							{"CTL11", 15, 14, "Port x configuration bits (x = 11)", nil, nil},
							{"MD11", 13, 12, "Port x mode bits (x = 11 )", nil, nil},
							{"CTL10", 11, 10, "Port x configuration bits (x = 10)", nil, nil},
							{"MD10", 9, 8, "Port x mode bits (x = 10 )", nil, nil},
							{"CTL9", 7, 6, "Port x configuration bits (x = 9)", nil, nil},
							{"MD9", 5, 4, "Port x mode bits (x = 9)", nil, nil},
							{"CTL8", 3, 2, "Port x configuration bits (x = 8)", nil, nil},
							{"MD8", 1, 0, "Port x mode bits (x = 8)", nil, nil},
						},
					},
					{
						Name:   "ISTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Port input status register",
						Fields: []soc.Field{
							{"ISTAT15", 15, 15, "Port input status", nil, nil},
							{"ISTAT14", 14, 14, "Port input status", nil, nil},
							{"ISTAT13", 13, 13, "Port input status", nil, nil},
							{"ISTAT12", 12, 12, "Port input status", nil, nil},
							{"ISTAT11", 11, 11, "Port input status", nil, nil},
							{"ISTAT10", 10, 10, "Port input status", nil, nil},
							{"ISTAT9", 9, 9, "Port input status", nil, nil},
							{"ISTAT8", 8, 8, "Port input status", nil, nil},
							{"ISTAT7", 7, 7, "Port input status", nil, nil},
							{"ISTAT6", 6, 6, "Port input status", nil, nil},
							{"ISTAT5", 5, 5, "Port input status", nil, nil},
							{"ISTAT4", 4, 4, "Port input status", nil, nil},
							{"ISTAT3", 3, 3, "Port input status", nil, nil},
							{"ISTAT2", 2, 2, "Port input status", nil, nil},
							{"ISTAT1", 1, 1, "Port input status", nil, nil},
							{"ISTAT0", 0, 0, "Port input status", nil, nil},
						},
					},
					{
						Name:   "OCTL",
						Offset: 0xc,
						Size:   32,
						Descr:  "Port output control register",
						Fields: []soc.Field{
							{"OCTL15", 15, 15, "Port output control", nil, nil},
							{"OCTL14", 14, 14, "Port output control", nil, nil},
							{"OCTL13", 13, 13, "Port output control", nil, nil},
							{"OCTL12", 12, 12, "Port output control", nil, nil},
							{"OCTL11", 11, 11, "Port output control", nil, nil},
							{"OCTL10", 10, 10, "Port output control", nil, nil},
							{"OCTL9", 9, 9, "Port output control", nil, nil},
							{"OCTL8", 8, 8, "Port output control", nil, nil},
							{"OCTL7", 7, 7, "Port output control", nil, nil},
							{"OCTL6", 6, 6, "Port output control", nil, nil},
							{"OCTL5", 5, 5, "Port output control", nil, nil},
							{"OCTL4", 4, 4, "Port output control", nil, nil},
							{"OCTL3", 3, 3, "Port output control", nil, nil},
							{"OCTL2", 2, 2, "Port output control", nil, nil},
							{"OCTL1", 1, 1, "Port output control", nil, nil},
							{"OCTL0", 0, 0, "Port output control", nil, nil},
						},
					},
					{
						Name:   "BOP",
						Offset: 0x10,
						Size:   32,
						Descr:  "Port bit operate register",
						Fields: []soc.Field{
							{"CR15", 31, 31, "Port 15 Clear bit", nil, nil},
							{"CR14", 30, 30, "Port 14 Clear bit", nil, nil},
							{"CR13", 29, 29, "Port 13 Clear bit", nil, nil},
							{"CR12", 28, 28, "Port 12 Clear bit", nil, nil},
							{"CR11", 27, 27, "Port 11 Clear bit", nil, nil},
							{"CR10", 26, 26, "Port 10 Clear bit", nil, nil},
							{"CR9", 25, 25, "Port 9 Clear bit", nil, nil},
							{"CR8", 24, 24, "Port 8 Clear bit", nil, nil},
							{"CR7", 23, 23, "Port 7 Clear bit", nil, nil},
							{"CR6", 22, 22, "Port 6 Clear bit", nil, nil},
							{"CR5", 21, 21, "Port 5 Clear bit", nil, nil},
							{"CR4", 20, 20, "Port 4 Clear bit", nil, nil},
							{"CR3", 19, 19, "Port 3 Clear bit", nil, nil},
							{"CR2", 18, 18, "Port 2 Clear bit", nil, nil},
							{"CR1", 17, 17, "Port 1 Clear bit", nil, nil},
							{"CR0", 16, 16, "Port 0 Clear bit", nil, nil},
							{"BOP15", 15, 15, "Port 15 Set bit", nil, nil},
							{"BOP14", 14, 14, "Port 14 Set bit", nil, nil},
							{"BOP13", 13, 13, "Port 13 Set bit", nil, nil},
							{"BOP12", 12, 12, "Port 12 Set bit", nil, nil},
							{"BOP11", 11, 11, "Port 11 Set bit", nil, nil},
							{"BOP10", 10, 10, "Port 10 Set bit", nil, nil},
							{"BOP9", 9, 9, "Port 9 Set bit", nil, nil},
							{"BOP8", 8, 8, "Port 8 Set bit", nil, nil},
							{"BOP7", 7, 7, "Port 7 Set bit", nil, nil},
							{"BOP6", 6, 6, "Port 6 Set bit", nil, nil},
							{"BOP5", 5, 5, "Port 5 Set bit", nil, nil},
							{"BOP4", 4, 4, "Port 4 Set bit", nil, nil},
							{"BOP3", 3, 3, "Port 3 Set bit", nil, nil},
							{"BOP2", 2, 2, "Port 2 Set bit", nil, nil},
							{"BOP1", 1, 1, "Port 1 Set bit", nil, nil},
							{"BOP0", 0, 0, "Port 0 Set bit", nil, nil},
						},
					},
					{
						Name:   "BC",
						Offset: 0x14,
						Size:   32,
						Descr:  "Port bit clear register",
						Fields: []soc.Field{
							{"CR15", 15, 15, "Port 15 Clear bit", nil, nil},
							{"CR14", 14, 14, "Port 14 Clear bit", nil, nil},
							{"CR13", 13, 13, "Port 13 Clear bit", nil, nil},
							{"CR12", 12, 12, "Port 12 Clear bit", nil, nil},
							{"CR11", 11, 11, "Port 11 Clear bit", nil, nil},
							{"CR10", 10, 10, "Port 10 Clear bit", nil, nil},
							{"CR9", 9, 9, "Port 9 Clear bit", nil, nil},
							{"CR8", 8, 8, "Port 8 Clear bit", nil, nil},
							{"CR7", 7, 7, "Port 7 Clear bit", nil, nil},
							{"CR6", 6, 6, "Port 6 Clear bit", nil, nil},
							{"CR5", 5, 5, "Port 5 Clear bit", nil, nil},
							{"CR4", 4, 4, "Port 4 Clear bit", nil, nil},
							{"CR3", 3, 3, "Port 3 Clear bit", nil, nil},
							{"CR2", 2, 2, "Port 2 Clear bit", nil, nil},
							{"CR1", 1, 1, "Port 1 Clear bit", nil, nil},
							{"CR0", 0, 0, "Port 0 Clear bit", nil, nil},
						},
					},
					{
						Name:   "LOCK",
						Offset: 0x18,
						Size:   32,
						Descr:  "GPIO port configuration lock register",
						Fields: []soc.Field{
							{"LKK", 16, 16, "Lock sequence key", nil, nil},
							{"LK15", 15, 15, "Port Lock bit 15", nil, nil},
							{"LK14", 14, 14, "Port Lock bit 14", nil, nil},
							{"LK13", 13, 13, "Port Lock bit 13", nil, nil},
							{"LK12", 12, 12, "Port Lock bit 12", nil, nil},
							{"LK11", 11, 11, "Port Lock bit 11", nil, nil},
							{"LK10", 10, 10, "Port Lock bit 10", nil, nil},
							{"LK9", 9, 9, "Port Lock bit 9", nil, nil},
							{"LK8", 8, 8, "Port Lock bit 8", nil, nil},
							{"LK7", 7, 7, "Port Lock bit 7", nil, nil},
							{"LK6", 6, 6, "Port Lock bit 6", nil, nil},
							{"LK5", 5, 5, "Port Lock bit 5", nil, nil},
							{"LK4", 4, 4, "Port Lock bit 4", nil, nil},
							{"LK3", 3, 3, "Port Lock bit 3", nil, nil},
							{"LK2", 2, 2, "Port Lock bit 2", nil, nil},
							{"LK1", 1, 1, "Port Lock bit 1", nil, nil},
							{"LK0", 0, 0, "Port Lock bit 0", nil, nil},
						},
					},
				},
			},
			{
				Name:  "GPIOB",
				Addr:  0x40010c00,
				Size:  0x400,
				Descr: "General-purpose I/Os",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   32,
						Descr:  "port control register 0",
						Fields: []soc.Field{
							{"CTL7", 31, 30, "Port x configuration bits (x = 7)", nil, nil},
							{"MD7", 29, 28, "Port x mode bits (x = 7)", nil, nil},
							{"CTL6", 27, 26, "Port x configuration bits (x = 6)", nil, nil},
							{"MD6", 25, 24, "Port x mode bits (x = 6)", nil, nil},
							{"CTL5", 23, 22, "Port x configuration bits (x = 5)", nil, nil},
							{"MD5", 21, 20, "Port x mode bits (x = 5)", nil, nil},
							{"CTL4", 19, 18, "Port x configuration bits (x = 4)", nil, nil},
							{"MD4", 17, 16, "Port x mode bits (x = 4)", nil, nil},
							{"CTL3", 15, 14, "Port x configuration bits (x = 3)", nil, nil},
							{"MD3", 13, 12, "Port x mode bits (x = 3 )", nil, nil},
							{"CTL2", 11, 10, "Port x configuration bits (x = 2)", nil, nil},
							{"MD2", 9, 8, "Port x mode bits (x = 2 )", nil, nil},
							{"CTL1", 7, 6, "Port x configuration bits (x = 1)", nil, nil},
							{"MD1", 5, 4, "Port x mode bits (x = 1)", nil, nil},
							{"CTL0", 3, 2, "Port x configuration bits (x = 0)", nil, nil},
							{"MD0", 1, 0, "Port x mode bits (x = 0)", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   32,
						Descr:  "port control register 1",
						Fields: []soc.Field{
							{"CTL15", 31, 30, "Port x configuration bits (x = 15)", nil, nil},
							{"MD15", 29, 28, "Port x mode bits (x = 15)", nil, nil},
							{"CTL14", 27, 26, "Port x configuration bits (x = 14)", nil, nil},
							{"MD14", 25, 24, "Port x mode bits (x = 14)", nil, nil},
							{"CTL13", 23, 22, "Port x configuration bits (x = 13)", nil, nil},
							{"MD13", 21, 20, "Port x mode bits (x = 13)", nil, nil},
							{"CTL12", 19, 18, "Port x configuration bits (x = 12)", nil, nil},
							{"MD12", 17, 16, "Port x mode bits (x = 12)", nil, nil},
							{"CTL11", 15, 14, "Port x configuration bits (x = 11)", nil, nil},
							{"MD11", 13, 12, "Port x mode bits (x = 11 )", nil, nil},
							{"CTL10", 11, 10, "Port x configuration bits (x = 10)", nil, nil},
							{"MD10", 9, 8, "Port x mode bits (x = 10 )", nil, nil},
							{"CTL9", 7, 6, "Port x configuration bits (x = 9)", nil, nil},
							{"MD9", 5, 4, "Port x mode bits (x = 9)", nil, nil},
							{"CTL8", 3, 2, "Port x configuration bits (x = 8)", nil, nil},
							{"MD8", 1, 0, "Port x mode bits (x = 8)", nil, nil},
						},
					},
					{
						Name:   "ISTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Port input status register",
						Fields: []soc.Field{
							{"ISTAT15", 15, 15, "Port input status", nil, nil},
							{"ISTAT14", 14, 14, "Port input status", nil, nil},
							{"ISTAT13", 13, 13, "Port input status", nil, nil},
							{"ISTAT12", 12, 12, "Port input status", nil, nil},
							{"ISTAT11", 11, 11, "Port input status", nil, nil},
							{"ISTAT10", 10, 10, "Port input status", nil, nil},
							{"ISTAT9", 9, 9, "Port input status", nil, nil},
							{"ISTAT8", 8, 8, "Port input status", nil, nil},
							{"ISTAT7", 7, 7, "Port input status", nil, nil},
							{"ISTAT6", 6, 6, "Port input status", nil, nil},
							{"ISTAT5", 5, 5, "Port input status", nil, nil},
							{"ISTAT4", 4, 4, "Port input status", nil, nil},
							{"ISTAT3", 3, 3, "Port input status", nil, nil},
							{"ISTAT2", 2, 2, "Port input status", nil, nil},
							{"ISTAT1", 1, 1, "Port input status", nil, nil},
							{"ISTAT0", 0, 0, "Port input status", nil, nil},
						},
					},
					{
						Name:   "OCTL",
						Offset: 0xc,
						Size:   32,
						Descr:  "Port output control register",
						Fields: []soc.Field{
							{"OCTL15", 15, 15, "Port output control", nil, nil},
							{"OCTL14", 14, 14, "Port output control", nil, nil},
							{"OCTL13", 13, 13, "Port output control", nil, nil},
							{"OCTL12", 12, 12, "Port output control", nil, nil},
							{"OCTL11", 11, 11, "Port output control", nil, nil},
							{"OCTL10", 10, 10, "Port output control", nil, nil},
							{"OCTL9", 9, 9, "Port output control", nil, nil},
							{"OCTL8", 8, 8, "Port output control", nil, nil},
							{"OCTL7", 7, 7, "Port output control", nil, nil},
							{"OCTL6", 6, 6, "Port output control", nil, nil},
							{"OCTL5", 5, 5, "Port output control", nil, nil},
							{"OCTL4", 4, 4, "Port output control", nil, nil},
							{"OCTL3", 3, 3, "Port output control", nil, nil},
							{"OCTL2", 2, 2, "Port output control", nil, nil},
							{"OCTL1", 1, 1, "Port output control", nil, nil},
							{"OCTL0", 0, 0, "Port output control", nil, nil},
						},
					},
					{
						Name:   "BOP",
						Offset: 0x10,
						Size:   32,
						Descr:  "Port bit operate register",
						Fields: []soc.Field{
							{"CR15", 31, 31, "Port 15 Clear bit", nil, nil},
							{"CR14", 30, 30, "Port 14 Clear bit", nil, nil},
							{"CR13", 29, 29, "Port 13 Clear bit", nil, nil},
							{"CR12", 28, 28, "Port 12 Clear bit", nil, nil},
							{"CR11", 27, 27, "Port 11 Clear bit", nil, nil},
							{"CR10", 26, 26, "Port 10 Clear bit", nil, nil},
							{"CR9", 25, 25, "Port 9 Clear bit", nil, nil},
							{"CR8", 24, 24, "Port 8 Clear bit", nil, nil},
							{"CR7", 23, 23, "Port 7 Clear bit", nil, nil},
							{"CR6", 22, 22, "Port 6 Clear bit", nil, nil},
							{"CR5", 21, 21, "Port 5 Clear bit", nil, nil},
							{"CR4", 20, 20, "Port 4 Clear bit", nil, nil},
							{"CR3", 19, 19, "Port 3 Clear bit", nil, nil},
							{"CR2", 18, 18, "Port 2 Clear bit", nil, nil},
							{"CR1", 17, 17, "Port 1 Clear bit", nil, nil},
							{"CR0", 16, 16, "Port 0 Clear bit", nil, nil},
							{"BOP15", 15, 15, "Port 15 Set bit", nil, nil},
							{"BOP14", 14, 14, "Port 14 Set bit", nil, nil},
							{"BOP13", 13, 13, "Port 13 Set bit", nil, nil},
							{"BOP12", 12, 12, "Port 12 Set bit", nil, nil},
							{"BOP11", 11, 11, "Port 11 Set bit", nil, nil},
							{"BOP10", 10, 10, "Port 10 Set bit", nil, nil},
							{"BOP9", 9, 9, "Port 9 Set bit", nil, nil},
							{"BOP8", 8, 8, "Port 8 Set bit", nil, nil},
							{"BOP7", 7, 7, "Port 7 Set bit", nil, nil},
							{"BOP6", 6, 6, "Port 6 Set bit", nil, nil},
							{"BOP5", 5, 5, "Port 5 Set bit", nil, nil},
							{"BOP4", 4, 4, "Port 4 Set bit", nil, nil},
							{"BOP3", 3, 3, "Port 3 Set bit", nil, nil},
							{"BOP2", 2, 2, "Port 2 Set bit", nil, nil},
							{"BOP1", 1, 1, "Port 1 Set bit", nil, nil},
							{"BOP0", 0, 0, "Port 0 Set bit", nil, nil},
						},
					},
					{
						Name:   "BC",
						Offset: 0x14,
						Size:   32,
						Descr:  "Port bit clear register",
						Fields: []soc.Field{
							{"CR15", 15, 15, "Port 15 Clear bit", nil, nil},
							{"CR14", 14, 14, "Port 14 Clear bit", nil, nil},
							{"CR13", 13, 13, "Port 13 Clear bit", nil, nil},
							{"CR12", 12, 12, "Port 12 Clear bit", nil, nil},
							{"CR11", 11, 11, "Port 11 Clear bit", nil, nil},
							{"CR10", 10, 10, "Port 10 Clear bit", nil, nil},
							{"CR9", 9, 9, "Port 9 Clear bit", nil, nil},
							{"CR8", 8, 8, "Port 8 Clear bit", nil, nil},
							{"CR7", 7, 7, "Port 7 Clear bit", nil, nil},
							{"CR6", 6, 6, "Port 6 Clear bit", nil, nil},
							{"CR5", 5, 5, "Port 5 Clear bit", nil, nil},
							{"CR4", 4, 4, "Port 4 Clear bit", nil, nil},
							{"CR3", 3, 3, "Port 3 Clear bit", nil, nil},
							{"CR2", 2, 2, "Port 2 Clear bit", nil, nil},
							{"CR1", 1, 1, "Port 1 Clear bit", nil, nil},
							{"CR0", 0, 0, "Port 0 Clear bit", nil, nil},
						},
					},
					{
						Name:   "LOCK",
						Offset: 0x18,
						Size:   32,
						Descr:  "GPIO port configuration lock register",
						Fields: []soc.Field{
							{"LKK", 16, 16, "Lock sequence key", nil, nil},
							{"LK15", 15, 15, "Port Lock bit 15", nil, nil},
							{"LK14", 14, 14, "Port Lock bit 14", nil, nil},
							{"LK13", 13, 13, "Port Lock bit 13", nil, nil},
							{"LK12", 12, 12, "Port Lock bit 12", nil, nil},
							{"LK11", 11, 11, "Port Lock bit 11", nil, nil},
							{"LK10", 10, 10, "Port Lock bit 10", nil, nil},
							{"LK9", 9, 9, "Port Lock bit 9", nil, nil},
							{"LK8", 8, 8, "Port Lock bit 8", nil, nil},
							{"LK7", 7, 7, "Port Lock bit 7", nil, nil},
							{"LK6", 6, 6, "Port Lock bit 6", nil, nil},
							{"LK5", 5, 5, "Port Lock bit 5", nil, nil},
							{"LK4", 4, 4, "Port Lock bit 4", nil, nil},
							{"LK3", 3, 3, "Port Lock bit 3", nil, nil},
							{"LK2", 2, 2, "Port Lock bit 2", nil, nil},
							{"LK1", 1, 1, "Port Lock bit 1", nil, nil},
							{"LK0", 0, 0, "Port Lock bit 0", nil, nil},
						},
					},
				},
			},
			{
				Name:  "GPIOC",
				Addr:  0x40011000,
				Size:  0x400,
				Descr: "General-purpose I/Os",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   32,
						Descr:  "port control register 0",
						Fields: []soc.Field{
							{"CTL7", 31, 30, "Port x configuration bits (x = 7)", nil, nil},
							{"MD7", 29, 28, "Port x mode bits (x = 7)", nil, nil},
							{"CTL6", 27, 26, "Port x configuration bits (x = 6)", nil, nil},
							{"MD6", 25, 24, "Port x mode bits (x = 6)", nil, nil},
							{"CTL5", 23, 22, "Port x configuration bits (x = 5)", nil, nil},
							{"MD5", 21, 20, "Port x mode bits (x = 5)", nil, nil},
							{"CTL4", 19, 18, "Port x configuration bits (x = 4)", nil, nil},
							{"MD4", 17, 16, "Port x mode bits (x = 4)", nil, nil},
							{"CTL3", 15, 14, "Port x configuration bits (x = 3)", nil, nil},
							{"MD3", 13, 12, "Port x mode bits (x = 3 )", nil, nil},
							{"CTL2", 11, 10, "Port x configuration bits (x = 2)", nil, nil},
							{"MD2", 9, 8, "Port x mode bits (x = 2 )", nil, nil},
							{"CTL1", 7, 6, "Port x configuration bits (x = 1)", nil, nil},
							{"MD1", 5, 4, "Port x mode bits (x = 1)", nil, nil},
							{"CTL0", 3, 2, "Port x configuration bits (x = 0)", nil, nil},
							{"MD0", 1, 0, "Port x mode bits (x = 0)", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   32,
						Descr:  "port control register 1",
						Fields: []soc.Field{
							{"CTL15", 31, 30, "Port x configuration bits (x = 15)", nil, nil},
							{"MD15", 29, 28, "Port x mode bits (x = 15)", nil, nil},
							{"CTL14", 27, 26, "Port x configuration bits (x = 14)", nil, nil},
							{"MD14", 25, 24, "Port x mode bits (x = 14)", nil, nil},
							{"CTL13", 23, 22, "Port x configuration bits (x = 13)", nil, nil},
							{"MD13", 21, 20, "Port x mode bits (x = 13)", nil, nil},
							{"CTL12", 19, 18, "Port x configuration bits (x = 12)", nil, nil},
							{"MD12", 17, 16, "Port x mode bits (x = 12)", nil, nil},
							{"CTL11", 15, 14, "Port x configuration bits (x = 11)", nil, nil},
							{"MD11", 13, 12, "Port x mode bits (x = 11 )", nil, nil},
							{"CTL10", 11, 10, "Port x configuration bits (x = 10)", nil, nil},
							{"MD10", 9, 8, "Port x mode bits (x = 10 )", nil, nil},
							{"CTL9", 7, 6, "Port x configuration bits (x = 9)", nil, nil},
							{"MD9", 5, 4, "Port x mode bits (x = 9)", nil, nil},
							{"CTL8", 3, 2, "Port x configuration bits (x = 8)", nil, nil},
							{"MD8", 1, 0, "Port x mode bits (x = 8)", nil, nil},
						},
					},
					{
						Name:   "ISTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Port input status register",
						Fields: []soc.Field{
							{"ISTAT15", 15, 15, "Port input status", nil, nil},
							{"ISTAT14", 14, 14, "Port input status", nil, nil},
							{"ISTAT13", 13, 13, "Port input status", nil, nil},
							{"ISTAT12", 12, 12, "Port input status", nil, nil},
							{"ISTAT11", 11, 11, "Port input status", nil, nil},
							{"ISTAT10", 10, 10, "Port input status", nil, nil},
							{"ISTAT9", 9, 9, "Port input status", nil, nil},
							{"ISTAT8", 8, 8, "Port input status", nil, nil},
							{"ISTAT7", 7, 7, "Port input status", nil, nil},
							{"ISTAT6", 6, 6, "Port input status", nil, nil},
							{"ISTAT5", 5, 5, "Port input status", nil, nil},
							{"ISTAT4", 4, 4, "Port input status", nil, nil},
							{"ISTAT3", 3, 3, "Port input status", nil, nil},
							{"ISTAT2", 2, 2, "Port input status", nil, nil},
							{"ISTAT1", 1, 1, "Port input status", nil, nil},
							{"ISTAT0", 0, 0, "Port input status", nil, nil},
						},
					},
					{
						Name:   "OCTL",
						Offset: 0xc,
						Size:   32,
						Descr:  "Port output control register",
						Fields: []soc.Field{
							{"OCTL15", 15, 15, "Port output control", nil, nil},
							{"OCTL14", 14, 14, "Port output control", nil, nil},
							{"OCTL13", 13, 13, "Port output control", nil, nil},
							{"OCTL12", 12, 12, "Port output control", nil, nil},
							{"OCTL11", 11, 11, "Port output control", nil, nil},
							{"OCTL10", 10, 10, "Port output control", nil, nil},
							{"OCTL9", 9, 9, "Port output control", nil, nil},
							{"OCTL8", 8, 8, "Port output control", nil, nil},
							{"OCTL7", 7, 7, "Port output control", nil, nil},
							{"OCTL6", 6, 6, "Port output control", nil, nil},
							{"OCTL5", 5, 5, "Port output control", nil, nil},
							{"OCTL4", 4, 4, "Port output control", nil, nil},
							{"OCTL3", 3, 3, "Port output control", nil, nil},
							{"OCTL2", 2, 2, "Port output control", nil, nil},
							{"OCTL1", 1, 1, "Port output control", nil, nil},
							{"OCTL0", 0, 0, "Port output control", nil, nil},
						},
					},
					{
						Name:   "BOP",
						Offset: 0x10,
						Size:   32,
						Descr:  "Port bit operate register",
						Fields: []soc.Field{
							{"CR15", 31, 31, "Port 15 Clear bit", nil, nil},
							{"CR14", 30, 30, "Port 14 Clear bit", nil, nil},
							{"CR13", 29, 29, "Port 13 Clear bit", nil, nil},
							{"CR12", 28, 28, "Port 12 Clear bit", nil, nil},
							{"CR11", 27, 27, "Port 11 Clear bit", nil, nil},
							{"CR10", 26, 26, "Port 10 Clear bit", nil, nil},
							{"CR9", 25, 25, "Port 9 Clear bit", nil, nil},
							{"CR8", 24, 24, "Port 8 Clear bit", nil, nil},
							{"CR7", 23, 23, "Port 7 Clear bit", nil, nil},
							{"CR6", 22, 22, "Port 6 Clear bit", nil, nil},
							{"CR5", 21, 21, "Port 5 Clear bit", nil, nil},
							{"CR4", 20, 20, "Port 4 Clear bit", nil, nil},
							{"CR3", 19, 19, "Port 3 Clear bit", nil, nil},
							{"CR2", 18, 18, "Port 2 Clear bit", nil, nil},
							{"CR1", 17, 17, "Port 1 Clear bit", nil, nil},
							{"CR0", 16, 16, "Port 0 Clear bit", nil, nil},
							{"BOP15", 15, 15, "Port 15 Set bit", nil, nil},
							{"BOP14", 14, 14, "Port 14 Set bit", nil, nil},
							{"BOP13", 13, 13, "Port 13 Set bit", nil, nil},
							{"BOP12", 12, 12, "Port 12 Set bit", nil, nil},
							{"BOP11", 11, 11, "Port 11 Set bit", nil, nil},
							{"BOP10", 10, 10, "Port 10 Set bit", nil, nil},
							{"BOP9", 9, 9, "Port 9 Set bit", nil, nil},
							{"BOP8", 8, 8, "Port 8 Set bit", nil, nil},
							{"BOP7", 7, 7, "Port 7 Set bit", nil, nil},
							{"BOP6", 6, 6, "Port 6 Set bit", nil, nil},
							{"BOP5", 5, 5, "Port 5 Set bit", nil, nil},
							{"BOP4", 4, 4, "Port 4 Set bit", nil, nil},
							{"BOP3", 3, 3, "Port 3 Set bit", nil, nil},
							{"BOP2", 2, 2, "Port 2 Set bit", nil, nil},
							{"BOP1", 1, 1, "Port 1 Set bit", nil, nil},
							{"BOP0", 0, 0, "Port 0 Set bit", nil, nil},
						},
					},
					{
						Name:   "BC",
						Offset: 0x14,
						Size:   32,
						Descr:  "Port bit clear register",
						Fields: []soc.Field{
							{"CR15", 15, 15, "Port 15 Clear bit", nil, nil},
							{"CR14", 14, 14, "Port 14 Clear bit", nil, nil},
							{"CR13", 13, 13, "Port 13 Clear bit", nil, nil},
							{"CR12", 12, 12, "Port 12 Clear bit", nil, nil},
							{"CR11", 11, 11, "Port 11 Clear bit", nil, nil},
							{"CR10", 10, 10, "Port 10 Clear bit", nil, nil},
							{"CR9", 9, 9, "Port 9 Clear bit", nil, nil},
							{"CR8", 8, 8, "Port 8 Clear bit", nil, nil},
							{"CR7", 7, 7, "Port 7 Clear bit", nil, nil},
							{"CR6", 6, 6, "Port 6 Clear bit", nil, nil},
							{"CR5", 5, 5, "Port 5 Clear bit", nil, nil},
							{"CR4", 4, 4, "Port 4 Clear bit", nil, nil},
							{"CR3", 3, 3, "Port 3 Clear bit", nil, nil},
							{"CR2", 2, 2, "Port 2 Clear bit", nil, nil},
							{"CR1", 1, 1, "Port 1 Clear bit", nil, nil},
							{"CR0", 0, 0, "Port 0 Clear bit", nil, nil},
						},
					},
					{
						Name:   "LOCK",
						Offset: 0x18,
						Size:   32,
						Descr:  "GPIO port configuration lock register",
						Fields: []soc.Field{
							{"LKK", 16, 16, "Lock sequence key", nil, nil},
							{"LK15", 15, 15, "Port Lock bit 15", nil, nil},
							{"LK14", 14, 14, "Port Lock bit 14", nil, nil},
							{"LK13", 13, 13, "Port Lock bit 13", nil, nil},
							{"LK12", 12, 12, "Port Lock bit 12", nil, nil},
							{"LK11", 11, 11, "Port Lock bit 11", nil, nil},
							{"LK10", 10, 10, "Port Lock bit 10", nil, nil},
							{"LK9", 9, 9, "Port Lock bit 9", nil, nil},
							{"LK8", 8, 8, "Port Lock bit 8", nil, nil},
							{"LK7", 7, 7, "Port Lock bit 7", nil, nil},
							{"LK6", 6, 6, "Port Lock bit 6", nil, nil},
							{"LK5", 5, 5, "Port Lock bit 5", nil, nil},
							{"LK4", 4, 4, "Port Lock bit 4", nil, nil},
							{"LK3", 3, 3, "Port Lock bit 3", nil, nil},
							{"LK2", 2, 2, "Port Lock bit 2", nil, nil},
							{"LK1", 1, 1, "Port Lock bit 1", nil, nil},
							{"LK0", 0, 0, "Port Lock bit 0", nil, nil},
						},
					},
				},
			},
			{
				Name:  "GPIOD",
				Addr:  0x40011400,
				Size:  0x400,
				Descr: "General-purpose I/Os",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   32,
						Descr:  "port control register 0",
						Fields: []soc.Field{
							{"CTL7", 31, 30, "Port x configuration bits (x = 7)", nil, nil},
							{"MD7", 29, 28, "Port x mode bits (x = 7)", nil, nil},
							{"CTL6", 27, 26, "Port x configuration bits (x = 6)", nil, nil},
							{"MD6", 25, 24, "Port x mode bits (x = 6)", nil, nil},
							{"CTL5", 23, 22, "Port x configuration bits (x = 5)", nil, nil},
							{"MD5", 21, 20, "Port x mode bits (x = 5)", nil, nil},
							{"CTL4", 19, 18, "Port x configuration bits (x = 4)", nil, nil},
							{"MD4", 17, 16, "Port x mode bits (x = 4)", nil, nil},
							{"CTL3", 15, 14, "Port x configuration bits (x = 3)", nil, nil},
							{"MD3", 13, 12, "Port x mode bits (x = 3 )", nil, nil},
							{"CTL2", 11, 10, "Port x configuration bits (x = 2)", nil, nil},
							{"MD2", 9, 8, "Port x mode bits (x = 2 )", nil, nil},
							{"CTL1", 7, 6, "Port x configuration bits (x = 1)", nil, nil},
							{"MD1", 5, 4, "Port x mode bits (x = 1)", nil, nil},
							{"CTL0", 3, 2, "Port x configuration bits (x = 0)", nil, nil},
							{"MD0", 1, 0, "Port x mode bits (x = 0)", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   32,
						Descr:  "port control register 1",
						Fields: []soc.Field{
							{"CTL15", 31, 30, "Port x configuration bits (x = 15)", nil, nil},
							{"MD15", 29, 28, "Port x mode bits (x = 15)", nil, nil},
							{"CTL14", 27, 26, "Port x configuration bits (x = 14)", nil, nil},
							{"MD14", 25, 24, "Port x mode bits (x = 14)", nil, nil},
							{"CTL13", 23, 22, "Port x configuration bits (x = 13)", nil, nil},
							{"MD13", 21, 20, "Port x mode bits (x = 13)", nil, nil},
							{"CTL12", 19, 18, "Port x configuration bits (x = 12)", nil, nil},
							{"MD12", 17, 16, "Port x mode bits (x = 12)", nil, nil},
							{"CTL11", 15, 14, "Port x configuration bits (x = 11)", nil, nil},
							{"MD11", 13, 12, "Port x mode bits (x = 11 )", nil, nil},
							{"CTL10", 11, 10, "Port x configuration bits (x = 10)", nil, nil},
							{"MD10", 9, 8, "Port x mode bits (x = 10 )", nil, nil},
							{"CTL9", 7, 6, "Port x configuration bits (x = 9)", nil, nil},
							{"MD9", 5, 4, "Port x mode bits (x = 9)", nil, nil},
							{"CTL8", 3, 2, "Port x configuration bits (x = 8)", nil, nil},
							{"MD8", 1, 0, "Port x mode bits (x = 8)", nil, nil},
						},
					},
					{
						Name:   "ISTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Port input status register",
						Fields: []soc.Field{
							{"ISTAT15", 15, 15, "Port input status", nil, nil},
							{"ISTAT14", 14, 14, "Port input status", nil, nil},
							{"ISTAT13", 13, 13, "Port input status", nil, nil},
							{"ISTAT12", 12, 12, "Port input status", nil, nil},
							{"ISTAT11", 11, 11, "Port input status", nil, nil},
							{"ISTAT10", 10, 10, "Port input status", nil, nil},
							{"ISTAT9", 9, 9, "Port input status", nil, nil},
							{"ISTAT8", 8, 8, "Port input status", nil, nil},
							{"ISTAT7", 7, 7, "Port input status", nil, nil},
							{"ISTAT6", 6, 6, "Port input status", nil, nil},
							{"ISTAT5", 5, 5, "Port input status", nil, nil},
							{"ISTAT4", 4, 4, "Port input status", nil, nil},
							{"ISTAT3", 3, 3, "Port input status", nil, nil},
							{"ISTAT2", 2, 2, "Port input status", nil, nil},
							{"ISTAT1", 1, 1, "Port input status", nil, nil},
							{"ISTAT0", 0, 0, "Port input status", nil, nil},
						},
					},
					{
						Name:   "OCTL",
						Offset: 0xc,
						Size:   32,
						Descr:  "Port output control register",
						Fields: []soc.Field{
							{"OCTL15", 15, 15, "Port output control", nil, nil},
							{"OCTL14", 14, 14, "Port output control", nil, nil},
							{"OCTL13", 13, 13, "Port output control", nil, nil},
							{"OCTL12", 12, 12, "Port output control", nil, nil},
							{"OCTL11", 11, 11, "Port output control", nil, nil},
							{"OCTL10", 10, 10, "Port output control", nil, nil},
							{"OCTL9", 9, 9, "Port output control", nil, nil},
							{"OCTL8", 8, 8, "Port output control", nil, nil},
							{"OCTL7", 7, 7, "Port output control", nil, nil},
							{"OCTL6", 6, 6, "Port output control", nil, nil},
							{"OCTL5", 5, 5, "Port output control", nil, nil},
							{"OCTL4", 4, 4, "Port output control", nil, nil},
							{"OCTL3", 3, 3, "Port output control", nil, nil},
							{"OCTL2", 2, 2, "Port output control", nil, nil},
							{"OCTL1", 1, 1, "Port output control", nil, nil},
							{"OCTL0", 0, 0, "Port output control", nil, nil},
						},
					},
					{
						Name:   "BOP",
						Offset: 0x10,
						Size:   32,
						Descr:  "Port bit operate register",
						Fields: []soc.Field{
							{"CR15", 31, 31, "Port 15 Clear bit", nil, nil},
							{"CR14", 30, 30, "Port 14 Clear bit", nil, nil},
							{"CR13", 29, 29, "Port 13 Clear bit", nil, nil},
							{"CR12", 28, 28, "Port 12 Clear bit", nil, nil},
							{"CR11", 27, 27, "Port 11 Clear bit", nil, nil},
							{"CR10", 26, 26, "Port 10 Clear bit", nil, nil},
							{"CR9", 25, 25, "Port 9 Clear bit", nil, nil},
							{"CR8", 24, 24, "Port 8 Clear bit", nil, nil},
							{"CR7", 23, 23, "Port 7 Clear bit", nil, nil},
							{"CR6", 22, 22, "Port 6 Clear bit", nil, nil},
							{"CR5", 21, 21, "Port 5 Clear bit", nil, nil},
							{"CR4", 20, 20, "Port 4 Clear bit", nil, nil},
							{"CR3", 19, 19, "Port 3 Clear bit", nil, nil},
							{"CR2", 18, 18, "Port 2 Clear bit", nil, nil},
							{"CR1", 17, 17, "Port 1 Clear bit", nil, nil},
							{"CR0", 16, 16, "Port 0 Clear bit", nil, nil},
							{"BOP15", 15, 15, "Port 15 Set bit", nil, nil},
							{"BOP14", 14, 14, "Port 14 Set bit", nil, nil},
							{"BOP13", 13, 13, "Port 13 Set bit", nil, nil},
							{"BOP12", 12, 12, "Port 12 Set bit", nil, nil},
							{"BOP11", 11, 11, "Port 11 Set bit", nil, nil},
							{"BOP10", 10, 10, "Port 10 Set bit", nil, nil},
							{"BOP9", 9, 9, "Port 9 Set bit", nil, nil},
							{"BOP8", 8, 8, "Port 8 Set bit", nil, nil},
							{"BOP7", 7, 7, "Port 7 Set bit", nil, nil},
							{"BOP6", 6, 6, "Port 6 Set bit", nil, nil},
							{"BOP5", 5, 5, "Port 5 Set bit", nil, nil},
							{"BOP4", 4, 4, "Port 4 Set bit", nil, nil},
							{"BOP3", 3, 3, "Port 3 Set bit", nil, nil},
							{"BOP2", 2, 2, "Port 2 Set bit", nil, nil},
							{"BOP1", 1, 1, "Port 1 Set bit", nil, nil},
							{"BOP0", 0, 0, "Port 0 Set bit", nil, nil},
						},
					},
					{
						Name:   "BC",
						Offset: 0x14,
						Size:   32,
						Descr:  "Port bit clear register",
						Fields: []soc.Field{
							{"CR15", 15, 15, "Port 15 Clear bit", nil, nil},
							{"CR14", 14, 14, "Port 14 Clear bit", nil, nil},
							{"CR13", 13, 13, "Port 13 Clear bit", nil, nil},
							{"CR12", 12, 12, "Port 12 Clear bit", nil, nil},
							{"CR11", 11, 11, "Port 11 Clear bit", nil, nil},
							{"CR10", 10, 10, "Port 10 Clear bit", nil, nil},
							{"CR9", 9, 9, "Port 9 Clear bit", nil, nil},
							{"CR8", 8, 8, "Port 8 Clear bit", nil, nil},
							{"CR7", 7, 7, "Port 7 Clear bit", nil, nil},
							{"CR6", 6, 6, "Port 6 Clear bit", nil, nil},
							{"CR5", 5, 5, "Port 5 Clear bit", nil, nil},
							{"CR4", 4, 4, "Port 4 Clear bit", nil, nil},
							{"CR3", 3, 3, "Port 3 Clear bit", nil, nil},
							{"CR2", 2, 2, "Port 2 Clear bit", nil, nil},
							{"CR1", 1, 1, "Port 1 Clear bit", nil, nil},
							{"CR0", 0, 0, "Port 0 Clear bit", nil, nil},
						},
					},
					{
						Name:   "LOCK",
						Offset: 0x18,
						Size:   32,
						Descr:  "GPIO port configuration lock register",
						Fields: []soc.Field{
							{"LKK", 16, 16, "Lock sequence key", nil, nil},
							{"LK15", 15, 15, "Port Lock bit 15", nil, nil},
							{"LK14", 14, 14, "Port Lock bit 14", nil, nil},
							{"LK13", 13, 13, "Port Lock bit 13", nil, nil},
							{"LK12", 12, 12, "Port Lock bit 12", nil, nil},
							{"LK11", 11, 11, "Port Lock bit 11", nil, nil},
							{"LK10", 10, 10, "Port Lock bit 10", nil, nil},
							{"LK9", 9, 9, "Port Lock bit 9", nil, nil},
							{"LK8", 8, 8, "Port Lock bit 8", nil, nil},
							{"LK7", 7, 7, "Port Lock bit 7", nil, nil},
							{"LK6", 6, 6, "Port Lock bit 6", nil, nil},
							{"LK5", 5, 5, "Port Lock bit 5", nil, nil},
							{"LK4", 4, 4, "Port Lock bit 4", nil, nil},
							{"LK3", 3, 3, "Port Lock bit 3", nil, nil},
							{"LK2", 2, 2, "Port Lock bit 2", nil, nil},
							{"LK1", 1, 1, "Port Lock bit 1", nil, nil},
							{"LK0", 0, 0, "Port Lock bit 0", nil, nil},
						},
					},
				},
			},
			{
				Name:  "GPIOE",
				Addr:  0x40011800,
				Size:  0x400,
				Descr: "General-purpose I/Os",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   32,
						Descr:  "port control register 0",
						Fields: []soc.Field{
							{"CTL7", 31, 30, "Port x configuration bits (x = 7)", nil, nil},
							{"MD7", 29, 28, "Port x mode bits (x = 7)", nil, nil},
							{"CTL6", 27, 26, "Port x configuration bits (x = 6)", nil, nil},
							{"MD6", 25, 24, "Port x mode bits (x = 6)", nil, nil},
							{"CTL5", 23, 22, "Port x configuration bits (x = 5)", nil, nil},
							{"MD5", 21, 20, "Port x mode bits (x = 5)", nil, nil},
							{"CTL4", 19, 18, "Port x configuration bits (x = 4)", nil, nil},
							{"MD4", 17, 16, "Port x mode bits (x = 4)", nil, nil},
							{"CTL3", 15, 14, "Port x configuration bits (x = 3)", nil, nil},
							{"MD3", 13, 12, "Port x mode bits (x = 3 )", nil, nil},
							{"CTL2", 11, 10, "Port x configuration bits (x = 2)", nil, nil},
							{"MD2", 9, 8, "Port x mode bits (x = 2 )", nil, nil},
							{"CTL1", 7, 6, "Port x configuration bits (x = 1)", nil, nil},
							{"MD1", 5, 4, "Port x mode bits (x = 1)", nil, nil},
							{"CTL0", 3, 2, "Port x configuration bits (x = 0)", nil, nil},
							{"MD0", 1, 0, "Port x mode bits (x = 0)", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   32,
						Descr:  "port control register 1",
						Fields: []soc.Field{
							{"CTL15", 31, 30, "Port x configuration bits (x = 15)", nil, nil},
							{"MD15", 29, 28, "Port x mode bits (x = 15)", nil, nil},
							{"CTL14", 27, 26, "Port x configuration bits (x = 14)", nil, nil},
							{"MD14", 25, 24, "Port x mode bits (x = 14)", nil, nil},
							{"CTL13", 23, 22, "Port x configuration bits (x = 13)", nil, nil},
							{"MD13", 21, 20, "Port x mode bits (x = 13)", nil, nil},
							{"CTL12", 19, 18, "Port x configuration bits (x = 12)", nil, nil},
							{"MD12", 17, 16, "Port x mode bits (x = 12)", nil, nil},
							{"CTL11", 15, 14, "Port x configuration bits (x = 11)", nil, nil},
							{"MD11", 13, 12, "Port x mode bits (x = 11 )", nil, nil},
							{"CTL10", 11, 10, "Port x configuration bits (x = 10)", nil, nil},
							{"MD10", 9, 8, "Port x mode bits (x = 10 )", nil, nil},
							{"CTL9", 7, 6, "Port x configuration bits (x = 9)", nil, nil},
							{"MD9", 5, 4, "Port x mode bits (x = 9)", nil, nil},
							{"CTL8", 3, 2, "Port x configuration bits (x = 8)", nil, nil},
							{"MD8", 1, 0, "Port x mode bits (x = 8)", nil, nil},
						},
					},
					{
						Name:   "ISTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Port input status register",
						Fields: []soc.Field{
							{"ISTAT15", 15, 15, "Port input status", nil, nil},
							{"ISTAT14", 14, 14, "Port input status", nil, nil},
							{"ISTAT13", 13, 13, "Port input status", nil, nil},
							{"ISTAT12", 12, 12, "Port input status", nil, nil},
							{"ISTAT11", 11, 11, "Port input status", nil, nil},
							{"ISTAT10", 10, 10, "Port input status", nil, nil},
							{"ISTAT9", 9, 9, "Port input status", nil, nil},
							{"ISTAT8", 8, 8, "Port input status", nil, nil},
							{"ISTAT7", 7, 7, "Port input status", nil, nil},
							{"ISTAT6", 6, 6, "Port input status", nil, nil},
							{"ISTAT5", 5, 5, "Port input status", nil, nil},
							{"ISTAT4", 4, 4, "Port input status", nil, nil},
							{"ISTAT3", 3, 3, "Port input status", nil, nil},
							{"ISTAT2", 2, 2, "Port input status", nil, nil},
							{"ISTAT1", 1, 1, "Port input status", nil, nil},
							{"ISTAT0", 0, 0, "Port input status", nil, nil},
						},
					},
					{
						Name:   "OCTL",
						Offset: 0xc,
						Size:   32,
						Descr:  "Port output control register",
						Fields: []soc.Field{
							{"OCTL15", 15, 15, "Port output control", nil, nil},
							{"OCTL14", 14, 14, "Port output control", nil, nil},
							{"OCTL13", 13, 13, "Port output control", nil, nil},
							{"OCTL12", 12, 12, "Port output control", nil, nil},
							{"OCTL11", 11, 11, "Port output control", nil, nil},
							{"OCTL10", 10, 10, "Port output control", nil, nil},
							{"OCTL9", 9, 9, "Port output control", nil, nil},
							{"OCTL8", 8, 8, "Port output control", nil, nil},
							{"OCTL7", 7, 7, "Port output control", nil, nil},
							{"OCTL6", 6, 6, "Port output control", nil, nil},
							{"OCTL5", 5, 5, "Port output control", nil, nil},
							{"OCTL4", 4, 4, "Port output control", nil, nil},
							{"OCTL3", 3, 3, "Port output control", nil, nil},
							{"OCTL2", 2, 2, "Port output control", nil, nil},
							{"OCTL1", 1, 1, "Port output control", nil, nil},
							{"OCTL0", 0, 0, "Port output control", nil, nil},
						},
					},
					{
						Name:   "BOP",
						Offset: 0x10,
						Size:   32,
						Descr:  "Port bit operate register",
						Fields: []soc.Field{
							{"CR15", 31, 31, "Port 15 Clear bit", nil, nil},
							{"CR14", 30, 30, "Port 14 Clear bit", nil, nil},
							{"CR13", 29, 29, "Port 13 Clear bit", nil, nil},
							{"CR12", 28, 28, "Port 12 Clear bit", nil, nil},
							{"CR11", 27, 27, "Port 11 Clear bit", nil, nil},
							{"CR10", 26, 26, "Port 10 Clear bit", nil, nil},
							{"CR9", 25, 25, "Port 9 Clear bit", nil, nil},
							{"CR8", 24, 24, "Port 8 Clear bit", nil, nil},
							{"CR7", 23, 23, "Port 7 Clear bit", nil, nil},
							{"CR6", 22, 22, "Port 6 Clear bit", nil, nil},
							{"CR5", 21, 21, "Port 5 Clear bit", nil, nil},
							{"CR4", 20, 20, "Port 4 Clear bit", nil, nil},
							{"CR3", 19, 19, "Port 3 Clear bit", nil, nil},
							{"CR2", 18, 18, "Port 2 Clear bit", nil, nil},
							{"CR1", 17, 17, "Port 1 Clear bit", nil, nil},
							{"CR0", 16, 16, "Port 0 Clear bit", nil, nil},
							{"BOP15", 15, 15, "Port 15 Set bit", nil, nil},
							{"BOP14", 14, 14, "Port 14 Set bit", nil, nil},
							{"BOP13", 13, 13, "Port 13 Set bit", nil, nil},
							{"BOP12", 12, 12, "Port 12 Set bit", nil, nil},
							{"BOP11", 11, 11, "Port 11 Set bit", nil, nil},
							{"BOP10", 10, 10, "Port 10 Set bit", nil, nil},
							{"BOP9", 9, 9, "Port 9 Set bit", nil, nil},
							{"BOP8", 8, 8, "Port 8 Set bit", nil, nil},
							{"BOP7", 7, 7, "Port 7 Set bit", nil, nil},
							{"BOP6", 6, 6, "Port 6 Set bit", nil, nil},
							{"BOP5", 5, 5, "Port 5 Set bit", nil, nil},
							{"BOP4", 4, 4, "Port 4 Set bit", nil, nil},
							{"BOP3", 3, 3, "Port 3 Set bit", nil, nil},
							{"BOP2", 2, 2, "Port 2 Set bit", nil, nil},
							{"BOP1", 1, 1, "Port 1 Set bit", nil, nil},
							{"BOP0", 0, 0, "Port 0 Set bit", nil, nil},
						},
					},
					{
						Name:   "BC",
						Offset: 0x14,
						Size:   32,
						Descr:  "Port bit clear register",
						Fields: []soc.Field{
							{"CR15", 15, 15, "Port 15 Clear bit", nil, nil},
							{"CR14", 14, 14, "Port 14 Clear bit", nil, nil},
							{"CR13", 13, 13, "Port 13 Clear bit", nil, nil},
							{"CR12", 12, 12, "Port 12 Clear bit", nil, nil},
							{"CR11", 11, 11, "Port 11 Clear bit", nil, nil},
							{"CR10", 10, 10, "Port 10 Clear bit", nil, nil},
							{"CR9", 9, 9, "Port 9 Clear bit", nil, nil},
							{"CR8", 8, 8, "Port 8 Clear bit", nil, nil},
							{"CR7", 7, 7, "Port 7 Clear bit", nil, nil},
							{"CR6", 6, 6, "Port 6 Clear bit", nil, nil},
							{"CR5", 5, 5, "Port 5 Clear bit", nil, nil},
							{"CR4", 4, 4, "Port 4 Clear bit", nil, nil},
							{"CR3", 3, 3, "Port 3 Clear bit", nil, nil},
							{"CR2", 2, 2, "Port 2 Clear bit", nil, nil},
							{"CR1", 1, 1, "Port 1 Clear bit", nil, nil},
							{"CR0", 0, 0, "Port 0 Clear bit", nil, nil},
						},
					},
					{
						Name:   "LOCK",
						Offset: 0x18,
						Size:   32,
						Descr:  "GPIO port configuration lock register",
						Fields: []soc.Field{
							{"LKK", 16, 16, "Lock sequence key", nil, nil},
							{"LK15", 15, 15, "Port Lock bit 15", nil, nil},
							{"LK14", 14, 14, "Port Lock bit 14", nil, nil},
							{"LK13", 13, 13, "Port Lock bit 13", nil, nil},
							{"LK12", 12, 12, "Port Lock bit 12", nil, nil},
							{"LK11", 11, 11, "Port Lock bit 11", nil, nil},
							{"LK10", 10, 10, "Port Lock bit 10", nil, nil},
							{"LK9", 9, 9, "Port Lock bit 9", nil, nil},
							{"LK8", 8, 8, "Port Lock bit 8", nil, nil},
							{"LK7", 7, 7, "Port Lock bit 7", nil, nil},
							{"LK6", 6, 6, "Port Lock bit 6", nil, nil},
							{"LK5", 5, 5, "Port Lock bit 5", nil, nil},
							{"LK4", 4, 4, "Port Lock bit 4", nil, nil},
							{"LK3", 3, 3, "Port Lock bit 3", nil, nil},
							{"LK2", 2, 2, "Port Lock bit 2", nil, nil},
							{"LK1", 1, 1, "Port Lock bit 1", nil, nil},
							{"LK0", 0, 0, "Port Lock bit 0", nil, nil},
						},
					},
				},
			},
			{
				Name:  "ADC0",
				Addr:  0x40012400,
				Size:  0x400,
				Descr: "Analog to digital converter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "status register",
						Fields: []soc.Field{
							{"STRC", 4, 4, "Start flag of regular channel group", nil, nil},
							{"STIC", 3, 3, "Start flag of inserted channel group", nil, nil},
							{"EOIC", 2, 2, "End of inserted group conversion flag", nil, nil},
							{"EOC", 1, 1, "End of group conversion flag", nil, nil},
							{"WDE", 0, 0, "Analog watchdog event flag", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0x4,
						Size:   32,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"RWDEN", 23, 23, "Regular channel analog watchdog enable", nil, nil},
							{"IWDEN", 22, 22, "Inserted channel analog watchdog enable", nil, nil},
							{"SYNCM", 19, 16, "sync mode selection", nil, nil},
							{"DISNUM", 15, 13, "Number of conversions in discontinuous mode", nil, nil},
							{"DISIC", 12, 12, "Discontinuous mode on inserted channels", nil, nil},
							{"DISRC", 11, 11, "Discontinuous mode on regular channels", nil, nil},
							{"ICA", 10, 10, "Inserted channel group convert automatically", nil, nil},
							{"WDSC", 9, 9, "When in scan mode, analog watchdog is effective on a single channel", nil, nil},
							{"SM", 8, 8, "Scan mode", nil, nil},
							{"EOICIE", 7, 7, "Interrupt enable for EOIC", nil, nil},
							{"WDEIE", 6, 6, "Interrupt enable for WDE", nil, nil},
							{"EOCIE", 5, 5, "Interrupt enable for EOC", nil, nil},
							{"WDCHSEL", 4, 0, "Analog watchdog channel select", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x8,
						Size:   32,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TSVREN", 23, 23, "Channel 16 and 17 enable of ADC0", nil, nil},
							{"SWRCST", 22, 22, "Start on regular channel", nil, nil},
							{"SWICST", 21, 21, "Start on inserted channel", nil, nil},
							{"ETERC", 20, 20, "External trigger enable for regular channel", nil, nil},
							{"ETSRC", 19, 17, "External trigger select for regular channel", nil, nil},
							{"ETEIC", 15, 15, "External trigger select for inserted channel", nil, nil},
							{"ETSIC", 14, 12, "External trigger select for inserted channel", nil, nil},
							{"DAL", 11, 11, "Data alignment", nil, nil},
							{"DMA", 8, 8, "DMA request enable", nil, nil},
							{"RSTCLB", 3, 3, "Reset calibration", nil, nil},
							{"CLB", 2, 2, "ADC calibration", nil, nil},
							{"CTN", 1, 1, "Continuous mode", nil, nil},
							{"ADCON", 0, 0, "ADC on", nil, nil},
						},
					},
					{
						Name:   "SAMPT0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Sample time register 0",
						Fields: []soc.Field{
							{"SPT17", 23, 21, "Channel 17 sample time selection", nil, nil},
							{"SPT16", 20, 18, "Channel 16 sample time selection", nil, nil},
							{"SPT15", 17, 15, "Channel 15 sample time selection", nil, nil},
							{"SPT14", 14, 12, "Channel 14 sample time selection", nil, nil},
							{"SPT13", 11, 9, "Channel 13 sample time selection", nil, nil},
							{"SPT12", 8, 6, "Channel 12 sample time selection", nil, nil},
							{"SPT11", 5, 3, "Channel 11 sample time selection", nil, nil},
							{"SPT10", 2, 0, "Channel 10 sample time selection", nil, nil},
						},
					},
					{
						Name:   "SAMPT1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Sample time register 1",
						Fields: []soc.Field{
							{"SPT9", 29, 27, "Channel 9 sample time selection", nil, nil},
							{"SPT8", 26, 24, "Channel 8 sample time selection", nil, nil},
							{"SPT7", 23, 21, "Channel 7 sample time selection", nil, nil},
							{"SPT6", 20, 18, "Channel 6 sample time selection", nil, nil},
							{"SPT5", 17, 15, "Channel 5 sample time selection", nil, nil},
							{"SPT4", 14, 12, "Channel 4 sample time selection", nil, nil},
							{"SPT3", 11, 9, "Channel 3 sample time selection", nil, nil},
							{"SPT2", 8, 6, "Channel 2 sample time selection", nil, nil},
							{"SPT1", 5, 3, "Channel 1 sample time selection", nil, nil},
							{"SPT0", 2, 0, "Channel 0 sample time selection", nil, nil},
						},
					},
					{
						Name:   "IOFF0",
						Offset: 0x14,
						Size:   32,
						Descr:  "Inserted channel data offset register 0",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 0", nil, nil},
						},
					},
					{
						Name:   "IOFF1",
						Offset: 0x18,
						Size:   32,
						Descr:  "Inserted channel data offset register 1",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 1", nil, nil},
						},
					},
					{
						Name:   "IOFF2",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Inserted channel data offset register 2",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 2", nil, nil},
						},
					},
					{
						Name:   "IOFF3",
						Offset: 0x20,
						Size:   32,
						Descr:  "Inserted channel data offset register 3",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 3", nil, nil},
						},
					},
					{
						Name:   "WDHT",
						Offset: 0x24,
						Size:   32,
						Descr:  "watchdog higher threshold register",
						Fields: []soc.Field{
							{"WDHT", 11, 0, "Analog watchdog higher threshold", nil, nil},
						},
					},
					{
						Name:   "WDLT",
						Offset: 0x28,
						Size:   32,
						Descr:  "watchdog lower threshold register",
						Fields: []soc.Field{
							{"WDLT", 11, 0, "Analog watchdog lower threshold", nil, nil},
						},
					},
					{
						Name:   "RSQ0",
						Offset: 0x2c,
						Size:   32,
						Descr:  "regular sequence register 0",
						Fields: []soc.Field{
							{"RL", 23, 20, "Regular channel group length", nil, nil},
							{"RSQ15", 19, 15, "16th conversion in regular sequence", nil, nil},
							{"RSQ14", 14, 10, "15th conversion in regular sequence", nil, nil},
							{"RSQ13", 9, 5, "14th conversion in regular sequence", nil, nil},
							{"RSQ12", 4, 0, "13th conversion in regular sequence", nil, nil},
						},
					},
					{
						Name:   "RSQ1",
						Offset: 0x30,
						Size:   32,
						Descr:  "regular sequence register 1",
						Fields: []soc.Field{
							{"RSQ11", 29, 25, "12th conversion in regular sequence", nil, nil},
							{"RSQ10", 24, 20, "11th conversion in regular sequence", nil, nil},
							{"RSQ9", 19, 15, "10th conversion in regular sequence", nil, nil},
							{"RSQ8", 14, 10, "9th conversion in regular sequence", nil, nil},
							{"RSQ7", 9, 5, "8th conversion in regular sequence", nil, nil},
							{"RSQ6", 4, 0, "7th conversion in regular sequence", nil, nil},
						},
					},
					{
						Name:   "RSQ2",
						Offset: 0x34,
						Size:   32,
						Descr:  "regular sequence register 2",
						Fields: []soc.Field{
							{"RSQ5", 29, 25, "6th conversion in regular sequence", nil, nil},
							{"RSQ4", 24, 20, "5th conversion in regular sequence", nil, nil},
							{"RSQ3", 19, 15, "4th conversion in regular sequence", nil, nil},
							{"RSQ2", 14, 10, "3rd conversion in regular sequence", nil, nil},
							{"RSQ1", 9, 5, "2nd conversion in regular sequence", nil, nil},
							{"RSQ0", 4, 0, "1st conversion in regular sequence", nil, nil},
						},
					},
					{
						Name:   "ISQ",
						Offset: 0x38,
						Size:   32,
						Descr:  "Inserted sequence register",
						Fields: []soc.Field{
							{"IL", 21, 20, "Inserted channel group length", nil, nil},
							{"ISQ3", 19, 15, "4th conversion in inserted sequence", nil, nil},
							{"ISQ2", 14, 10, "3rd conversion in inserted sequence", nil, nil},
							{"ISQ1", 9, 5, "2nd conversion in inserted sequence", nil, nil},
							{"ISQ0", 4, 0, "1st conversion in inserted sequence", nil, nil},
						},
					},
					{
						Name:   "IDATA0",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Inserted data register 0",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "IDATA1",
						Offset: 0x40,
						Size:   32,
						Descr:  "Inserted data register 1",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "IDATA2",
						Offset: 0x44,
						Size:   32,
						Descr:  "Inserted data register 2",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "IDATA3",
						Offset: 0x48,
						Size:   32,
						Descr:  "Inserted data register 3",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "RDATA",
						Offset: 0x4c,
						Size:   32,
						Descr:  "regular data register",
						Fields: []soc.Field{
							{"ADC1RDTR", 31, 16, "ADC regular channel data", nil, nil},
							{"RDATA", 15, 0, "Regular channel data", nil, nil},
						},
					},
					{
						Name:   "OVSAMPCTL",
						Offset: 0x80,
						Size:   32,
						Descr:  "Oversample control register",
						Fields: []soc.Field{
							{"DRES", 13, 12, "ADC resolution", nil, nil},
							{"TOVS", 9, 9, "Triggered Oversampling", nil, nil},
							{"OVSS", 8, 5, "Oversampling shift", nil, nil},
							{"OVSR", 4, 2, "Oversampling ratio", nil, nil},
							{"OVSEN", 0, 0, "Oversampler Enable", nil, nil},
						},
					},
				},
			},
			{
				Name:  "ADC1",
				Addr:  0x40012800,
				Size:  0x400,
				Descr: "Analog to digital converter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "status register",
						Fields: []soc.Field{
							{"STRC", 4, 4, "Start flag of regular channel group", nil, nil},
							{"STIC", 3, 3, "Start flag of inserted channel group", nil, nil},
							{"EOIC", 2, 2, "End of inserted group conversion flag", nil, nil},
							{"EOC", 1, 1, "End of group conversion flag", nil, nil},
							{"WDE", 0, 0, "Analog watchdog event flag", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0x4,
						Size:   32,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"RWDEN", 23, 23, "Regular channel analog watchdog enable", nil, nil},
							{"IWDEN", 22, 22, "Inserted channel analog watchdog enable", nil, nil},
							{"DISNUM", 15, 13, "Number of conversions in discontinuous mode", nil, nil},
							{"DISIC", 12, 12, "Discontinuous mode on inserted channels", nil, nil},
							{"DISRC", 11, 11, "Discontinuous mode on regular channels", nil, nil},
							{"ICA", 10, 10, "Inserted channel group convert automatically", nil, nil},
							{"WDSC", 9, 9, "When in scan mode, analog watchdog is effective on a single channel", nil, nil},
							{"SM", 8, 8, "Scan mode", nil, nil},
							{"EOICIE", 7, 7, "Interrupt enable for EOIC", nil, nil},
							{"WDEIE", 6, 6, "Interrupt enable for WDE", nil, nil},
							{"EOCIE", 5, 5, "Interrupt enable for EOC", nil, nil},
							{"WDCHSEL", 4, 0, "Analog watchdog channel select", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x8,
						Size:   32,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"SWRCST", 22, 22, "Start on regular channel", nil, nil},
							{"SWICST", 21, 21, "Start on inserted channel", nil, nil},
							{"ETERC", 20, 20, "External trigger enable for regular channel", nil, nil},
							{"ETSRC", 19, 17, "External trigger select for regular channel", nil, nil},
							{"ETEIC", 15, 15, "External trigger enable for inserted channel", nil, nil},
							{"ETSIC", 14, 12, "External trigger select for inserted channel", nil, nil},
							{"DAL", 11, 11, "Data alignment", nil, nil},
							{"DMA", 8, 8, "DMA request enable", nil, nil},
							{"RSTCLB", 3, 3, "Reset calibration", nil, nil},
							{"CLB", 2, 2, "ADC calibration", nil, nil},
							{"CTN", 1, 1, "Continuous mode", nil, nil},
							{"ADCON", 0, 0, "ADC on", nil, nil},
						},
					},
					{
						Name:   "SAMPT0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Sample time register 0",
						Fields: []soc.Field{
							{"SPT17", 23, 21, "Channel 17 sample time selection", nil, nil},
							{"SPT16", 20, 18, "Channel 16 sample time selection", nil, nil},
							{"SPT15", 17, 15, "Channel 15 sample time selection", nil, nil},
							{"SPT14", 14, 12, "Channel 14 sample time selection", nil, nil},
							{"SPT13", 11, 9, "Channel 13 sample time selection", nil, nil},
							{"SPT12", 8, 6, "Channel 12 sample time selection", nil, nil},
							{"SPT11", 5, 3, "Channel 11 sample time selection", nil, nil},
							{"SPT10", 2, 0, "Channel 10 sample time selection", nil, nil},
						},
					},
					{
						Name:   "SAMPT1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Sample time register 1",
						Fields: []soc.Field{
							{"SPT9", 29, 27, "Channel 9 sample time selection", nil, nil},
							{"SPT8", 26, 24, "Channel 8 sample time selection", nil, nil},
							{"SPT7", 23, 21, "Channel 7 sample time selection", nil, nil},
							{"SPT6", 20, 18, "Channel 6 sample time selection", nil, nil},
							{"SPT5", 17, 15, "Channel 5 sample time selection", nil, nil},
							{"SPT4", 14, 12, "Channel 4 sample time selection", nil, nil},
							{"SPT3", 11, 9, "Channel 3 sample time selection", nil, nil},
							{"SPT2", 8, 6, "Channel 2 sample time selection", nil, nil},
							{"SPT1", 5, 3, "Channel 1 sample time selection", nil, nil},
							{"SPT0", 2, 0, "Channel 0 sample time selection", nil, nil},
						},
					},
					{
						Name:   "IOFF0",
						Offset: 0x14,
						Size:   32,
						Descr:  "Inserted channel data offset register 0",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 0", nil, nil},
						},
					},
					{
						Name:   "IOFF1",
						Offset: 0x18,
						Size:   32,
						Descr:  "Inserted channel data offset register 1",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 1", nil, nil},
						},
					},
					{
						Name:   "IOFF2",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Inserted channel data offset register 2",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 2", nil, nil},
						},
					},
					{
						Name:   "IOFF3",
						Offset: 0x20,
						Size:   32,
						Descr:  "Inserted channel data offset register 3",
						Fields: []soc.Field{
							{"IOFF", 11, 0, "Data offset for inserted channel 3", nil, nil},
						},
					},
					{
						Name:   "WDHT",
						Offset: 0x24,
						Size:   32,
						Descr:  "watchdog higher threshold register",
						Fields: []soc.Field{
							{"WDHT", 11, 0, "Analog watchdog higher threshold", nil, nil},
						},
					},
					{
						Name:   "WDLT",
						Offset: 0x28,
						Size:   32,
						Descr:  "watchdog lower threshold register",
						Fields: []soc.Field{
							{"WDLT", 11, 0, "Analog watchdog lower threshold", nil, nil},
						},
					},
					{
						Name:   "RSQ0",
						Offset: 0x2c,
						Size:   32,
						Descr:  "regular sequence register 0",
						Fields: []soc.Field{
							{"RL", 23, 20, "Regular channel group length", nil, nil},
							{"RSQ15", 19, 15, "16th conversion in regular sequence", nil, nil},
							{"RSQ14", 14, 10, "15th conversion in regular sequence", nil, nil},
							{"RSQ13", 9, 5, "14th conversion in regular sequence", nil, nil},
							{"RSQ12", 4, 0, "13th conversion in regular sequence", nil, nil},
						},
					},
					{
						Name:   "RSQ1",
						Offset: 0x30,
						Size:   32,
						Descr:  "regular sequence register 1",
						Fields: []soc.Field{
							{"RSQ11", 29, 25, "12th conversion in regular sequence", nil, nil},
							{"RSQ10", 24, 20, "11th conversion in regular sequence", nil, nil},
							{"RSQ9", 19, 15, "10th conversion in regular sequence", nil, nil},
							{"RSQ8", 14, 10, "9th conversion in regular sequence", nil, nil},
							{"RSQ7", 9, 5, "8th conversion in regular sequence", nil, nil},
							{"RSQ6", 4, 0, "7th conversion in regular sequence", nil, nil},
						},
					},
					{
						Name:   "RSQ2",
						Offset: 0x34,
						Size:   32,
						Descr:  "regular sequence register 2",
						Fields: []soc.Field{
							{"RSQ5", 29, 25, "6th conversion in regular sequence", nil, nil},
							{"RSQ4", 24, 20, "5th conversion in regular sequence", nil, nil},
							{"RSQ3", 19, 15, "4th conversion in regular sequence", nil, nil},
							{"RSQ2", 14, 10, "3rd conversion in regular sequence", nil, nil},
							{"RSQ1", 9, 5, "2nd conversion in regular sequence", nil, nil},
							{"RSQ0", 4, 0, "1st conversion in regular sequence", nil, nil},
						},
					},
					{
						Name:   "ISQ",
						Offset: 0x38,
						Size:   32,
						Descr:  "Inserted sequence register",
						Fields: []soc.Field{
							{"IL", 21, 20, "Inserted channel group length", nil, nil},
							{"ISQ3", 19, 15, "4th conversion in inserted sequence", nil, nil},
							{"ISQ2", 14, 10, "3rd conversion in inserted sequence", nil, nil},
							{"ISQ1", 9, 5, "2nd conversion in inserted sequence", nil, nil},
							{"ISQ0", 4, 0, "1st conversion in inserted sequence", nil, nil},
						},
					},
					{
						Name:   "IDATA0",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Inserted data register 0",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "IDATA1",
						Offset: 0x40,
						Size:   32,
						Descr:  "Inserted data register 1",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "IDATA2",
						Offset: 0x44,
						Size:   32,
						Descr:  "Inserted data register 2",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "IDATA3",
						Offset: 0x48,
						Size:   32,
						Descr:  "Inserted data register 3",
						Fields: []soc.Field{
							{"IDATAn", 15, 0, "Inserted number n conversion data", nil, nil},
						},
					},
					{
						Name:   "RDATA",
						Offset: 0x4c,
						Size:   32,
						Descr:  "regular data register",
						Fields: []soc.Field{
							{"RDATA", 15, 0, "Regular channel data", nil, nil},
						},
					},
				},
			},
			{
				Name:  "TIMER0",
				Addr:  0x40012c00,
				Size:  0x400,
				Descr: "Advanced-timers",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"CKDIV", 9, 8, "Clock division", nil, nil},
							{"ARSE", 7, 7, "Auto-reload shadow enable", nil, nil},
							{"CAM", 6, 5, "Counter aligns mode selection", nil, nil},
							{"DIR", 4, 4, "Direction", nil, nil},
							{"SPM", 3, 3, "Single pulse mode", nil, nil},
							{"UPS", 2, 2, "Update source", nil, nil},
							{"UPDIS", 1, 1, "Update disable", nil, nil},
							{"CEN", 0, 0, "Counter enable", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"ISO3", 14, 14, "Idle state of channel 3 output", nil, nil},
							{"ISO2N", 13, 13, "Idle state of channel 2 complementary output", nil, nil},
							{"ISO2", 12, 12, "Idle state of channel 2 output", nil, nil},
							{"ISO1N", 11, 11, "Idle state of channel 1 complementary output", nil, nil},
							{"ISO1", 10, 10, "Idle state of channel 1 output", nil, nil},
							{"ISO0N", 9, 9, "Idle state of channel 0 complementary output", nil, nil},
							{"ISO0", 8, 8, "Idle state of channel 0 output", nil, nil},
							{"TI0S", 7, 7, "Channel 0 trigger input selection", nil, nil},
							{"MMC", 6, 4, "Master mode control", nil, nil},
							{"DMAS", 3, 3, "DMA request source selection", nil, nil},
							{"CCUC", 2, 2, "Commutation control shadow register update control", nil, nil},
							{"CCSE", 0, 0, "Commutation control shadow enable", nil, nil},
						},
					},
					{
						Name:   "SMCFG",
						Offset: 0x8,
						Size:   16,
						Descr:  "slave mode configuration register",
						Fields: []soc.Field{
							{"ETP", 15, 15, "External trigger polarity", nil, nil},
							{"SMC1", 14, 14, "Part of SMC for enable External clock mode1", nil, nil},
							{"ETPSC", 13, 12, "External trigger prescaler", nil, nil},
							{"ETFC", 11, 8, "External trigger filter control", nil, nil},
							{"MSM", 7, 7, "Master/Slave mode", nil, nil},
							{"TRGS", 6, 4, "Trigger selection", nil, nil},
							{"SMC", 2, 0, "Slave mode selection", nil, nil},
						},
					},
					{
						Name:   "DMAINTEN",
						Offset: 0xc,
						Size:   16,
						Descr:  "DMA/Interrupt enable register",
						Fields: []soc.Field{
							{"TRGDEN", 14, 14, "Trigger DMA request enable", nil, nil},
							{"CMTDEN", 13, 13, "Commutation DMA request enable", nil, nil},
							{"CH3DEN", 12, 12, "Channel 3 capture/compare DMA request enable", nil, nil},
							{"CH2DEN", 11, 11, "Channel 2 capture/compare DMA request enable", nil, nil},
							{"CH1DEN", 10, 10, "Channel 1 capture/compare DMA request enable", nil, nil},
							{"CH0DEN", 9, 9, "Channel 0 capture/compare DMA request enable", nil, nil},
							{"UPDEN", 8, 8, "Update DMA request enable", nil, nil},
							{"BRKIE", 7, 7, "Break interrupt enable", nil, nil},
							{"TRGIE", 6, 6, "Trigger interrupt enable", nil, nil},
							{"CMTIE", 5, 5, "commutation interrupt enable", nil, nil},
							{"CH3IE", 4, 4, "Channel 3 capture/compare interrupt enable", nil, nil},
							{"CH2IE", 3, 3, "Channel 2 capture/compare interrupt enable", nil, nil},
							{"CH1IE", 2, 2, "Channel 1 capture/compare interrupt enable", nil, nil},
							{"CH0IE", 1, 1, "Channel 0 capture/compare interrupt enable", nil, nil},
							{"UPIE", 0, 0, "Update interrupt enable", nil, nil},
						},
					},
					{
						Name:   "INTF",
						Offset: 0x10,
						Size:   16,
						Descr:  "Interrupt flag register",
						Fields: []soc.Field{
							{"CH3OF", 12, 12, "Channel 3 over capture flag", nil, nil},
							{"CH2OF", 11, 11, "Channel 2 over capture flag", nil, nil},
							{"CH1OF", 10, 10, "Channel 1 over capture flag", nil, nil},
							{"CH0OF", 9, 9, "Channel 0 over capture flag", nil, nil},
							{"BRKIF", 7, 7, "Break interrupt flag", nil, nil},
							{"TRGIF", 6, 6, "Trigger interrupt flag", nil, nil},
							{"CMTIF", 5, 5, "Channel commutation interrupt flag", nil, nil},
							{"CH3IF", 4, 4, "Channel 3 capture/compare interrupt flag", nil, nil},
							{"CH2IF", 3, 3, "Channel 2 capture/compare interrupt flag", nil, nil},
							{"CH1IF", 2, 2, "Channel 1 capture/compare interrupt flag", nil, nil},
							{"CH0IF", 1, 1, "Channel 0 capture/compare interrupt flag", nil, nil},
							{"UPIF", 0, 0, "Update interrupt flag", nil, nil},
						},
					},
					{
						Name:   "SWEVG",
						Offset: 0x14,
						Size:   16,
						Descr:  "Software event generation register",
						Fields: []soc.Field{
							{"BRKG", 7, 7, "Break event generation", nil, nil},
							{"TRGG", 6, 6, "Trigger event generation", nil, nil},
							{"CMTG", 5, 5, "Channel commutation event generation", nil, nil},
							{"CH3G", 4, 4, "Channel 3 capture or compare event generation", nil, nil},
							{"CH2G", 3, 3, "Channel 2 capture or compare event generation", nil, nil},
							{"CH1G", 2, 2, "Channel 1 capture or compare event generation", nil, nil},
							{"CH0G", 1, 1, "Channel 0 capture or compare event generation", nil, nil},
							{"UPG", 0, 0, "Update event generation", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Input",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (input mode)",
						Fields: []soc.Field{
							{"CH1CAPFLT", 15, 12, "Channel 1 input capture filter control", nil, nil},
							{"CH1CAPPSC", 11, 10, "Channel 1 input capture prescaler", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0CAPFLT", 7, 4, "Channel 0 input capture filter control", nil, nil},
							{"CH0CAPPSC", 3, 2, "Channel 0 input capture prescaler", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL0_Output",
						Offset: 0x18,
						Size:   16,
						Descr:  "Channel control register 0 (output mode)",
						Fields: []soc.Field{
							{"CH1COMCEN", 15, 15, "Channel 1 output compare clear enable", nil, nil},
							{"CH1COMCTL", 14, 12, "Channel 1 compare output control", nil, nil},
							{"CH1COMSEN", 11, 11, "Channel 1 output compare shadow enable", nil, nil},
							{"CH1COMFEN", 10, 10, "Channel 1 output compare fast enable", nil, nil},
							{"CH1MS", 9, 8, "Channel 1 mode selection", nil, nil},
							{"CH0COMCEN", 7, 7, "Channel 0 output compare clear enable", nil, nil},
							{"CH0COMCTL", 6, 4, "Channel 0 compare output control", nil, nil},
							{"CH0COMSEN", 3, 3, "Channel 0 compare output shadow enable", nil, nil},
							{"CH0COMFEN", 2, 2, "Channel 0 output compare fast enable", nil, nil},
							{"CH0MS", 1, 0, "Channel 0 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Input",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (input mode)",
						Fields: []soc.Field{
							{"CH3CAPFLT", 15, 12, "Channel 3 input capture filter control", nil, nil},
							{"CH3CAPPSC", 11, 10, "Channel 3 input capture prescaler", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2CAPFLT", 7, 4, "Channel 2 input capture filter control", nil, nil},
							{"CH2CAPPSC", 3, 2, "Channel 2 input capture prescaler", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL1_Output",
						Offset: 0x1c,
						Size:   16,
						Descr:  "Channel control register 1 (output mode)",
						Fields: []soc.Field{
							{"CH3COMCEN", 15, 15, "Channel 3 output compare clear enable", nil, nil},
							{"CH3COMCTL", 14, 12, "Channel 3 compare output control", nil, nil},
							{"CH3COMSEN", 11, 11, "Channel 3 output compare shadow enable", nil, nil},
							{"CH3COMFEN", 10, 10, "Channel 3 output compare fast enable", nil, nil},
							{"CH3MS", 9, 8, "Channel 3 mode selection", nil, nil},
							{"CH2COMCEN", 7, 7, "Channel 2 output compare clear enable", nil, nil},
							{"CH2COMCTL", 6, 4, "Channel 2 compare output control", nil, nil},
							{"CH2COMSEN", 3, 3, "Channel 2 compare output shadow enable", nil, nil},
							{"CH2COMFEN", 2, 2, "Channel 2 output compare fast enable", nil, nil},
							{"CH2MS", 1, 0, "Channel 2 I/O mode selection", nil, nil},
						},
					},
					{
						Name:   "CHCTL2",
						Offset: 0x20,
						Size:   16,
						Descr:  "Channel control register 2",
						Fields: []soc.Field{
							{"CH3P", 13, 13, "Channel 3 capture/compare function polarity", nil, nil},
							{"CH3EN", 12, 12, "Channel 3 capture/compare function enable", nil, nil},
							{"CH2NP", 11, 11, "Channel 2 complementary output polarity", nil, nil},
							{"CH2NEN", 10, 10, "Channel 2 complementary output enable", nil, nil},
							{"CH2P", 9, 9, "Channel 2 capture/compare function polarity", nil, nil},
							{"CH2EN", 8, 8, "Channel 2 capture/compare function enable", nil, nil},
							{"CH1NP", 7, 7, "Channel 1 complementary output polarity", nil, nil},
							{"CH1NEN", 6, 6, "Channel 1 complementary output enable", nil, nil},
							{"CH1P", 5, 5, "Channel 1 capture/compare function polarity", nil, nil},
							{"CH1EN", 4, 4, "Channel 1 capture/compare function enable", nil, nil},
							{"CH0NP", 3, 3, "Channel 0 complementary output polarity", nil, nil},
							{"CH0NEN", 2, 2, "Channel 0 complementary output enable", nil, nil},
							{"CH0P", 1, 1, "Channel 0 capture/compare function polarity", nil, nil},
							{"CH0EN", 0, 0, "Channel 0 capture/compare function enable", nil, nil},
						},
					},
					{
						Name:   "CNT",
						Offset: 0x24,
						Size:   16,
						Descr:  "counter",
						Fields: []soc.Field{
							{"CNT", 15, 0, "current counter value", nil, nil},
						},
					},
					{
						Name:   "PSC",
						Offset: 0x28,
						Size:   16,
						Descr:  "prescaler",
						Fields: []soc.Field{
							{"PSC", 15, 0, "Prescaler value of the counter clock", nil, nil},
						},
					},
					{
						Name:   "CAR",
						Offset: 0x2c,
						Size:   16,
						Descr:  "Counter auto reload register",
						Fields: []soc.Field{
							{"CARL", 15, 0, "Counter auto reload value", nil, nil},
						},
					},
					{
						Name:   "CREP",
						Offset: 0x30,
						Size:   16,
						Descr:  "Counter repetition register",
						Fields: []soc.Field{
							{"CREP", 7, 0, "Counter repetition value", nil, nil},
						},
					},
					{
						Name:   "CH0CV",
						Offset: 0x34,
						Size:   16,
						Descr:  "Channel 0 capture/compare value register",
						Fields: []soc.Field{
							{"CH0VAL", 15, 0, "Capture or compare value of channel0", nil, nil},
						},
					},
					{
						Name:   "CH1CV",
						Offset: 0x38,
						Size:   16,
						Descr:  "Channel 1 capture/compare value register",
						Fields: []soc.Field{
							{"CH1VAL", 15, 0, "Capture or compare value of channel1", nil, nil},
						},
					},
					{
						Name:   "CH2CV",
						Offset: 0x3c,
						Size:   16,
						Descr:  "Channel 2 capture/compare value register",
						Fields: []soc.Field{
							{"CH2VAL", 15, 0, "Capture or compare value of channel 2", nil, nil},
						},
					},
					{
						Name:   "CH3CV",
						Offset: 0x40,
						Size:   16,
						Descr:  "Channel 3 capture/compare value register",
						Fields: []soc.Field{
							{"CH3VAL", 15, 0, "Capture or compare value of channel 3", nil, nil},
						},
					},
					{
						Name:   "CCHP",
						Offset: 0x44,
						Size:   16,
						Descr:  "channel complementary protection register",
						Fields: []soc.Field{
							{"POEN", 15, 15, "Primary output enable", nil, nil},
							{"OAEN", 14, 14, "Output automatic enable", nil, nil},
							{"BRKP", 13, 13, "Break polarity", nil, nil},
							{"BRKEN", 12, 12, "Break enable", nil, nil},
							{"ROS", 11, 11, "Run mode off-state configure", nil, nil},
							{"IOS", 10, 10, "Idle mode off-state configure", nil, nil},
							{"PROT", 9, 8, "Complementary register protect control", nil, nil},
							{"DTCFG", 7, 0, "Dead time configure", nil, nil},
						},
					},
					{
						Name:   "DMACFG",
						Offset: 0x48,
						Size:   16,
						Descr:  "DMA configuration register",
						Fields: []soc.Field{
							{"DMATC", 12, 8, "DMA transfer count", nil, nil},
							{"DMATA", 4, 0, "DMA transfer access start address", nil, nil},
						},
					},
					{
						Name:   "DMATB",
						Offset: 0x4c,
						Size:   16,
						Descr:  "DMA transfer buffer register",
						Fields: []soc.Field{
							{"DMATB", 15, 0, "DMA transfer buffer", nil, nil},
						},
					},
				},
			},
			{
				Name:  "SPI0",
				Addr:  0x40013000,
				Size:  0x400,
				Descr: "Serial peripheral interface",
				Registers: []soc.Register{
					{
						Name:   "CTL0",
						Offset: 0x0,
						Size:   16,
						Descr:  "control register 0",
						Fields: []soc.Field{
							{"BDEN", 15, 15, "Bidirectional enable", nil, nil},
							{"BDOEN", 14, 14, "Bidirectional Transmit output enable", nil, nil},
							{"CRCEN", 13, 13, "CRC Calculation Enable", nil, nil},
							{"CRCNT", 12, 12, "CRC Next Transfer", nil, nil},
							{"FF16", 11, 11, "Data frame format", nil, nil},
							{"RO", 10, 10, "Receive only", nil, nil},
							{"SWNSSEN", 9, 9, "NSS Software Mode Selection", nil, nil},
							{"SWNSS", 8, 8, "NSS Pin Selection In NSS Software Mode", nil, nil},
							{"LF", 7, 7, "LSB First Mode", nil, nil},
							{"SPIEN", 6, 6, "SPI enable", nil, nil},
							{"PSC", 5, 3, "Master Clock Prescaler Selection", nil, nil},
							{"MSTMOD", 2, 2, "Master Mode Enable", nil, nil},
							{"CKPL", 1, 1, "Clock polarity Selection", nil, nil},
							{"CKPH", 0, 0, "Clock Phase Selection", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x4,
						Size:   16,
						Descr:  "control register 1",
						Fields: []soc.Field{
							{"TBEIE", 7, 7, "Tx buffer empty interrupt enable", nil, nil},
							{"RBNEIE", 6, 6, "RX buffer not empty interrupt enable", nil, nil},
							{"ERRIE", 5, 5, "Error interrupt enable", nil, nil},
							{"TMOD", 4, 4, "SPI TI mode enable", nil, nil},
							{"NSSP", 3, 3, "SPI NSS pulse mode enable", nil, nil},
							{"NSSDRV", 2, 2, "Drive NSS Output", nil, nil},
							{"DMATEN", 1, 1, "Transmit Buffer DMA Enable", nil, nil},
							{"DMAREN", 0, 0, "Rx buffer DMA enable", nil, nil},
						},
					},
					{
						Name:   "STAT",
						Offset: 0x8,
						Size:   16,
						Descr:  "status register",
						Fields: []soc.Field{
							{"FERR", 8, 8, "Format error", nil, nil},
							{"TRANS", 7, 7, "Transmitting On-going Bit", nil, nil},
							{"RXORERR", 6, 6, "Reception Overrun Error Bit", nil, nil},
							{"CONFERR", 5, 5, "SPI Configuration error", nil, nil},
							{"CRCERR", 4, 4, "SPI CRC Error Bit", nil, nil},
							{"TXURERR", 3, 3, "Transmission underrun error bit", nil, nil},
							{"I2SCH", 2, 2, "I2S channel side", nil, nil},
							{"TBE", 1, 1, "Transmit Buffer Empty", nil, nil},
							{"RBNE", 0, 0, "Receive Buffer Not Empty", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0xc,
						Size:   16,
						Descr:  "data register",
						Fields: []soc.Field{
							{"SPI_DATA", 15, 0, "Data transfer register", nil, nil},
						},
					},
					{
						Name:   "CRCPOLY",
						Offset: 0x10,
						Size:   16,
						Descr:  "CRC polynomial register",
						Fields: []soc.Field{
							{"CRCPOLY", 15, 0, "CRC polynomial value", nil, nil},
						},
					},
					{
						Name:   "RCRC",
						Offset: 0x14,
						Size:   16,
						Descr:  "RX CRC register",
						Fields: []soc.Field{
							{"RCRC", 15, 0, "RX CRC value", nil, nil},
						},
					},
					{
						Name:   "TCRC",
						Offset: 0x18,
						Size:   16,
						Descr:  "TX CRC register",
						Fields: []soc.Field{
							{"TCRC", 15, 0, "Tx CRC value", nil, nil},
						},
					},
					{
						Name:   "I2SCTL",
						Offset: 0x1c,
						Size:   16,
						Descr:  "I2S control register",
						Fields: []soc.Field{
							{"I2SSEL", 11, 11, "I2S mode selection", nil, nil},
							{"I2SEN", 10, 10, "I2S Enable", nil, nil},
							{"I2SOPMOD", 9, 8, "I2S operation mode", nil, nil},
							{"PCMSMOD", 7, 7, "PCM frame synchronization mode", nil, nil},
							{"I2SSTD", 5, 4, "I2S standard selection", nil, nil},
							{"CKPL", 3, 3, "Idle state clock polarity", nil, nil},
							{"DTLEN", 2, 1, "Data length", nil, nil},
							{"CHLEN", 0, 0, "Channel length (number of bits per audio channel)", nil, nil},
						},
					},
					{
						Name:   "I2SPSC",
						Offset: 0x20,
						Size:   16,
						Descr:  "I2S prescaler register",
						Fields: []soc.Field{
							{"MCKOEN", 9, 9, "I2S_MCK output enable", nil, nil},
							{"OF", 8, 8, "Odd factor for the prescaler", nil, nil},
							{"DIV", 7, 0, "Dividing factor for the prescaler", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USART0",
				Addr:  0x40013800,
				Size:  0x400,
				Descr: "Universal synchronous asynchronous receiver transmitter",
				Registers: []soc.Register{
					{
						Name:   "STAT",
						Offset: 0x0,
						Size:   32,
						Descr:  "Status register",
						Fields: []soc.Field{
							{"CTSF", 9, 9, "CTS change flag", nil, nil},
							{"LBDF", 8, 8, "LIN break detection flag", nil, nil},
							{"TBE", 7, 7, "Transmit data buffer empty", nil, nil},
							{"TC", 6, 6, "Transmission complete", nil, nil},
							{"RBNE", 5, 5, "Read data buffer not empty", nil, nil},
							{"IDLEF", 4, 4, "IDLE frame detected flag", nil, nil},
							{"ORERR", 3, 3, "Overrun error", nil, nil},
							{"NERR", 2, 2, "Noise error flag", nil, nil},
							{"FERR", 1, 1, "Frame error flag", nil, nil},
							{"PERR", 0, 0, "Parity error flag", nil, nil},
						},
					},
					{
						Name:   "DATA",
						Offset: 0x4,
						Size:   32,
						Descr:  "Data register",
						Fields: []soc.Field{
							{"DATA", 8, 0, "Transmit or read data value", nil, nil},
						},
					},
					{
						Name:   "BAUD",
						Offset: 0x8,
						Size:   32,
						Descr:  "Baud rate register",
						Fields: []soc.Field{
							{"INTDIV", 15, 4, "Integer part of baud-rate divider", nil, nil},
							{"FRADIV", 3, 0, "Fraction part of baud-rate divider", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"UEN", 13, 13, "USART enable", nil, nil},
							{"WL", 12, 12, "Word length", nil, nil},
							{"WM", 11, 11, "Wakeup method in mute mode", nil, nil},
							{"PCEN", 10, 10, "Parity check function enable", nil, nil},
							{"PM", 9, 9, "Parity mode", nil, nil},
							{"PERRIE", 8, 8, "Parity error interrupt enable", nil, nil},
							{"TBEIE", 7, 7, "Transmitter buffer empty interrupt enable", nil, nil},
							{"TCIE", 6, 6, "Transmission complete interrupt enable", nil, nil},
							{"RBNEIE", 5, 5, "Read data buffer not empty interrupt and overrun error interrupt enable", nil, nil},
							{"IDLEIE", 4, 4, "IDLE line detected interrupt enable", nil, nil},
							{"TEN", 3, 3, "Transmitter enable", nil, nil},
							{"REN", 2, 2, "Receiver enable", nil, nil},
							{"RWU", 1, 1, "Receiver wakeup from mute mode", nil, nil},
							{"SBKCMD", 0, 0, "Send break command", nil, nil},
						},
					},
					{
						Name:   "CTL1",
						Offset: 0x10,
						Size:   32,
						Descr:  "Control register 1",
						Fields: []soc.Field{
							{"LMEN", 14, 14, "LIN mode enable", nil, nil},
							{"STB", 13, 12, "STOP bits length", nil, nil},
							{"CKEN", 11, 11, "CK pin enable", nil, nil},
							{"CPL", 10, 10, "Clock polarity", nil, nil},
							{"CPH", 9, 9, "Clock phase", nil, nil},
							{"CLEN", 8, 8, "CK Length", nil, nil},
							{"LBDIE", 6, 6, "LIN break detection interrupt enable", nil, nil},
							{"LBLEN", 5, 5, "LIN break frame length", nil, nil},
							{"ADDR", 3, 0, "Address of the USART", nil, nil},
						},
					},
					{
						Name:   "CTL2",
						Offset: 0x14,
						Size:   32,
						Descr:  "Control register 2",
						Fields: []soc.Field{
							{"CTSIE", 10, 10, "CTS interrupt enable", nil, nil},
							{"CTSEN", 9, 9, "CTS enable", nil, nil},
							{"RTSEN", 8, 8, "RTS enable", nil, nil},
							{"DENT", 7, 7, "DMA request enable for transmission", nil, nil},
							{"DENR", 6, 6, "DMA request enable for reception", nil, nil},
							{"SCEN", 5, 5, "Smartcard mode enable", nil, nil},
							{"NKEN", 4, 4, "Smartcard NACK enable", nil, nil},
							{"HDEN", 3, 3, "Half-duplex selection", nil, nil},
							{"IRLP", 2, 2, "IrDA low-power", nil, nil},
							{"IREN", 1, 1, "IrDA mode enable", nil, nil},
							{"ERRIE", 0, 0, "Error interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GP",
						Offset: 0x18,
						Size:   32,
						Descr:  "Guard time and prescaler register",
						Fields: []soc.Field{
							{"GUAT", 15, 8, "Guard time value in Smartcard mode", nil, nil},
							{"PSC", 7, 0, "Prescaler value", nil, nil},
						},
					},
				},
			},
			{
				Name:  "DMA0",
				Addr:  0x40020000,
				Size:  0x400,
				Descr: "DMA controller",
				Registers: []soc.Register{
					{
						Name:   "INTF",
						Offset: 0x0,
						Size:   32,
						Descr:  "Interrupt flag register",
						Fields: []soc.Field{
							{"ERRIF6", 27, 27, "Error flag of channel 6", nil, nil},
							{"HTFIF6", 26, 26, "Half transfer finish flag of channel 6", nil, nil},
							{"FTFIF6", 25, 25, "Full Transfer finish flag of channe 6", nil, nil},
							{"GIF6", 24, 24, "Global interrupt flag of channel 6", nil, nil},
							{"ERRIF5", 23, 23, "Error flag of channel 5", nil, nil},
							{"HTFIF5", 22, 22, "Half transfer finish flag of channel 5", nil, nil},
							{"FTFIF5", 21, 21, "Full Transfer finish flag of channe 5", nil, nil},
							{"GIF5", 20, 20, "Global interrupt flag of channel 5", nil, nil},
							{"ERRIF4", 19, 19, "Error flag of channel 4", nil, nil},
							{"HTFIF4", 18, 18, "Half transfer finish flag of channel 4", nil, nil},
							{"FTFIF4", 17, 17, "Full Transfer finish flag of channe 4", nil, nil},
							{"GIF4", 16, 16, "Global interrupt flag of channel 4", nil, nil},
							{"ERRIF3", 15, 15, "Error flag of channel 3", nil, nil},
							{"HTFIF3", 14, 14, "Half transfer finish flag of channel 3", nil, nil},
							{"FTFIF3", 13, 13, "Full Transfer finish flag of channe 3", nil, nil},
							{"GIF3", 12, 12, "Global interrupt flag of channel 3", nil, nil},
							{"ERRIF2", 11, 11, "Error flag of channel 2", nil, nil},
							{"HTFIF2", 10, 10, "Half transfer finish flag of channel 2", nil, nil},
							{"FTFIF2", 9, 9, "Full Transfer finish flag of channe 2", nil, nil},
							{"GIF2", 8, 8, "Global interrupt flag of channel 2", nil, nil},
							{"ERRIF1", 7, 7, "Error flag of channel 1", nil, nil},
							{"HTFIF1", 6, 6, "Half transfer finish flag of channel 1", nil, nil},
							{"FTFIF1", 5, 5, "Full Transfer finish flag of channe 1", nil, nil},
							{"GIF1", 4, 4, "Global interrupt flag of channel 1", nil, nil},
							{"ERRIF0", 3, 3, "Error flag of channel 0", nil, nil},
							{"HTFIF0", 2, 2, "Half transfer finish flag of channel 0", nil, nil},
							{"FTFIF0", 1, 1, "Full Transfer finish flag of channe 0", nil, nil},
							{"GIF0", 0, 0, "Global interrupt flag of channel 0", nil, nil},
						},
					},
					{
						Name:   "INTC",
						Offset: 0x4,
						Size:   32,
						Descr:  "Interrupt flag clear register",
						Fields: []soc.Field{
							{"ERRIFC6", 27, 27, "Clear bit for error flag of channel 6", nil, nil},
							{"HTFIFC6", 26, 26, "Clear bit for half transfer finish flag of channel 6", nil, nil},
							{"FTFIFC6", 25, 25, "Clear bit for full transfer finish flag of channel 6", nil, nil},
							{"GIFC6", 24, 24, "Clear global interrupt flag of channel 6", nil, nil},
							{"ERRIFC5", 23, 23, "Clear bit for error flag of channel 5", nil, nil},
							{"HTFIFC5", 22, 22, "Clear bit for half transfer finish flag of channel 5", nil, nil},
							{"FTFIFC5", 21, 21, "Clear bit for full transfer finish flag of channel 5", nil, nil},
							{"GIFC5", 20, 20, "Clear global interrupt flag of channel 5", nil, nil},
							{"ERRIFC4", 19, 19, "Clear bit for error flag of channel 4", nil, nil},
							{"HTFIFC4", 18, 18, "Clear bit for half transfer finish flag of channel 4", nil, nil},
							{"FTFIFC4", 17, 17, "Clear bit for full transfer finish flag of channel 4", nil, nil},
							{"GIFC4", 16, 16, "Clear global interrupt flag of channel 4", nil, nil},
							{"ERRIFC3", 15, 15, "Clear bit for error flag of channel 3", nil, nil},
							{"HTFIFC3", 14, 14, "Clear bit for half transfer finish flag of channel 3", nil, nil},
							{"FTFIFC3", 13, 13, "Clear bit for full transfer finish flag of channel 3", nil, nil},
							{"GIFC3", 12, 12, "Clear global interrupt flag of channel 3", nil, nil},
							{"ERRIFC2", 11, 11, "Clear bit for error flag of channel 2", nil, nil},
							{"HTFIFC2", 10, 10, "Clear bit for half transfer finish flag of channel 2", nil, nil},
							{"FTFIFC2", 9, 9, "Clear bit for full transfer finish flag of channel 2", nil, nil},
							{"GIFC2", 8, 8, "Clear global interrupt flag of channel 2", nil, nil},
							{"ERRIFC1", 7, 7, "Clear bit for error flag of channel 1", nil, nil},
							{"HTFIFC1", 6, 6, "Clear bit for half transfer finish flag of channel 1", nil, nil},
							{"FTFIFC1", 5, 5, "Clear bit for full transfer finish flag of channel 1", nil, nil},
							{"GIFC1", 4, 4, "Clear global interrupt flag of channel 1", nil, nil},
							{"ERRIFC0", 3, 3, "Clear bit for error flag of channel 0", nil, nil},
							{"HTFIFC0", 2, 2, "Clear bit for half transfer finish flag of channel 0", nil, nil},
							{"FTFIFC0", 1, 1, "Clear bit for full transfer finish flag of channel 0", nil, nil},
							{"GIFC0", 0, 0, "Clear global interrupt flag of channel 0", nil, nil},
						},
					},
					{
						Name:   "CH0CTL",
						Offset: 0x8,
						Size:   32,
						Descr:  "Channel 0 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH0CNT",
						Offset: 0xc,
						Size:   32,
						Descr:  "Channel 0 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH0PADDR",
						Offset: 0x10,
						Size:   32,
						Descr:  "Channel 0 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH0MADDR",
						Offset: 0x14,
						Size:   32,
						Descr:  "Channel 0 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH1CTL",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Channel 1 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH1CNT",
						Offset: 0x20,
						Size:   32,
						Descr:  "Channel 1 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH1PADDR",
						Offset: 0x24,
						Size:   32,
						Descr:  "Channel 1 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH1MADDR",
						Offset: 0x28,
						Size:   32,
						Descr:  "Channel 1 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH2CTL",
						Offset: 0x30,
						Size:   32,
						Descr:  "Channel 2 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH2CNT",
						Offset: 0x34,
						Size:   32,
						Descr:  "Channel 2 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH2PADDR",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel 2 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH2MADDR",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Channel 2 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH3CTL",
						Offset: 0x44,
						Size:   32,
						Descr:  "Channel 3 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH3CNT",
						Offset: 0x48,
						Size:   32,
						Descr:  "Channel 3 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH3PADDR",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Channel 3 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH3MADDR",
						Offset: 0x50,
						Size:   32,
						Descr:  "Channel 3 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH4CTL",
						Offset: 0x58,
						Size:   32,
						Descr:  "Channel 4 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH4CNT",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Channel 4 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH4PADDR",
						Offset: 0x60,
						Size:   32,
						Descr:  "Channel 4 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH4MADDR",
						Offset: 0x64,
						Size:   32,
						Descr:  "Channel 4 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH5CTL",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Channel 5 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH5CNT",
						Offset: 0x70,
						Size:   32,
						Descr:  "Channel 5 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH5PADDR",
						Offset: 0x74,
						Size:   32,
						Descr:  "Channel 5 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH5MADDR",
						Offset: 0x78,
						Size:   32,
						Descr:  "Channel 5 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH6CTL",
						Offset: 0x80,
						Size:   32,
						Descr:  "Channel 6 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH6CNT",
						Offset: 0x84,
						Size:   32,
						Descr:  "Channel 6 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH6PADDR",
						Offset: 0x88,
						Size:   32,
						Descr:  "Channel 6 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH6MADDR",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Channel 6 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
				},
			},
			{
				Name:  "DMA1",
				Addr:  0x40020400,
				Size:  0x400,
				Descr: "DMA controller",
				Registers: []soc.Register{
					{
						Name:   "INTF",
						Offset: 0x0,
						Size:   32,
						Descr:  "Interrupt flag register",
						Fields: []soc.Field{
							{"ERRIF4", 19, 19, "Error flag of channel 4", nil, nil},
							{"HTFIF4", 18, 18, "Half transfer finish flag of channel 4", nil, nil},
							{"FTFIF4", 17, 17, "Full Transfer finish flag of channe 4", nil, nil},
							{"GIF4", 16, 16, "Global interrupt flag of channel 4", nil, nil},
							{"ERRIF3", 15, 15, "Error flag of channel 3", nil, nil},
							{"HTFIF3", 14, 14, "Half transfer finish flag of channel 3", nil, nil},
							{"FTFIF3", 13, 13, "Full Transfer finish flag of channe 3", nil, nil},
							{"GIF3", 12, 12, "Global interrupt flag of channel 3", nil, nil},
							{"ERRIF2", 11, 11, "Error flag of channel 2", nil, nil},
							{"HTFIF2", 10, 10, "Half transfer finish flag of channel 2", nil, nil},
							{"FTFIF2", 9, 9, "Full Transfer finish flag of channe 2", nil, nil},
							{"GIF2", 8, 8, "Global interrupt flag of channel 2", nil, nil},
							{"ERRIF1", 7, 7, "Error flag of channel 1", nil, nil},
							{"HTFIF1", 6, 6, "Half transfer finish flag of channel 1", nil, nil},
							{"FTFIF1", 5, 5, "Full Transfer finish flag of channe 1", nil, nil},
							{"GIF1", 4, 4, "Global interrupt flag of channel 1", nil, nil},
							{"ERRIF0", 3, 3, "Error flag of channel 0", nil, nil},
							{"HTFIF0", 2, 2, "Half transfer finish flag of channel 0", nil, nil},
							{"FTFIF0", 1, 1, "Full Transfer finish flag of channe 0", nil, nil},
							{"GIF0", 0, 0, "Global interrupt flag of channel 0", nil, nil},
						},
					},
					{
						Name:   "INTC",
						Offset: 0x4,
						Size:   32,
						Descr:  "Interrupt flag clear register",
						Fields: []soc.Field{
							{"ERRIFC4", 19, 19, "Clear bit for error flag of channel 4", nil, nil},
							{"HTFIFC4", 18, 18, "Clear bit for half transfer finish flag of channel 4", nil, nil},
							{"FTFIFC4", 17, 17, "Clear bit for full transfer finish flag of channel 4", nil, nil},
							{"GIFC4", 16, 16, "Clear global interrupt flag of channel 4", nil, nil},
							{"ERRIFC3", 15, 15, "Clear bit for error flag of channel 3", nil, nil},
							{"HTFIFC3", 14, 14, "Clear bit for half transfer finish flag of channel 3", nil, nil},
							{"FTFIFC3", 13, 13, "Clear bit for full transfer finish flag of channel 3", nil, nil},
							{"GIFC3", 12, 12, "Clear global interrupt flag of channel 3", nil, nil},
							{"ERRIFC2", 11, 11, "Clear bit for error flag of channel 2", nil, nil},
							{"HTFIFC2", 10, 10, "Clear bit for half transfer finish flag of channel 2", nil, nil},
							{"FTFIFC2", 9, 9, "Clear bit for full transfer finish flag of channel 2", nil, nil},
							{"GIFC2", 8, 8, "Clear global interrupt flag of channel 2", nil, nil},
							{"ERRIFC1", 7, 7, "Clear bit for error flag of channel 1", nil, nil},
							{"HTFIFC1", 6, 6, "Clear bit for half transfer finish flag of channel 1", nil, nil},
							{"FTFIFC1", 5, 5, "Clear bit for full transfer finish flag of channel 1", nil, nil},
							{"GIFC1", 4, 4, "Clear global interrupt flag of channel 1", nil, nil},
							{"ERRIFC0", 3, 3, "Clear bit for error flag of channel 0", nil, nil},
							{"HTFIFC0", 2, 2, "Clear bit for half transfer finish flag of channel 0", nil, nil},
							{"FTFIFC0", 1, 1, "Clear bit for full transfer finish flag of channel 0", nil, nil},
							{"GIFC0", 0, 0, "Clear global interrupt flag of channel 0", nil, nil},
						},
					},
					{
						Name:   "CH0CTL",
						Offset: 0x8,
						Size:   32,
						Descr:  "Channel 0 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH0CNT",
						Offset: 0xc,
						Size:   32,
						Descr:  "Channel 0 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH0PADDR",
						Offset: 0x10,
						Size:   32,
						Descr:  "Channel 0 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH0MADDR",
						Offset: 0x14,
						Size:   32,
						Descr:  "Channel 0 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH1CTL",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Channel 1 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH1CNT",
						Offset: 0x20,
						Size:   32,
						Descr:  "Channel 1 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH1PADDR",
						Offset: 0x24,
						Size:   32,
						Descr:  "Channel 1 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH1MADDR",
						Offset: 0x28,
						Size:   32,
						Descr:  "Channel 1 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH2CTL",
						Offset: 0x30,
						Size:   32,
						Descr:  "Channel 2 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH2CNT",
						Offset: 0x34,
						Size:   32,
						Descr:  "Channel 2 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH2PADDR",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel 2 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH2MADDR",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Channel 2 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH3CTL",
						Offset: 0x44,
						Size:   32,
						Descr:  "Channel 3 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH3CNT",
						Offset: 0x48,
						Size:   32,
						Descr:  "Channel 3 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH3PADDR",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Channel 3 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH3MADDR",
						Offset: 0x50,
						Size:   32,
						Descr:  "Channel 3 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
					{
						Name:   "CH4CTL",
						Offset: 0x58,
						Size:   32,
						Descr:  "Channel 4 control register",
						Fields: []soc.Field{
							{"M2M", 14, 14, "Memory to Memory Mode", nil, nil},
							{"PRIO", 13, 12, "Priority level", nil, nil},
							{"MWIDTH", 11, 10, "Transfer data size of memory", nil, nil},
							{"PWIDTH", 9, 8, "Transfer data size of peripheral", nil, nil},
							{"MNAGA", 7, 7, "Next address generation algorithm of memory", nil, nil},
							{"PNAGA", 6, 6, "Next address generation algorithm of peripheral", nil, nil},
							{"CMEN", 5, 5, "Circular mode enable", nil, nil},
							{"DIR", 4, 4, "Transfer direction", nil, nil},
							{"ERRIE", 3, 3, "Enable bit for channel error interrupt", nil, nil},
							{"HTFIE", 2, 2, "Enable bit for channel half transfer finish interrupt", nil, nil},
							{"FTFIE", 1, 1, "Enable bit for channel full transfer finish interrupt", nil, nil},
							{"CHEN", 0, 0, "Channel enable", nil, nil},
						},
					},
					{
						Name:   "CH4CNT",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Channel 4 counter register",
						Fields: []soc.Field{
							{"CNT", 15, 0, "Transfer counter", nil, nil},
						},
					},
					{
						Name:   "CH4PADDR",
						Offset: 0x60,
						Size:   32,
						Descr:  "Channel 4 peripheral base address register",
						Fields: []soc.Field{
							{"PADDR", 31, 0, "Peripheral base address", nil, nil},
						},
					},
					{
						Name:   "CH4MADDR",
						Offset: 0x64,
						Size:   32,
						Descr:  "Channel 4 memory base address register",
						Fields: []soc.Field{
							{"MADDR", 31, 0, "Memory base address", nil, nil},
						},
					},
				},
			},
			{
				Name:  "RCU",
				Addr:  0x40021000,
				Size:  0x400,
				Descr: "Reset and clock unit",
				Registers: []soc.Register{
					{
						Name:   "CTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control register",
						Fields: []soc.Field{
							{"PLL2STB", 29, 29, "PLL2 Clock Stabilization Flag", nil, nil},
							{"PLL2EN", 28, 28, "PLL2 enable", nil, nil},
							{"PLL1STB", 27, 27, "PLL1 Clock Stabilization Flag", nil, nil},
							{"PLL1EN", 26, 26, "PLL1 enable", nil, nil},
							{"PLLSTB", 25, 25, "PLL Clock Stabilization Flag", nil, nil},
							{"PLLEN", 24, 24, "PLL enable", nil, nil},
							{"CKMEN", 19, 19, "HXTAL Clock Monitor Enable", nil, nil},
							{"HXTALBPS", 18, 18, "External crystal oscillator (HXTAL) clock bypass mode enable", nil, nil},
							{"HXTALSTB", 17, 17, "External crystal oscillator (HXTAL) clock stabilization flag", nil, nil},
							{"HXTALEN", 16, 16, "External High Speed oscillator Enable", nil, nil},
							{"IRC8MCALIB", 15, 8, "Internal 8MHz RC Oscillator calibration value register", nil, nil},
							{"IRC8MADJ", 7, 3, "Internal 8MHz RC Oscillator clock trim adjust value", nil, nil},
							{"IRC8MSTB", 1, 1, "IRC8M Internal 8MHz RC Oscillator stabilization Flag", nil, nil},
							{"IRC8MEN", 0, 0, "Internal 8MHz RC oscillator Enable", nil, nil},
						},
					},
					{
						Name:   "CFG0",
						Offset: 0x4,
						Size:   32,
						Descr:  "Clock configuration register 0 (RCU_CFG0)",
						Fields: []soc.Field{
							{"PLLMF_4", 29, 29, "Bit 4 of PLLMF", nil, nil},
							{"ADCPSC_2", 28, 28, "Bit 2 of ADCPSC", nil, nil},
							{"CKOUT0SEL", 27, 24, "CKOUT0 Clock Source Selection", nil, nil},
							{"USBFSPSC", 23, 22, "USBFS clock prescaler selection", nil, nil},
							{"PLLMF_3_0", 21, 18, "The PLL clock multiplication factor", nil, nil},
							{"PREDV0_LSB", 17, 17, "The LSB of PREDV0 division factor", nil, nil},
							{"PLLSEL", 16, 16, "PLL Clock Source Selection", nil, nil},
							{"ADCPSC_1_0", 15, 14, "ADC clock prescaler selection", nil, nil},
							{"APB2PSC", 13, 11, "APB2 prescaler selection", nil, nil},
							{"APB1PSC", 10, 8, "APB1 prescaler selection", nil, nil},
							{"AHBPSC", 7, 4, "AHB prescaler selection", nil, nil},
							{"SCSS", 3, 2, "System clock switch status", nil, nil},
							{"SCS", 1, 0, "System clock switch", nil, nil},
						},
					},
					{
						Name:   "INT",
						Offset: 0x8,
						Size:   32,
						Descr:  "Clock interrupt register (RCU_INT)",
						Fields: []soc.Field{
							{"CKMIC", 23, 23, "HXTAL Clock Stuck Interrupt Clear", nil, nil},
							{"PLL2STBIC", 22, 22, "PLL2 stabilization Interrupt Clear", nil, nil},
							{"PLL1STBIC", 21, 21, "PLL1 stabilization Interrupt Clear", nil, nil},
							{"PLLSTBIC", 20, 20, "PLL stabilization Interrupt Clear", nil, nil},
							{"HXTALSTBIC", 19, 19, "HXTAL Stabilization Interrupt Clear", nil, nil},
							{"IRC8MSTBIC", 18, 18, "IRC8M Stabilization Interrupt Clear", nil, nil},
							{"LXTALSTBIC", 17, 17, "LXTAL Stabilization Interrupt Clear", nil, nil},
							{"IRC40KSTBIC", 16, 16, "IRC40K Stabilization Interrupt Clear", nil, nil},
							{"PLL2STBIE", 14, 14, "PLL2 Stabilization Interrupt Enable", nil, nil},
							{"PLL1STBIE", 13, 13, "PLL1 Stabilization Interrupt Enable", nil, nil},
							{"PLLSTBIE", 12, 12, "PLL Stabilization Interrupt Enable", nil, nil},
							{"HXTALSTBIE", 11, 11, "HXTAL Stabilization Interrupt Enable", nil, nil},
							{"IRC8MSTBIE", 10, 10, "IRC8M Stabilization Interrupt Enable", nil, nil},
							{"LXTALSTBIE", 9, 9, "LXTAL Stabilization Interrupt Enable", nil, nil},
							{"IRC40KSTBIE", 8, 8, "IRC40K Stabilization interrupt enable", nil, nil},
							{"CKMIF", 7, 7, "HXTAL Clock Stuck Interrupt Flag", nil, nil},
							{"PLL2STBIF", 6, 6, "PLL2 stabilization interrupt flag", nil, nil},
							{"PLL1STBIF", 5, 5, "PLL1 stabilization interrupt flag", nil, nil},
							{"PLLSTBIF", 4, 4, "PLL stabilization interrupt flag", nil, nil},
							{"HXTALSTBIF", 3, 3, "HXTAL stabilization interrupt flag", nil, nil},
							{"IRC8MSTBIF", 2, 2, "IRC8M stabilization interrupt flag", nil, nil},
							{"LXTALSTBIF", 1, 1, "LXTAL stabilization interrupt flag", nil, nil},
							{"IRC40KSTBIF", 0, 0, "IRC40K stabilization interrupt flag", nil, nil},
						},
					},
					{
						Name:   "APB2RST",
						Offset: 0xc,
						Size:   32,
						Descr:  "APB2 reset register (RCU_APB2RST)",
						Fields: []soc.Field{
							{"USART0RST", 14, 14, "USART0 Reset", nil, nil},
							{"SPI0RST", 12, 12, "SPI0 reset", nil, nil},
							{"TIMER0RST", 11, 11, "Timer 0 reset", nil, nil},
							{"ADC1RST", 10, 10, "ADC1 reset", nil, nil},
							{"ADC0RST", 9, 9, "ADC0 reset", nil, nil},
							{"PERST", 6, 6, "GPIO port E reset", nil, nil},
							{"PDRST", 5, 5, "GPIO port D reset", nil, nil},
							{"PCRST", 4, 4, "GPIO port C reset", nil, nil},
							{"PBRST", 3, 3, "GPIO port B reset", nil, nil},
							{"PARST", 2, 2, "GPIO port A reset", nil, nil},
							{"AFRST", 0, 0, "Alternate function I/O reset", nil, nil},
						},
					},
					{
						Name:   "APB1RST",
						Offset: 0x10,
						Size:   32,
						Descr:  "APB1 reset register (RCU_APB1RST)",
						Fields: []soc.Field{
							{"DACRST", 29, 29, "DAC reset", nil, nil},
							{"PMURST", 28, 28, "Power control reset", nil, nil},
							{"BKPIRST", 27, 27, "Backup interface reset", nil, nil},
							{"CAN1RST", 26, 26, "CAN1 reset", nil, nil},
							{"CAN0RST", 25, 25, "CAN0 reset", nil, nil},
							{"I2C1RST", 22, 22, "I2C1 reset", nil, nil},
							{"I2C0RST", 21, 21, "I2C0 reset", nil, nil},
							{"UART4RST", 20, 20, "UART4 reset", nil, nil},
							{"UART3RST", 19, 19, "UART3 reset", nil, nil},
							{"USART2RST", 18, 18, "USART2 reset", nil, nil},
							{"USART1RST", 17, 17, "USART1 reset", nil, nil},
							{"SPI2RST", 15, 15, "SPI2 reset", nil, nil},
							{"SPI1RST", 14, 14, "SPI1 reset", nil, nil},
							{"WWDGTRST", 11, 11, "Window watchdog timer reset", nil, nil},
							{"TIMER6RST", 5, 5, "TIMER6 timer reset", nil, nil},
							{"TIMER5RST", 4, 4, "TIMER5 timer reset", nil, nil},
							{"TIMER4RST", 3, 3, "TIMER4 timer reset", nil, nil},
							{"TIMER3RST", 2, 2, "TIMER3 timer reset", nil, nil},
							{"TIMER2RST", 1, 1, "TIMER2 timer reset", nil, nil},
							{"TIMER1RST", 0, 0, "TIMER1 timer reset", nil, nil},
						},
					},
					{
						Name:   "AHBEN",
						Offset: 0x14,
						Size:   32,
						Descr:  "AHB enable register",
						Fields: []soc.Field{
							{"USBFSEN", 12, 12, "USBFS clock enable", nil, nil},
							{"EXMCEN", 8, 8, "EXMC clock enable", nil, nil},
							{"CRCEN", 6, 6, "CRC clock enable", nil, nil},
							{"FMCSPEN", 4, 4, "FMC clock enable when sleep mode", nil, nil},
							{"SRAMSPEN", 2, 2, "SRAM interface clock enable when sleep mode", nil, nil},
							{"DMA1EN", 1, 1, "DMA1 clock enable", nil, nil},
							{"DMA0EN", 0, 0, "DMA0 clock enable", nil, nil},
						},
					},
					{
						Name:   "APB2EN",
						Offset: 0x18,
						Size:   32,
						Descr:  "APB2 clock enable register (RCU_APB2EN)",
						Fields: []soc.Field{
							{"USART0EN", 14, 14, "USART0 clock enable", nil, nil},
							{"SPI0EN", 12, 12, "SPI0 clock enable", nil, nil},
							{"TIMER0EN", 11, 11, "TIMER0 clock enable", nil, nil},
							{"ADC1EN", 10, 10, "ADC1 clock enable", nil, nil},
							{"ADC0EN", 9, 9, "ADC0 clock enable", nil, nil},
							{"PEEN", 6, 6, "GPIO port E clock enable", nil, nil},
							{"PDEN", 5, 5, "GPIO port D clock enable", nil, nil},
							{"PCEN", 4, 4, "GPIO port C clock enable", nil, nil},
							{"PBEN", 3, 3, "GPIO port B clock enable", nil, nil},
							{"PAEN", 2, 2, "GPIO port A clock enable", nil, nil},
							{"AFEN", 0, 0, "Alternate function IO clock enable", nil, nil},
						},
					},
					{
						Name:   "APB1EN",
						Offset: 0x1c,
						Size:   32,
						Descr:  "APB1 clock enable register (RCU_APB1EN)",
						Fields: []soc.Field{
							{"DACEN", 29, 29, "DAC clock enable", nil, nil},
							{"PMUEN", 28, 28, "Power control clock enable", nil, nil},
							{"BKPIEN", 27, 27, "Backup interface clock enable", nil, nil},
							{"CAN1EN", 26, 26, "CAN1 clock enable", nil, nil},
							{"CAN0EN", 25, 25, "CAN0 clock enable", nil, nil},
							{"I2C1EN", 22, 22, "I2C1 clock enable", nil, nil},
							{"I2C0EN", 21, 21, "I2C0 clock enable", nil, nil},
							{"UART4EN", 20, 20, "UART4 clock enable", nil, nil},
							{"UART3EN", 19, 19, "UART3 clock enable", nil, nil},
							{"USART2EN", 18, 18, "USART2 clock enable", nil, nil},
							{"USART1EN", 17, 17, "USART1 clock enable", nil, nil},
							{"SPI2EN", 15, 15, "SPI2 clock enable", nil, nil},
							{"SPI1EN", 14, 14, "SPI1 clock enable", nil, nil},
							{"WWDGTEN", 11, 11, "Window watchdog timer clock enable", nil, nil},
							{"TIMER6EN", 5, 5, "TIMER6 timer clock enable", nil, nil},
							{"TIMER5EN", 4, 4, "TIMER5 timer clock enable", nil, nil},
							{"TIMER4EN", 3, 3, "TIMER4 timer clock enable", nil, nil},
							{"TIMER3EN", 2, 2, "TIMER3 timer clock enable", nil, nil},
							{"TIMER2EN", 1, 1, "TIMER2 timer clock enable", nil, nil},
							{"TIMER1EN", 0, 0, "TIMER1 timer clock enable", nil, nil},
						},
					},
					{
						Name:   "BDCTL",
						Offset: 0x20,
						Size:   32,
						Descr:  "Backup domain control register (RCU_BDCTL)",
						Fields: []soc.Field{
							{"BKPRST", 16, 16, "Backup domain reset", nil, nil},
							{"RTCEN", 15, 15, "RTC clock enable", nil, nil},
							{"RTCSRC", 9, 8, "RTC clock entry selection", nil, nil},
							{"LXTALBPS", 2, 2, "LXTAL bypass mode enable", nil, nil},
							{"LXTALSTB", 1, 1, "External low-speed oscillator stabilization", nil, nil},
							{"LXTALEN", 0, 0, "LXTAL enable", nil, nil},
						},
					},
					{
						Name:   "RSTSCK",
						Offset: 0x24,
						Size:   32,
						Descr:  "Reset source /clock register (RCU_RSTSCK)",
						Fields: []soc.Field{
							{"LPRSTF", 31, 31, "Low-power reset flag", nil, nil},
							{"WWDGTRSTF", 30, 30, "Window watchdog timer reset flag", nil, nil},
							{"FWDGTRSTF", 29, 29, "Free Watchdog timer reset flag", nil, nil},
							{"SWRSTF", 28, 28, "Software reset flag", nil, nil},
							{"PORRSTF", 27, 27, "Power reset flag", nil, nil},
							{"EPRSTF", 26, 26, "External PIN reset flag", nil, nil},
							{"RSTFC", 24, 24, "Reset flag clear", nil, nil},
							{"IRC40KSTB", 1, 1, "IRC40K stabilization", nil, nil},
							{"IRC40KEN", 0, 0, "IRC40K enable", nil, nil},
						},
					},
					{
						Name:   "AHBRST",
						Offset: 0x28,
						Size:   32,
						Descr:  "AHB reset register",
						Fields: []soc.Field{
							{"USBFSRST", 12, 12, "USBFS reset", nil, nil},
						},
					},
					{
						Name:   "CFG1",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Clock Configuration register 1",
						Fields: []soc.Field{
							{"I2S2SEL", 18, 18, "I2S2 Clock Source Selection", nil, nil},
							{"I2S1SEL", 17, 17, "I2S1 Clock Source Selection", nil, nil},
							{"PREDV0SEL", 16, 16, "PREDV0 input Clock Source Selection", nil, nil},
							{"PLL2MF", 15, 12, "The PLL2 clock multiplication factor", nil, nil},
							{"PLL1MF", 11, 8, "The PLL1 clock multiplication factor", nil, nil},
							{"PREDV1", 7, 4, "PREDV1 division factor", nil, nil},
							{"PREDV0", 3, 0, "PREDV0 division factor", nil, nil},
						},
					},
					{
						Name:   "DSV",
						Offset: 0x34,
						Size:   32,
						Descr:  "Deep sleep mode Voltage register",
						Fields: []soc.Field{
							{"DSLPVS", 1, 0, "Deep-sleep mode voltage select", nil, nil},
						},
					},
				},
			},
			{
				Name:  "FMC",
				Addr:  0x40022000,
				Size:  0x400,
				Descr: "Flash Memory Controller",
				Registers: []soc.Register{
					{
						Name:   "WS",
						Offset: 0x0,
						Size:   32,
						Descr:  "wait state counter register",
						Fields: []soc.Field{
							{"WSCNT", 2, 0, "wait state counter register", nil, nil},
						},
					},
					{
						Name:   "KEY0",
						Offset: 0x4,
						Size:   32,
						Descr:  "Unlock key register 0",
						Fields: []soc.Field{
							{"KEY", 31, 0, "FMC_CTL0 unlock key", nil, nil},
						},
					},
					{
						Name:   "OBKEY",
						Offset: 0x8,
						Size:   32,
						Descr:  "Option byte unlock key register",
						Fields: []soc.Field{
							{"OBKEY", 31, 0, "FMC_ CTL0 option byte operation unlock register", nil, nil},
						},
					},
					{
						Name:   "STAT0",
						Offset: 0xc,
						Size:   32,
						Descr:  "Status register 0",
						Fields: []soc.Field{
							{"ENDF", 5, 5, "End of operation flag bit", nil, nil},
							{"WPERR", 4, 4, "Erase/Program protection error flag bit", nil, nil},
							{"PGERR", 2, 2, "Program error flag bit", nil, nil},
							{"BUSY", 0, 0, "The flash is busy bit", nil, nil},
						},
					},
					{
						Name:   "CTL0",
						Offset: 0x10,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"ENDIE", 12, 12, "End of operation interrupt enable bit", nil, nil},
							{"ERRIE", 10, 10, "Error interrupt enable bit", nil, nil},
							{"OBWEN", 9, 9, "Option byte erase/program enable bit", nil, nil},
							{"LK", 7, 7, "FMC_CTL0 lock bit", nil, nil},
							{"START", 6, 6, "Send erase command to FMC bit", nil, nil},
							{"OBER", 5, 5, "Option bytes erase command bit", nil, nil},
							{"OBPG", 4, 4, "Option bytes program command bit", nil, nil},
							{"MER", 2, 2, "Main flash mass erase for bank0 command bit", nil, nil},
							{"PER", 1, 1, "Main flash page erase for bank0 command bit", nil, nil},
							{"PG", 0, 0, "Main flash program for bank0 command bit", nil, nil},
						},
					},
					{
						Name:   "ADDR0",
						Offset: 0x14,
						Size:   32,
						Descr:  "Address register 0",
						Fields: []soc.Field{
							{"ADDR", 31, 0, "Flash erase/program command address bits", nil, nil},
						},
					},
					{
						Name:   "OBSTAT",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Option byte status register",
						Fields: []soc.Field{
							{"DATA", 25, 10, "Store DATA[15:0] of option bytes block after system reset", nil, nil},
							{"USER", 9, 2, "Store USER of option bytes block after system reset", nil, nil},
							{"SPC", 1, 1, "Option bytes security protection code", nil, nil},
							{"OBERR", 0, 0, "Option bytes read error bit", nil, nil},
						},
					},
					{
						Name:   "WP",
						Offset: 0x20,
						Size:   32,
						Descr:  "Erase/Program Protection register",
						Fields: []soc.Field{
							{"WP", 31, 0, "Store WP[31:0] of option bytes block after system reset", nil, nil},
						},
					},
					{
						Name:   "PID",
						Offset: 0x100,
						Size:   32,
						Descr:  "Product ID register",
						Fields: []soc.Field{
							{"PID", 31, 0, "Product reserved ID code register", nil, nil},
						},
					},
				},
			},
			{
				Name:  "CRC",
				Addr:  0x40023000,
				Size:  0x400,
				Descr: "cyclic redundancy check calculation unit",
				Registers: []soc.Register{
					{
						Name:   "DATA",
						Offset: 0x0,
						Size:   32,
						Descr:  "Data register",
						Fields: []soc.Field{
							{"DATA", 31, 0, "CRC calculation result bits", nil, nil},
						},
					},
					{
						Name:   "FDATA",
						Offset: 0x4,
						Size:   32,
						Descr:  "Free data register",
						Fields: []soc.Field{
							{"FDATA", 7, 0, "Free Data Register bits", nil, nil},
						},
					},
					{
						Name:   "CTL",
						Offset: 0x8,
						Size:   32,
						Descr:  "Control register",
						Fields: []soc.Field{
							{"RST", 0, 0, "reset bit", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USBFS_GLOBAL",
				Addr:  0x50000000,
				Size:  0x400,
				Descr: "USB full speed global registers",
				Registers: []soc.Register{
					{
						Name:   "GOTGCS",
						Offset: 0x0,
						Size:   32,
						Descr:  "Global OTG control and status register (USBFS_GOTGCS)",
						Fields: []soc.Field{
							{"BSV", 19, 19, "B-session valid", nil, nil},
							{"ASV", 18, 18, "A-session valid", nil, nil},
							{"DI", 17, 17, "Debounce interval", nil, nil},
							{"IDPS", 16, 16, "ID pin status", nil, nil},
							{"DHNPEN", 11, 11, "Device HNP enabled", nil, nil},
							{"HHNPEN", 10, 10, "Host HNP enable", nil, nil},
							{"HNPREQ", 9, 9, "HNP request", nil, nil},
							{"HNPS", 8, 8, "Host success", nil, nil},
							{"SRPREQ", 1, 1, "SRP request", nil, nil},
							{"SRPS", 0, 0, "SRP success", nil, nil},
						},
					},
					{
						Name:   "GOTGINTF",
						Offset: 0x4,
						Size:   32,
						Descr:  "Global OTG interrupt flag register (USBFS_GOTGINTF)",
						Fields: []soc.Field{
							{"DF", 19, 19, "Debounce finish", nil, nil},
							{"ADTO", 18, 18, "A-device timeout", nil, nil},
							{"HNPDET", 17, 17, "Host negotiation request detected", nil, nil},
							{"HNPEND", 9, 9, "HNP end", nil, nil},
							{"SRPEND", 8, 8, "Session request success status change", nil, nil},
							{"SESEND", 2, 2, "Session end", nil, nil},
						},
					},
					{
						Name:   "GAHBCS",
						Offset: 0x8,
						Size:   32,
						Descr:  "Global AHB control and status register (USBFS_GAHBCS)",
						Fields: []soc.Field{
							{"PTXFTH", 8, 8, "Periodic Tx FIFO threshold", nil, nil},
							{"TXFTH", 7, 7, "Tx FIFO threshold", nil, nil},
							{"GINTEN", 0, 0, "Global interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GUSBCS",
						Offset: 0xc,
						Size:   32,
						Descr:  "Global USB control and status register (USBFS_GUSBCSR)",
						Fields: []soc.Field{
							{"FDM", 30, 30, "Force device mode", nil, nil},
							{"FHM", 29, 29, "Force host mode", nil, nil},
							{"UTT", 13, 10, "USB turnaround time", nil, nil},
							{"HNPCEN", 9, 9, "HNP capability enable", nil, nil},
							{"SRPCEN", 8, 8, "SRP capability enable", nil, nil},
							{"TOC", 2, 0, "Timeout calibration", nil, nil},
						},
					},
					{
						Name:   "GRSTCTL",
						Offset: 0x10,
						Size:   32,
						Descr:  "Global reset control register (USBFS_GRSTCTL)",
						Fields: []soc.Field{
							{"TXFNUM", 10, 6, "TxFIFO number", nil, nil},
							{"TXFF", 5, 5, "TxFIFO flush", nil, nil},
							{"RXFF", 4, 4, "RxFIFO flush", nil, nil},
							{"HFCRST", 2, 2, "Host frame counter reset", nil, nil},
							{"HCSRST", 1, 1, "HCLK soft reset", nil, nil},
							{"CSRST", 0, 0, "Core soft reset", nil, nil},
						},
					},
					{
						Name:   "GINTF",
						Offset: 0x14,
						Size:   32,
						Descr:  "Global interrupt flag register (USBFS_GINTF)",
						Fields: []soc.Field{
							{"WKUPIF", 31, 31, "Wakeup interrupt flag", nil, nil},
							{"SESIF", 30, 30, "Session interrupt flag", nil, nil},
							{"DISCIF", 29, 29, "Disconnect interrupt flag", nil, nil},
							{"IDPSC", 28, 28, "ID pin status change", nil, nil},
							{"PTXFEIF", 26, 26, "Periodic TxFIFO empty interrupt flag", nil, nil},
							{"HCIF", 25, 25, "Host channels interrupt flag", nil, nil},
							{"HPIF", 24, 24, "Host port interrupt flag", nil, nil},
							{"PXNCIF_ISOONCIF", 21, 21, "periodic transfer not complete interrupt flag(Host mode)/isochronous OUT transfer not complete interrupt flag(Device mode)", nil, nil},
							{"ISOINCIF", 20, 20, "Isochronous IN transfer Not Complete Interrupt Flag", nil, nil},
							{"OEPIF", 19, 19, "OUT endpoint interrupt flag", nil, nil},
							{"IEPIF", 18, 18, "IN endpoint interrupt flag", nil, nil},
							{"EOPFIF", 15, 15, "End of periodic frame interrupt flag", nil, nil},
							{"ISOOPDIF", 14, 14, "Isochronous OUT packet dropped interrupt", nil, nil},
							{"ENUMF", 13, 13, "Enumeration finished", nil, nil},
							{"RST", 12, 12, "USB reset", nil, nil},
							{"SP", 11, 11, "USB suspend", nil, nil},
							{"ESP", 10, 10, "Early suspend", nil, nil},
							{"GONAK", 7, 7, "Global OUT NAK effective", nil, nil},
							{"GNPINAK", 6, 6, "Global Non-Periodic IN NAK effective", nil, nil},
							{"NPTXFEIF", 5, 5, "Non-periodic TxFIFO empty interrupt flag", nil, nil},
							{"RXFNEIF", 4, 4, "RxFIFO non-empty interrupt flag", nil, nil},
							{"SOF", 3, 3, "Start of frame", nil, nil},
							{"OTGIF", 2, 2, "OTG interrupt flag", nil, nil},
							{"MFIF", 1, 1, "Mode fault interrupt flag", nil, nil},
							{"COPM", 0, 0, "Current operation mode", nil, nil},
						},
					},
					{
						Name:   "GINTEN",
						Offset: 0x18,
						Size:   32,
						Descr:  "Global interrupt enable register (USBFS_GINTEN)",
						Fields: []soc.Field{
							{"WKUPIE", 31, 31, "Wakeup interrupt enable", nil, nil},
							{"SESIE", 30, 30, "Session interrupt enable", nil, nil},
							{"DISCIE", 29, 29, "Disconnect interrupt enable", nil, nil},
							{"IDPSCIE", 28, 28, "ID pin status change interrupt enable", nil, nil},
							{"PTXFEIE", 26, 26, "Periodic TxFIFO empty interrupt enable", nil, nil},
							{"HCIE", 25, 25, "Host channels interrupt enable", nil, nil},
							{"HPIE", 24, 24, "Host port interrupt enable", nil, nil},
							{"PXNCIE_ISOONCIE", 21, 21, "periodic transfer not compelete Interrupt enable(Host mode)/isochronous OUT transfer not complete interrupt enable(Device mode)", nil, nil},
							{"ISOINCIE", 20, 20, "isochronous IN transfer not complete interrupt enable", nil, nil},
							{"OEPIE", 19, 19, "OUT endpoints interrupt enable", nil, nil},
							{"IEPIE", 18, 18, "IN endpoints interrupt enable", nil, nil},
							{"EOPFIE", 15, 15, "End of periodic frame interrupt enable", nil, nil},
							{"ISOOPDIE", 14, 14, "Isochronous OUT packet dropped interrupt enable", nil, nil},
							{"ENUMFIE", 13, 13, "Enumeration finish interrupt enable", nil, nil},
							{"RSTIE", 12, 12, "USB reset interrupt enable", nil, nil},
							{"SPIE", 11, 11, "USB suspend interrupt enable", nil, nil},
							{"ESPIE", 10, 10, "Early suspend interrupt enable", nil, nil},
							{"GONAKIE", 7, 7, "Global OUT NAK effective interrupt enable", nil, nil},
							{"GNPINAKIE", 6, 6, "Global non-periodic IN NAK effective interrupt enable", nil, nil},
							{"NPTXFEIE", 5, 5, "Non-periodic TxFIFO empty interrupt enable", nil, nil},
							{"RXFNEIE", 4, 4, "Receive FIFO non-empty interrupt enable", nil, nil},
							{"SOFIE", 3, 3, "Start of frame interrupt enable", nil, nil},
							{"OTGIE", 2, 2, "OTG interrupt enable", nil, nil},
							{"MFIE", 1, 1, "Mode fault interrupt enable", nil, nil},
						},
					},
					{
						Name:   "GRSTATR_Host",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Global Receive status read(Host mode)",
						Fields: []soc.Field{
							{"RPCKST", 20, 17, "Reivece packet status", nil, nil},
							{"DPID", 16, 15, "Data PID", nil, nil},
							{"BCOUNT", 14, 4, "Byte count", nil, nil},
							{"CNUM", 3, 0, "Channel number", nil, nil},
						},
					},
					{
						Name:   "GRSTATR_Device",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Global Receive status read(Device mode)",
						Fields: []soc.Field{
							{"RPCKST", 20, 17, "Recieve packet status", nil, nil},
							{"DPID", 16, 15, "Data PID", nil, nil},
							{"BCOUNT", 14, 4, "Byte count", nil, nil},
							{"EPNUM", 3, 0, "Endpoint number", nil, nil},
						},
					},
					{
						Name:   "GRSTATP_Host",
						Offset: 0x20,
						Size:   32,
						Descr:  "Global Receive status pop(Host mode)",
						Fields: []soc.Field{
							{"RPCKST", 20, 17, "Reivece packet status", nil, nil},
							{"DPID", 16, 15, "Data PID", nil, nil},
							{"BCOUNT", 14, 4, "Byte count", nil, nil},
							{"CNUM", 3, 0, "Channel number", nil, nil},
						},
					},
					{
						Name:   "GRSTATP_Device",
						Offset: 0x20,
						Size:   32,
						Descr:  "Global Receive status pop(Device mode)",
						Fields: []soc.Field{
							{"RPCKST", 20, 17, "Recieve packet status", nil, nil},
							{"DPID", 16, 15, "Data PID", nil, nil},
							{"BCOUNT", 14, 4, "Byte count", nil, nil},
							{"EPNUM", 3, 0, "Endpoint number", nil, nil},
						},
					},
					{
						Name:   "GRFLEN",
						Offset: 0x24,
						Size:   32,
						Descr:  "Global Receive FIFO size register (USBFS_GRFLEN)",
						Fields: []soc.Field{
							{"RXFD", 15, 0, "Rx FIFO depth", nil, nil},
						},
					},
					{
						Name:   "HNPTFLEN",
						Offset: 0x28,
						Size:   32,
						Descr:  "Host non-periodic transmit FIFO length register (Host mode)",
						Fields: []soc.Field{
							{"HNPTXFD", 31, 16, "host non-periodic TxFIFO depth", nil, nil},
							{"HNPTXRSAR", 15, 0, "host non-periodic transmit Tx RAM start address", nil, nil},
						},
					},
					{
						Name:   "DIEP0TFLEN",
						Offset: 0x28,
						Size:   32,
						Descr:  "Device IN endpoint 0 transmit FIFO length (Device mode)",
						Fields: []soc.Field{
							{"IEP0TXFD", 31, 16, "in endpoint 0 Tx FIFO depth", nil, nil},
							{"IEP0TXRSAR", 15, 0, "in endpoint 0 Tx RAM start address", nil, nil},
						},
					},
					{
						Name:   "HNPTFQSTAT",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Host non-periodic transmit FIFO/queue status register (HNPTFQSTAT)",
						Fields: []soc.Field{
							{"NPTXRQTOP", 30, 24, "Top of the non-periodic transmit request queue", nil, nil},
							{"NPTXRQS", 23, 16, "Non-periodic transmit request queue space", nil, nil},
							{"NPTXFS", 15, 0, "Non-periodic TxFIFO space", nil, nil},
						},
					},
					{
						Name:   "GCCFG",
						Offset: 0x38,
						Size:   32,
						Descr:  "Global core configuration register (USBFS_GCCFG)",
						Fields: []soc.Field{
							{"VBUSIG", 21, 21, "VBUS ignored", nil, nil},
							{"SOFOEN", 20, 20, "SOF output enable", nil, nil},
							{"VBUSBCEN", 19, 19, "The VBUS B-device Comparer enable", nil, nil},
							{"VBUSACEN", 18, 18, "The VBUS A-device Comparer enable", nil, nil},
							{"PWRON", 16, 16, "Power on", nil, nil},
						},
					},
					{
						Name:   "CID",
						Offset: 0x3c,
						Size:   32,
						Descr:  "core ID register",
						Fields: []soc.Field{
							{"CID", 31, 0, "Core ID", nil, nil},
						},
					},
					{
						Name:   "HPTFLEN",
						Offset: 0x100,
						Size:   32,
						Descr:  "Host periodic transmit FIFO length register (HPTFLEN)",
						Fields: []soc.Field{
							{"HPTXFD", 31, 16, "Host periodic TxFIFO depth", nil, nil},
							{"HPTXFSAR", 15, 0, "Host periodic TxFIFO start address", nil, nil},
						},
					},
					{
						Name:   "DIEP1TFLEN",
						Offset: 0x104,
						Size:   32,
						Descr:  "device IN endpoint transmit FIFO size register (DIEP1TFLEN)",
						Fields: []soc.Field{
							{"IEPTXFD", 31, 16, "IN endpoint TxFIFO depth", nil, nil},
							{"IEPTXRSAR", 15, 0, "IN endpoint FIFO transmit RAM start address", nil, nil},
						},
					},
					{
						Name:   "DIEP2TFLEN",
						Offset: 0x108,
						Size:   32,
						Descr:  "device IN endpoint transmit FIFO size register (DIEP2TFLEN)",
						Fields: []soc.Field{
							{"IEPTXFD", 31, 16, "IN endpoint TxFIFO depth", nil, nil},
							{"IEPTXRSAR", 15, 0, "IN endpoint FIFO transmit RAM start address", nil, nil},
						},
					},
					{
						Name:   "DIEP3TFLEN",
						Offset: 0x10c,
						Size:   32,
						Descr:  "device IN endpoint transmit FIFO size register (FS_DIEP3TXFLEN)",
						Fields: []soc.Field{
							{"IEPTXFD", 31, 16, "IN endpoint TxFIFO depth", nil, nil},
							{"IEPTXRSAR", 15, 0, "IN endpoint FIFO4 transmit RAM start address", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USBFS_HOST",
				Addr:  0x50000400,
				Size:  0x400,
				Descr: "USB on the go full speed host",
				Registers: []soc.Register{
					{
						Name:   "HCTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "host configuration register (HCTL)",
						Fields: []soc.Field{
							{"CLKSEL", 1, 0, "clock select for USB clock", nil, nil},
						},
					},
					{
						Name:   "HFT",
						Offset: 0x4,
						Size:   32,
						Descr:  "Host frame interval register",
						Fields: []soc.Field{
							{"FRI", 15, 0, "Frame interval", nil, nil},
						},
					},
					{
						Name:   "HFINFR",
						Offset: 0x8,
						Size:   32,
						Descr:  "FS host frame number/frame time remaining register (HFINFR)",
						Fields: []soc.Field{
							{"FRT", 31, 16, "Frame remaining time", nil, nil},
							{"FRNUM", 15, 0, "Frame number", nil, nil},
						},
					},
					{
						Name:   "HPTFQSTAT",
						Offset: 0x10,
						Size:   32,
						Descr:  "Host periodic transmit FIFO/queue status register (HPTFQSTAT)",
						Fields: []soc.Field{
							{"PTXREQT", 31, 24, "Top of the periodic transmit request queue", nil, nil},
							{"PTXREQS", 23, 16, "Periodic transmit request queue space available", nil, nil},
							{"PTXFS", 15, 0, "Periodic transmit data FIFO space available", nil, nil},
						},
					},
					{
						Name:   "HACHINT",
						Offset: 0x14,
						Size:   32,
						Descr:  "Host all channels interrupt register",
						Fields: []soc.Field{
							{"HACHINT", 7, 0, "Host all channel interrupts", nil, nil},
						},
					},
					{
						Name:   "HACHINTEN",
						Offset: 0x18,
						Size:   32,
						Descr:  "host all channels interrupt mask register",
						Fields: []soc.Field{
							{"CINTEN", 7, 0, "Channel interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HPCS",
						Offset: 0x40,
						Size:   32,
						Descr:  "Host port control and status register (USBFS_HPCS)",
						Fields: []soc.Field{
							{"PS", 18, 17, "Port speed", nil, nil},
							{"PP", 12, 12, "Port power", nil, nil},
							{"PLST", 11, 10, "Port line status", nil, nil},
							{"PRST", 8, 8, "Port reset", nil, nil},
							{"PSP", 7, 7, "Port suspend", nil, nil},
							{"PREM", 6, 6, "Port resume", nil, nil},
							{"PEDC", 3, 3, "Port enable/disable change", nil, nil},
							{"PE", 2, 2, "Port enable", nil, nil},
							{"PCD", 1, 1, "Port connect detected", nil, nil},
							{"PCST", 0, 0, "Port connect status", nil, nil},
						},
					},
					{
						Name:   "HCH0CTL",
						Offset: 0x100,
						Size:   32,
						Descr:  "host channel-0 characteristics register (HCH0CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH0INTF",
						Offset: 0x108,
						Size:   32,
						Descr:  "host channel-0 interrupt register (USBFS_HCHxINTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH0INTEN",
						Offset: 0x10c,
						Size:   32,
						Descr:  "host channel-0 interrupt enable register (HCH0INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH0LEN",
						Offset: 0x110,
						Size:   32,
						Descr:  "host channel-0 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH1CTL",
						Offset: 0x120,
						Size:   32,
						Descr:  "host channel-1 characteristics register (HCH1CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH1INTF",
						Offset: 0x128,
						Size:   32,
						Descr:  "host channel-1 interrupt register (HCH1INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH1INTEN",
						Offset: 0x12c,
						Size:   32,
						Descr:  "host channel-1 interrupt enable register (HCH1INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH1LEN",
						Offset: 0x130,
						Size:   32,
						Descr:  "host channel-1 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH2CTL",
						Offset: 0x140,
						Size:   32,
						Descr:  "host channel-2 characteristics register (HCH2CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH2INTF",
						Offset: 0x148,
						Size:   32,
						Descr:  "host channel-2 interrupt register (HCH2INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH2INTEN",
						Offset: 0x14c,
						Size:   32,
						Descr:  "host channel-2 interrupt enable register (HCH2INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH2LEN",
						Offset: 0x150,
						Size:   32,
						Descr:  "host channel-2 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH3CTL",
						Offset: 0x160,
						Size:   32,
						Descr:  "host channel-3 characteristics register (HCH3CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH3INTF",
						Offset: 0x168,
						Size:   32,
						Descr:  "host channel-3 interrupt register (HCH3INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH3INTEN",
						Offset: 0x16c,
						Size:   32,
						Descr:  "host channel-3 interrupt enable register (HCH3INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH3LEN",
						Offset: 0x170,
						Size:   32,
						Descr:  "host channel-3 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH4CTL",
						Offset: 0x180,
						Size:   32,
						Descr:  "host channel-4 characteristics register (HCH4CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH4INTF",
						Offset: 0x188,
						Size:   32,
						Descr:  "host channel-4 interrupt register (HCH4INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH4INTEN",
						Offset: 0x18c,
						Size:   32,
						Descr:  "host channel-4 interrupt enable register (HCH4INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH4LEN",
						Offset: 0x190,
						Size:   32,
						Descr:  "host channel-4 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH5CTL",
						Offset: 0x1a0,
						Size:   32,
						Descr:  "host channel-5 characteristics register (HCH5CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH5INTF",
						Offset: 0x1a8,
						Size:   32,
						Descr:  "host channel-5 interrupt register (HCH5INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH5INTEN",
						Offset: 0x1ac,
						Size:   32,
						Descr:  "host channel-5 interrupt enable register (HCH5INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH5LEN",
						Offset: 0x1b0,
						Size:   32,
						Descr:  "host channel-5 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH6CTL",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "host channel-6 characteristics register (HCH6CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH6INTF",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "host channel-6 interrupt register (HCH6INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH6INTEN",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "host channel-6 interrupt enable register (HCH6INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH6LEN",
						Offset: 0x1d0,
						Size:   32,
						Descr:  "host channel-6 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "HCH7CTL",
						Offset: 0x1e0,
						Size:   32,
						Descr:  "host channel-7 characteristics register (HCH7CTL)",
						Fields: []soc.Field{
							{"CEN", 31, 31, "Channel enable", nil, nil},
							{"CDIS", 30, 30, "Channel disable", nil, nil},
							{"ODDFRM", 29, 29, "Odd frame", nil, nil},
							{"DAR", 28, 22, "Device address", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"LSD", 17, 17, "Low-speed device", nil, nil},
							{"EPDIR", 15, 15, "Endpoint direction", nil, nil},
							{"EPNUM", 14, 11, "Endpoint number", nil, nil},
							{"MPL", 10, 0, "Maximum packet size", nil, nil},
						},
					},
					{
						Name:   "HCH7INTF",
						Offset: 0x1e8,
						Size:   32,
						Descr:  "host channel-7 interrupt register (HCH7INTF)",
						Fields: []soc.Field{
							{"DTER", 10, 10, "Data toggle error", nil, nil},
							{"REQOVR", 9, 9, "Request queue overrun", nil, nil},
							{"BBER", 8, 8, "Babble error", nil, nil},
							{"USBER", 7, 7, "USB bus error", nil, nil},
							{"ACK", 5, 5, "ACK response received/transmitted interrupt", nil, nil},
							{"NAK", 4, 4, "NAK response received interrupt", nil, nil},
							{"STALL", 3, 3, "STALL response received interrupt", nil, nil},
							{"CH", 1, 1, "Channel halted", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "HCH7INTEN",
						Offset: 0x1ec,
						Size:   32,
						Descr:  "host channel-7 interrupt enable register (HCH7INTEN)",
						Fields: []soc.Field{
							{"DTERIE", 10, 10, "Data toggle error interrupt enable", nil, nil},
							{"REQOVRIE", 9, 9, "request queue overrun interrupt enable", nil, nil},
							{"BBERIE", 8, 8, "Babble error interrupt enable", nil, nil},
							{"USBERIE", 7, 7, "USB bus error interrupt enable", nil, nil},
							{"ACKIE", 5, 5, "ACK interrupt enable", nil, nil},
							{"NAKIE", 4, 4, "NAK interrupt enable", nil, nil},
							{"STALLIE", 3, 3, "STALL interrupt enable", nil, nil},
							{"CHIE", 1, 1, "Channel halted interrupt enable", nil, nil},
							{"TFIE", 0, 0, "Transfer completed interrupt enable", nil, nil},
						},
					},
					{
						Name:   "HCH7LEN",
						Offset: 0x1f0,
						Size:   32,
						Descr:  "host channel-7 transfer length register",
						Fields: []soc.Field{
							{"DPID", 30, 29, "Data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USBFS_DEVICE",
				Addr:  0x50000800,
				Size:  0x400,
				Descr: "USB on the go full speed device",
				Registers: []soc.Register{
					{
						Name:   "DCFG",
						Offset: 0x0,
						Size:   32,
						Descr:  "device configuration register (DCFG)",
						Fields: []soc.Field{
							{"EOPFT", 12, 11, "end of periodic frame time", nil, nil},
							{"DAR", 10, 4, "Device address", nil, nil},
							{"NZLSOH", 2, 2, "Non-zero-length status OUT handshake", nil, nil},
							{"DS", 1, 0, "Device speed", nil, nil},
						},
					},
					{
						Name:   "DCTL",
						Offset: 0x4,
						Size:   32,
						Descr:  "device control register (DCTL)",
						Fields: []soc.Field{
							{"POIF", 11, 11, "Power-on initialization flag", nil, nil},
							{"CGONAK", 10, 10, "Clear global OUT NAK", nil, nil},
							{"SGONAK", 9, 9, "Set global OUT NAK", nil, nil},
							{"CGINAK", 8, 8, "Clear global IN NAK", nil, nil},
							{"SGINAK", 7, 7, "Set global IN NAK", nil, nil},
							{"GONS", 3, 3, "Global OUT NAK status", nil, nil},
							{"GINS", 2, 2, "Global IN NAK status", nil, nil},
							{"SD", 1, 1, "Soft disconnect", nil, nil},
							{"RWKUP", 0, 0, "Remote wakeup", nil, nil},
						},
					},
					{
						Name:   "DSTAT",
						Offset: 0x8,
						Size:   32,
						Descr:  "device status register (DSTAT)",
						Fields: []soc.Field{
							{"FNRSOF", 21, 8, "Frame number of the received SOF", nil, nil},
							{"ES", 2, 1, "Enumerated speed", nil, nil},
							{"SPST", 0, 0, "Suspend status", nil, nil},
						},
					},
					{
						Name:   "DIEPINTEN",
						Offset: 0x10,
						Size:   32,
						Descr:  "device IN endpoint common interrupt mask register (DIEPINTEN)",
						Fields: []soc.Field{
							{"IEPNEEN", 6, 6, "IN endpoint NAK effective interrupt enable", nil, nil},
							{"EPTXFUDEN", 4, 4, "Endpoint Tx FIFO underrun interrupt enable bit", nil, nil},
							{"CITOEN", 3, 3, "Control IN timeout condition interrupt enable (Non-isochronous endpoints)", nil, nil},
							{"EPDISEN", 1, 1, "Endpoint disabled interrupt enable", nil, nil},
							{"TFEN", 0, 0, "Transfer finished interrupt enable", nil, nil},
						},
					},
					{
						Name:   "DOEPINTEN",
						Offset: 0x14,
						Size:   32,
						Descr:  "device OUT endpoint common interrupt enable register (DOEPINTEN)",
						Fields: []soc.Field{
							{"BTBSTPEN", 6, 6, "Back-to-back SETUP packets interrupt enable", nil, nil},
							{"EPRXFOVREN", 4, 4, "Endpoint Rx FIFO overrun interrupt enable", nil, nil},
							{"STPFEN", 3, 3, "SETUP phase finished interrupt enable", nil, nil},
							{"EPDISEN", 1, 1, "Endpoint disabled interrupt enable", nil, nil},
							{"TFEN", 0, 0, "Transfer finished interrupt enable", nil, nil},
						},
					},
					{
						Name:   "DAEPINT",
						Offset: 0x18,
						Size:   32,
						Descr:  "device all endpoints interrupt register (DAEPINT)",
						Fields: []soc.Field{
							{"OEPITB", 19, 16, "Device all OUT endpoint interrupt bits", nil, nil},
							{"IEPITB", 3, 0, "Device all IN endpoint interrupt bits", nil, nil},
						},
					},
					{
						Name:   "DAEPINTEN",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Device all endpoints interrupt enable register (DAEPINTEN)",
						Fields: []soc.Field{
							{"OEPIE", 19, 16, "OUT endpoint interrupt enable bits", nil, nil},
							{"IEPIE", 3, 0, "IN EP interrupt interrupt enable bits", nil, nil},
						},
					},
					{
						Name:   "DVBUSDT",
						Offset: 0x28,
						Size:   32,
						Descr:  "device VBUS discharge time register",
						Fields: []soc.Field{
							{"DVBUSDT", 15, 0, "Device VBUS discharge time", nil, nil},
						},
					},
					{
						Name:   "DVBUSPT",
						Offset: 0x2c,
						Size:   32,
						Descr:  "device VBUS pulsing time register",
						Fields: []soc.Field{
							{"DVBUSPT", 11, 0, "Device VBUS pulsing time", nil, nil},
						},
					},
					{
						Name:   "DIEPFEINTEN",
						Offset: 0x34,
						Size:   32,
						Descr:  "device IN endpoint FIFO empty interrupt enable register",
						Fields: []soc.Field{
							{"IEPTXFEIE", 3, 0, "IN EP Tx FIFO empty interrupt enable bits", nil, nil},
						},
					},
					{
						Name:   "DIEP0CTL",
						Offset: 0x100,
						Size:   32,
						Descr:  "device IN endpoint 0 control register (DIEP0CTL)",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"TXFNUM", 25, 22, "TxFIFO number", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EPACT", 15, 15, "endpoint active", nil, nil},
							{"MPL", 1, 0, "Maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DIEP0INTF",
						Offset: 0x108,
						Size:   32,
						Descr:  "device endpoint-0 interrupt register",
						Fields: []soc.Field{
							{"TXFE", 7, 7, "Transmit FIFO empty", nil, nil},
							{"IEPNE", 6, 6, "IN endpoint NAK effective", nil, nil},
							{"EPTXFUD", 4, 4, "Endpoint Tx FIFO underrun", nil, nil},
							{"CITO", 3, 3, "Control in timeout interrupt", nil, nil},
							{"EPDIS", 1, 1, "Endpoint finished", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DIEP0LEN",
						Offset: 0x110,
						Size:   32,
						Descr:  "device IN endpoint-0 transfer length register",
						Fields: []soc.Field{
							{"PCNT", 20, 19, "Packet count", nil, nil},
							{"TLEN", 6, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DIEP0TFSTAT",
						Offset: 0x118,
						Size:   32,
						Descr:  "device IN endpoint 0 transmit FIFO status register",
						Fields: []soc.Field{
							{"IEPTFS", 15, 0, "IN endpoint TxFIFO space remaining", nil, nil},
						},
					},
					{
						Name:   "DIEP1CTL",
						Offset: 0x120,
						Size:   32,
						Descr:  "device in endpoint-1 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SD1PID_SODDFRM", 29, 29, "Set DATA1 PID/Set odd frame", nil, nil},
							{"SD0PID_SEVENFRM", 28, 28, "SD0PID/SEVNFRM", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"TXFNUM", 25, 22, "Tx FIFO number", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EOFRM_DPID", 16, 16, "EOFRM/DPID", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 10, 0, "maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DIEP1INTF",
						Offset: 0x128,
						Size:   32,
						Descr:  "device endpoint-1 interrupt register",
						Fields: []soc.Field{
							{"TXFE", 7, 7, "Transmit FIFO empty", nil, nil},
							{"IEPNE", 6, 6, "IN endpoint NAK effective", nil, nil},
							{"EPTXFUD", 4, 4, "Endpoint Tx FIFO underrun", nil, nil},
							{"CITO", 3, 3, "Control in timeout interrupt", nil, nil},
							{"EPDIS", 1, 1, "Endpoint finished", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DIEP1LEN",
						Offset: 0x130,
						Size:   32,
						Descr:  "device IN endpoint-1 transfer length register",
						Fields: []soc.Field{
							{"MCPF", 30, 29, "Multi packet count per frame", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DIEP1TFSTAT",
						Offset: 0x138,
						Size:   32,
						Descr:  "device IN endpoint 1 transmit FIFO status register",
						Fields: []soc.Field{
							{"IEPTFS", 15, 0, "IN endpoint TxFIFO space remaining", nil, nil},
						},
					},
					{
						Name:   "DIEP2CTL",
						Offset: 0x140,
						Size:   32,
						Descr:  "device endpoint-2 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SD1PID_SODDFRM", 29, 29, "Set DATA1 PID/Set odd frame", nil, nil},
							{"SD0PID_SEVENFRM", 28, 28, "SD0PID/SEVNFRM", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"TXFNUM", 25, 22, "Tx FIFO number", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EOFRM_DPID", 16, 16, "EOFRM/DPID", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 10, 0, "maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DIEP2INTF",
						Offset: 0x148,
						Size:   32,
						Descr:  "device endpoint-2 interrupt register",
						Fields: []soc.Field{
							{"TXFE", 7, 7, "Transmit FIFO empty", nil, nil},
							{"IEPNE", 6, 6, "IN endpoint NAK effective", nil, nil},
							{"EPTXFUD", 4, 4, "Endpoint Tx FIFO underrun", nil, nil},
							{"CITO", 3, 3, "Control in timeout interrupt", nil, nil},
							{"EPDIS", 1, 1, "Endpoint finished", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DIEP2LEN",
						Offset: 0x150,
						Size:   32,
						Descr:  "device IN endpoint-2 transfer length register",
						Fields: []soc.Field{
							{"MCPF", 30, 29, "Multi packet count per frame", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DIEP2TFSTAT",
						Offset: 0x158,
						Size:   32,
						Descr:  "device IN endpoint 2 transmit FIFO status register",
						Fields: []soc.Field{
							{"IEPTFS", 15, 0, "IN endpoint TxFIFO space remaining", nil, nil},
						},
					},
					{
						Name:   "DIEP3CTL",
						Offset: 0x160,
						Size:   32,
						Descr:  "device endpoint-3 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SD1PID_SODDFRM", 29, 29, "Set DATA1 PID/Set odd frame", nil, nil},
							{"SD0PID_SEVENFRM", 28, 28, "SD0PID/SEVNFRM", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"TXFNUM", 25, 22, "Tx FIFO number", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EOFRM_DPID", 16, 16, "EOFRM/DPID", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 10, 0, "maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DIEP3INTF",
						Offset: 0x168,
						Size:   32,
						Descr:  "device endpoint-3 interrupt register",
						Fields: []soc.Field{
							{"TXFE", 7, 7, "Transmit FIFO empty", nil, nil},
							{"IEPNE", 6, 6, "IN endpoint NAK effective", nil, nil},
							{"EPTXFUD", 4, 4, "Endpoint Tx FIFO underrun", nil, nil},
							{"CITO", 3, 3, "Control in timeout interrupt", nil, nil},
							{"EPDIS", 1, 1, "Endpoint finished", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DIEP3LEN",
						Offset: 0x170,
						Size:   32,
						Descr:  "device IN endpoint-3 transfer length register",
						Fields: []soc.Field{
							{"MCPF", 30, 29, "Multi packet count per frame", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DIEP3TFSTAT",
						Offset: 0x178,
						Size:   32,
						Descr:  "device IN endpoint 3 transmit FIFO status register",
						Fields: []soc.Field{
							{"IEPTFS", 15, 0, "IN endpoint TxFIFO space remaining", nil, nil},
						},
					},
					{
						Name:   "DOEP0CTL",
						Offset: 0x300,
						Size:   32,
						Descr:  "device endpoint-0 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"SNOOP", 20, 20, "Snoop mode", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 1, 0, "Maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DOEP0INTF",
						Offset: 0x308,
						Size:   32,
						Descr:  "device out endpoint-0 interrupt flag register",
						Fields: []soc.Field{
							{"BTBSTP", 6, 6, "Back-to-back SETUP packets", nil, nil},
							{"EPRXFOVR", 4, 4, "Endpoint Rx FIFO overrun", nil, nil},
							{"STPF", 3, 3, "Setup phase finished", nil, nil},
							{"EPDIS", 1, 1, "Endpoint disabled", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DOEP0LEN",
						Offset: 0x310,
						Size:   32,
						Descr:  "device OUT endpoint-0 transfer length register",
						Fields: []soc.Field{
							{"STPCNT", 30, 29, "SETUP packet count", nil, nil},
							{"PCNT", 19, 19, "Packet count", nil, nil},
							{"TLEN", 6, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DOEP1CTL",
						Offset: 0x320,
						Size:   32,
						Descr:  "device endpoint-1 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SD1PID_SODDFRM", 29, 29, "SD1PID/SODDFRM", nil, nil},
							{"SD0PID_SEVENFRM", 28, 28, "SD0PID/SEVENFRM", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"SNOOP", 20, 20, "Snoop mode", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EOFRM_DPID", 16, 16, "EOFRM/DPID", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 10, 0, "maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DOEP1INTF",
						Offset: 0x328,
						Size:   32,
						Descr:  "device out endpoint-1 interrupt flag register",
						Fields: []soc.Field{
							{"BTBSTP", 6, 6, "Back-to-back SETUP packets", nil, nil},
							{"EPRXFOVR", 4, 4, "Endpoint Rx FIFO overrun", nil, nil},
							{"STPF", 3, 3, "Setup phase finished", nil, nil},
							{"EPDIS", 1, 1, "Endpoint disabled", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DOEP1LEN",
						Offset: 0x330,
						Size:   32,
						Descr:  "device OUT endpoint-1 transfer length register",
						Fields: []soc.Field{
							{"STPCNT_RXDPID", 30, 29, "SETUP packet count/Received data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DOEP2CTL",
						Offset: 0x340,
						Size:   32,
						Descr:  "device endpoint-2 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SD1PID_SODDFRM", 29, 29, "SD1PID/SODDFRM", nil, nil},
							{"SD0PID_SEVENFRM", 28, 28, "SD0PID/SEVENFRM", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"SNOOP", 20, 20, "Snoop mode", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EOFRM_DPID", 16, 16, "EOFRM/DPID", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 10, 0, "maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DOEP2INTF",
						Offset: 0x348,
						Size:   32,
						Descr:  "device out endpoint-2 interrupt flag register",
						Fields: []soc.Field{
							{"BTBSTP", 6, 6, "Back-to-back SETUP packets", nil, nil},
							{"EPRXFOVR", 4, 4, "Endpoint Rx FIFO overrun", nil, nil},
							{"STPF", 3, 3, "Setup phase finished", nil, nil},
							{"EPDIS", 1, 1, "Endpoint disabled", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DOEP2LEN",
						Offset: 0x350,
						Size:   32,
						Descr:  "device OUT endpoint-2 transfer length register",
						Fields: []soc.Field{
							{"STPCNT_RXDPID", 30, 29, "SETUP packet count/Received data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
					{
						Name:   "DOEP3CTL",
						Offset: 0x360,
						Size:   32,
						Descr:  "device endpoint-3 control register",
						Fields: []soc.Field{
							{"EPEN", 31, 31, "Endpoint enable", nil, nil},
							{"EPD", 30, 30, "Endpoint disable", nil, nil},
							{"SD1PID_SODDFRM", 29, 29, "SD1PID/SODDFRM", nil, nil},
							{"SD0PID_SEVENFRM", 28, 28, "SD0PID/SEVENFRM", nil, nil},
							{"SNAK", 27, 27, "Set NAK", nil, nil},
							{"CNAK", 26, 26, "Clear NAK", nil, nil},
							{"STALL", 21, 21, "STALL handshake", nil, nil},
							{"SNOOP", 20, 20, "Snoop mode", nil, nil},
							{"EPTYPE", 19, 18, "Endpoint type", nil, nil},
							{"NAKS", 17, 17, "NAK status", nil, nil},
							{"EOFRM_DPID", 16, 16, "EOFRM/DPID", nil, nil},
							{"EPACT", 15, 15, "Endpoint active", nil, nil},
							{"MPL", 10, 0, "maximum packet length", nil, nil},
						},
					},
					{
						Name:   "DOEP3INTF",
						Offset: 0x368,
						Size:   32,
						Descr:  "device out endpoint-3 interrupt flag register",
						Fields: []soc.Field{
							{"BTBSTP", 6, 6, "Back-to-back SETUP packets", nil, nil},
							{"EPRXFOVR", 4, 4, "Endpoint Rx FIFO overrun", nil, nil},
							{"STPF", 3, 3, "Setup phase finished", nil, nil},
							{"EPDIS", 1, 1, "Endpoint disabled", nil, nil},
							{"TF", 0, 0, "Transfer finished", nil, nil},
						},
					},
					{
						Name:   "DOEP3LEN",
						Offset: 0x370,
						Size:   32,
						Descr:  "device OUT endpoint-3 transfer length register",
						Fields: []soc.Field{
							{"STPCNT_RXDPID", 30, 29, "SETUP packet count/Received data PID", nil, nil},
							{"PCNT", 28, 19, "Packet count", nil, nil},
							{"TLEN", 18, 0, "Transfer length", nil, nil},
						},
					},
				},
			},
			{
				Name:  "USBFS_PWRCLK",
				Addr:  0x50000e00,
				Size:  0x100,
				Descr: "USB on the go full speed",
				Registers: []soc.Register{
					{
						Name:   "PWRCLKCTL",
						Offset: 0x0,
						Size:   32,
						Descr:  "power and clock gating control register (PWRCLKCTL)",
						Fields: []soc.Field{
							{"SHCLK", 1, 1, "Stop HCLK", nil, nil},
							{"SUCLK", 0, 0, "Stop the USB clock", nil, nil},
						},
					},
				},
			},
			{
				Name:  "EXMC",
				Addr:  0xa0000000,
				Size:  0x1000,
				Descr: "External memory controller",
				Registers: []soc.Register{
					{
						Name:   "SNCTL0",
						Offset: 0x0,
						Size:   32,
						Descr:  "SRAM/NOR flash control register 0",
						Fields: []soc.Field{
							{"ASYNCWAIT", 15, 15, "Asynchronous wait", nil, nil},
							{"NRWTEN", 13, 13, "NWAIT signal enable", nil, nil},
							{"WREN", 12, 12, "Write enable", nil, nil},
							{"NRWTPOL", 9, 9, "NWAIT signal polarity", nil, nil},
							{"NREN", 6, 6, "NOR Flash access enable", nil, nil},
							{"NRW", 5, 4, "NOR bank memory data bus width", nil, nil},
							{"NRTP", 3, 2, "NOR bank memory type", nil, nil},
							{"NRMUX", 1, 1, "NOR bank memory address/data multiplexing", nil, nil},
							{"NRBKEN", 0, 0, "NOR bank enable", nil, nil},
						},
					},
					{
						Name:   "SNTCFG0",
						Offset: 0x4,
						Size:   32,
						Descr:  "SRAM/NOR flash timing configuration register 0",
						Fields: []soc.Field{
							{"BUSLAT", 19, 16, "Bus latency", nil, nil},
							{"DSET", 15, 8, "Data setup time", nil, nil},
							{"AHLD", 7, 4, "Address hold time", nil, nil},
							{"ASET", 3, 0, "Address setup time", nil, nil},
						},
					},
					{
						Name:   "SNCTL1",
						Offset: 0x8,
						Size:   32,
						Descr:  "SRAM/NOR flash control register 1",
						Fields: []soc.Field{
							{"ASYNCWAIT", 15, 15, "Asynchronous wait", nil, nil},
							{"NRWTEN", 13, 13, "NWAIT signal enable", nil, nil},
							{"WREN", 12, 12, "Write enable", nil, nil},
							{"NRWTPOL", 9, 9, "NWAIT signal polarity", nil, nil},
							{"NREN", 6, 6, "NOR Flash access enable", nil, nil},
							{"NRW", 5, 4, "NOR bank memory data bus width", nil, nil},
							{"NRTP", 3, 2, "NOR bank memory type", nil, nil},
							{"NRMUX", 1, 1, "NOR bank memory address/data multiplexing", nil, nil},
							{"NRBKEN", 0, 0, "NOR bank enable", nil, nil},
						},
					},
				},
			},
			{
				Name:  "ECLIC",
				Addr:  0xd2000000,
				Size:  0x10000,
				Descr: "Enhanced Core Local Interrupt Controller",
				Registers: []soc.Register{
					{
						Name:   "CLICCFG",
						Offset: 0x0,
						Size:   8,
						Descr:  "cliccfg Register",
						Fields: []soc.Field{
							{"NLBITS", 4, 1, "NLBITS", nil, nil},
						},
					},
					{
						Name:   "CLICINFO",
						Offset: 0x4,
						Size:   32,
						Descr:  "clicinfo Register",
						Fields: []soc.Field{
							{"CLICINTCTLBITS", 24, 21, "CLICINTCTLBITS", nil, nil},
							{"VERSION", 20, 13, "VERSION", nil, nil},
							{"NUM_INTERRUPT", 12, 0, "NUM_INTERRUPT", nil, nil},
						},
					},
					{
						Name:   "MTH",
						Offset: 0xb,
						Size:   8,
						Descr:  "MTH Register",
						Fields: []soc.Field{
							{"MTH", 7, 0, "MTH", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_0",
						Offset: 0x1000,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_0",
						Offset: 0x1001,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_0",
						Offset: 0x1002,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_0",
						Offset: 0x1003,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_1",
						Offset: 0x1004,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_1",
						Offset: 0x1005,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_1",
						Offset: 0x1006,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_1",
						Offset: 0x1007,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_2",
						Offset: 0x1008,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_2",
						Offset: 0x1009,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_2",
						Offset: 0x100a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_2",
						Offset: 0x100b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_3",
						Offset: 0x100c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_3",
						Offset: 0x100d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_3",
						Offset: 0x100e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_3",
						Offset: 0x100f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_4",
						Offset: 0x1010,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_4",
						Offset: 0x1011,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_4",
						Offset: 0x1012,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_4",
						Offset: 0x1013,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_5",
						Offset: 0x1014,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_5",
						Offset: 0x1015,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_5",
						Offset: 0x1016,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_5",
						Offset: 0x1017,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_6",
						Offset: 0x1018,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_6",
						Offset: 0x1019,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_6",
						Offset: 0x101a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_6",
						Offset: 0x101b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_7",
						Offset: 0x101c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_7",
						Offset: 0x101d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_7",
						Offset: 0x101e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_7",
						Offset: 0x101f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_8",
						Offset: 0x1020,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_8",
						Offset: 0x1021,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_8",
						Offset: 0x1022,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_8",
						Offset: 0x1023,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_9",
						Offset: 0x1024,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_9",
						Offset: 0x1025,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_9",
						Offset: 0x1026,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_9",
						Offset: 0x1027,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_10",
						Offset: 0x1028,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_10",
						Offset: 0x1029,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_10",
						Offset: 0x102a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_10",
						Offset: 0x102b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_11",
						Offset: 0x102c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_11",
						Offset: 0x102d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_11",
						Offset: 0x102e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_11",
						Offset: 0x102f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_12",
						Offset: 0x1030,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_12",
						Offset: 0x1031,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_12",
						Offset: 0x1032,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_12",
						Offset: 0x1033,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_13",
						Offset: 0x1034,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_13",
						Offset: 0x1035,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_13",
						Offset: 0x1036,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_13",
						Offset: 0x1037,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_14",
						Offset: 0x1038,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_14",
						Offset: 0x1039,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_14",
						Offset: 0x103a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_14",
						Offset: 0x103b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_15",
						Offset: 0x103c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_15",
						Offset: 0x103d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_15",
						Offset: 0x103e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_15",
						Offset: 0x103f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_16",
						Offset: 0x1040,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_16",
						Offset: 0x1041,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_16",
						Offset: 0x1042,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_16",
						Offset: 0x1043,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_17",
						Offset: 0x1044,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_17",
						Offset: 0x1045,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_17",
						Offset: 0x1046,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_17",
						Offset: 0x1047,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_18",
						Offset: 0x1048,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_18",
						Offset: 0x1049,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_18",
						Offset: 0x104a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_18",
						Offset: 0x104b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_19",
						Offset: 0x104c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_19",
						Offset: 0x104d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_19",
						Offset: 0x104e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_19",
						Offset: 0x104f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_20",
						Offset: 0x1050,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_20",
						Offset: 0x1051,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_20",
						Offset: 0x1052,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_20",
						Offset: 0x1053,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_21",
						Offset: 0x1054,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_21",
						Offset: 0x1055,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_21",
						Offset: 0x1056,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_21",
						Offset: 0x1057,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_22",
						Offset: 0x1058,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_22",
						Offset: 0x1059,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_22",
						Offset: 0x105a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_22",
						Offset: 0x105b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_23",
						Offset: 0x105c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_23",
						Offset: 0x105d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_23",
						Offset: 0x105e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_23",
						Offset: 0x105f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_24",
						Offset: 0x1060,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_24",
						Offset: 0x1061,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_24",
						Offset: 0x1062,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_24",
						Offset: 0x1063,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_25",
						Offset: 0x1064,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_25",
						Offset: 0x1065,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_25",
						Offset: 0x1066,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_25",
						Offset: 0x1067,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_26",
						Offset: 0x1068,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_26",
						Offset: 0x1069,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_26",
						Offset: 0x106a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_26",
						Offset: 0x106b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_27",
						Offset: 0x106c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_27",
						Offset: 0x106d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_27",
						Offset: 0x106e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_27",
						Offset: 0x106f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_28",
						Offset: 0x1070,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_28",
						Offset: 0x1071,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_28",
						Offset: 0x1072,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_28",
						Offset: 0x1073,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_29",
						Offset: 0x1074,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_29",
						Offset: 0x1075,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_29",
						Offset: 0x1076,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_29",
						Offset: 0x1077,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_30",
						Offset: 0x1078,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_30",
						Offset: 0x1079,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_30",
						Offset: 0x107a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_30",
						Offset: 0x107b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_31",
						Offset: 0x107c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_31",
						Offset: 0x107d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_31",
						Offset: 0x107e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_31",
						Offset: 0x107f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_32",
						Offset: 0x1080,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_32",
						Offset: 0x1081,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_32",
						Offset: 0x1082,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_32",
						Offset: 0x1083,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_33",
						Offset: 0x1084,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_33",
						Offset: 0x1085,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_33",
						Offset: 0x1086,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_33",
						Offset: 0x1087,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_34",
						Offset: 0x1088,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_34",
						Offset: 0x1089,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_34",
						Offset: 0x108a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_34",
						Offset: 0x108b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_35",
						Offset: 0x108c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_35",
						Offset: 0x108d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_35",
						Offset: 0x108e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_35",
						Offset: 0x108f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_36",
						Offset: 0x1090,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_36",
						Offset: 0x1091,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_36",
						Offset: 0x1092,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_36",
						Offset: 0x1093,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_37",
						Offset: 0x1094,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_37",
						Offset: 0x1095,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_37",
						Offset: 0x1096,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_37",
						Offset: 0x1097,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_38",
						Offset: 0x1098,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_38",
						Offset: 0x1099,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_38",
						Offset: 0x109a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_38",
						Offset: 0x109b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_39",
						Offset: 0x109c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_39",
						Offset: 0x109d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_39",
						Offset: 0x109e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_39",
						Offset: 0x109f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_40",
						Offset: 0x10a0,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_40",
						Offset: 0x10a1,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_40",
						Offset: 0x10a2,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_40",
						Offset: 0x10a3,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_41",
						Offset: 0x10a4,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_41",
						Offset: 0x10a5,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_41",
						Offset: 0x10a6,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_41",
						Offset: 0x10a7,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_42",
						Offset: 0x10a8,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_42",
						Offset: 0x10a9,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_42",
						Offset: 0x10aa,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_42",
						Offset: 0x10ab,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_43",
						Offset: 0x10ac,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_43",
						Offset: 0x10ad,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_43",
						Offset: 0x10ae,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_43",
						Offset: 0x10af,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_44",
						Offset: 0x10b0,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_44",
						Offset: 0x10b1,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_44",
						Offset: 0x10b2,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_44",
						Offset: 0x10b3,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_45",
						Offset: 0x10b4,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_45",
						Offset: 0x10b5,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_45",
						Offset: 0x10b6,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_45",
						Offset: 0x10b7,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_46",
						Offset: 0x10b8,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_46",
						Offset: 0x10b9,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_46",
						Offset: 0x10ba,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_46",
						Offset: 0x10bb,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_47",
						Offset: 0x10bc,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_47",
						Offset: 0x10bd,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_47",
						Offset: 0x10be,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_47",
						Offset: 0x10bf,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_48",
						Offset: 0x10c0,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_48",
						Offset: 0x10c1,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_48",
						Offset: 0x10c2,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_48",
						Offset: 0x10c3,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_49",
						Offset: 0x10c4,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_49",
						Offset: 0x10c5,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_49",
						Offset: 0x10c6,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_49",
						Offset: 0x10c7,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_50",
						Offset: 0x10c8,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_50",
						Offset: 0x10c9,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_50",
						Offset: 0x10ca,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_50",
						Offset: 0x10cb,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_51",
						Offset: 0x10cc,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_51",
						Offset: 0x10cd,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_51",
						Offset: 0x10ce,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_51",
						Offset: 0x10cf,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_52",
						Offset: 0x10d0,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_52",
						Offset: 0x10d1,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_52",
						Offset: 0x10d2,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_52",
						Offset: 0x10d3,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_53",
						Offset: 0x10d4,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_53",
						Offset: 0x10d5,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_53",
						Offset: 0x10d6,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_53",
						Offset: 0x10d7,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_54",
						Offset: 0x10d8,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_54",
						Offset: 0x10d9,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_54",
						Offset: 0x10da,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_54",
						Offset: 0x10db,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_55",
						Offset: 0x10dc,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_55",
						Offset: 0x10dd,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_55",
						Offset: 0x10de,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_55",
						Offset: 0x10df,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_56",
						Offset: 0x10e0,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_56",
						Offset: 0x10e1,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_56",
						Offset: 0x10e2,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_56",
						Offset: 0x10e3,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_57",
						Offset: 0x10e4,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_57",
						Offset: 0x10e5,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_57",
						Offset: 0x10e6,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_57",
						Offset: 0x10e7,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_58",
						Offset: 0x10e8,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_58",
						Offset: 0x10e9,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_58",
						Offset: 0x10ea,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_58",
						Offset: 0x10eb,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_59",
						Offset: 0x10ec,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_59",
						Offset: 0x10ed,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_59",
						Offset: 0x10ee,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_59",
						Offset: 0x10ef,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_60",
						Offset: 0x10f0,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_60",
						Offset: 0x10f1,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_60",
						Offset: 0x10f2,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_60",
						Offset: 0x10f3,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_61",
						Offset: 0x10f4,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_61",
						Offset: 0x10f5,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_61",
						Offset: 0x10f6,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_61",
						Offset: 0x10f7,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_62",
						Offset: 0x10f8,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_62",
						Offset: 0x10f9,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_62",
						Offset: 0x10fa,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_62",
						Offset: 0x10fb,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_63",
						Offset: 0x10fc,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_63",
						Offset: 0x10fd,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_63",
						Offset: 0x10fe,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_63",
						Offset: 0x10ff,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_64",
						Offset: 0x1100,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_64",
						Offset: 0x1101,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_64",
						Offset: 0x1102,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_64",
						Offset: 0x1103,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_65",
						Offset: 0x1104,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_65",
						Offset: 0x1105,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_65",
						Offset: 0x1106,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_65",
						Offset: 0x1107,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_66",
						Offset: 0x1108,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_66",
						Offset: 0x1109,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_66",
						Offset: 0x110a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_66",
						Offset: 0x110b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_67",
						Offset: 0x110c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_67",
						Offset: 0x110d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_67",
						Offset: 0x110e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_67",
						Offset: 0x110f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_68",
						Offset: 0x1110,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_68",
						Offset: 0x1111,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_68",
						Offset: 0x1112,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_68",
						Offset: 0x1113,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_69",
						Offset: 0x1114,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_69",
						Offset: 0x1115,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_69",
						Offset: 0x1116,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_69",
						Offset: 0x1117,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_70",
						Offset: 0x1118,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_70",
						Offset: 0x1119,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_70",
						Offset: 0x111a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_70",
						Offset: 0x111b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_71",
						Offset: 0x111c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_71",
						Offset: 0x111d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_71",
						Offset: 0x111e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_71",
						Offset: 0x111f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_72",
						Offset: 0x1120,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_72",
						Offset: 0x1121,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_72",
						Offset: 0x1122,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_72",
						Offset: 0x1123,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_73",
						Offset: 0x1124,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_73",
						Offset: 0x1125,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_73",
						Offset: 0x1126,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_73",
						Offset: 0x1127,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_74",
						Offset: 0x1128,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_74",
						Offset: 0x1129,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_74",
						Offset: 0x112a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_74",
						Offset: 0x112b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_75",
						Offset: 0x112c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_75",
						Offset: 0x112d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_75",
						Offset: 0x112e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_75",
						Offset: 0x112f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_76",
						Offset: 0x1130,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_76",
						Offset: 0x1131,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_76",
						Offset: 0x1132,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_76",
						Offset: 0x1133,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_77",
						Offset: 0x1134,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_77",
						Offset: 0x1135,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_77",
						Offset: 0x1136,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_77",
						Offset: 0x1137,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_78",
						Offset: 0x1138,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_78",
						Offset: 0x1139,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_78",
						Offset: 0x113a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_78",
						Offset: 0x113b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_79",
						Offset: 0x113c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_79",
						Offset: 0x113d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_79",
						Offset: 0x113e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_79",
						Offset: 0x113f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_80",
						Offset: 0x1140,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_80",
						Offset: 0x1141,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_80",
						Offset: 0x1142,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_80",
						Offset: 0x1143,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_81",
						Offset: 0x1144,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_81",
						Offset: 0x1145,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_81",
						Offset: 0x1146,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_81",
						Offset: 0x1147,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_82",
						Offset: 0x1148,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_82",
						Offset: 0x1149,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_82",
						Offset: 0x114a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_82",
						Offset: 0x114b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_83",
						Offset: 0x114c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_83",
						Offset: 0x114d,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_83",
						Offset: 0x114e,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_83",
						Offset: 0x114f,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_84",
						Offset: 0x1150,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_84",
						Offset: 0x1151,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_84",
						Offset: 0x1152,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_84",
						Offset: 0x1153,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_85",
						Offset: 0x1155,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_85",
						Offset: 0x1156,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_85",
						Offset: 0x1157,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_85",
						Offset: 0x1158,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
					{
						Name:   "CLICINTIE_86",
						Offset: 0x1159,
						Size:   8,
						Descr:  "clicintie Register",
						Fields: []soc.Field{
							{"IE", 0, 0, "IE", nil, nil},
						},
					},
					{
						Name:   "CLICINTATTR_86",
						Offset: 0x115a,
						Size:   8,
						Descr:  "clicintattr Register",
						Fields: []soc.Field{
							{"TRIG", 2, 1, "TRIG", nil, nil},
							{"SHV", 0, 0, "SHV", nil, nil},
						},
					},
					{
						Name:   "CLICINTCTL_86",
						Offset: 0x115b,
						Size:   8,
						Descr:  "clicintctl Register",
						Fields: []soc.Field{
							{"LEVEL_PRIORITY", 7, 0, "LEVEL_PRIORITY", nil, nil},
						},
					},
					{
						Name:   "CLICINTIP_86",
						Offset: 0x115c,
						Size:   8,
						Descr:  "clicintip Register",
						Fields: []soc.Field{
							{"IP", 0, 0, "IP", nil, nil},
						},
					},
				},
			},
			{
				Name:  "DBG",
				Addr:  0xe0042000,
				Size:  0x400,
				Descr: "Debug support",
				Registers: []soc.Register{
					{
						Name:   "ID",
						Offset: 0x0,
						Size:   32,
						Descr:  "ID code register",
						Fields: []soc.Field{
							{"ID_CODE", 31, 0, "DBG ID code register", nil, nil},
						},
					},
					{
						Name:   "CTL",
						Offset: 0x4,
						Size:   32,
						Descr:  "Control register 0",
						Fields: []soc.Field{
							{"CAN1_HOLD", 21, 21, "CAN1 hold bit", nil, nil},
							{"TIMER6_HOLD", 20, 20, "TIMER 6 hold bit", nil, nil},
							{"TIMER5_HOLD", 19, 19, "TIMER 5 hold bit", nil, nil},
							{"TIMER4_HOLD", 18, 18, "TIMER4_HOLD", nil, nil},
							{"I2C1_HOLD", 16, 16, "I2C1 hold bit", nil, nil},
							{"I2C0_HOLD", 15, 15, "I2C0 hold bit", nil, nil},
							{"CAN0_HOLD", 14, 14, "CAN0 hold bit", nil, nil},
							{"TIMER3_HOLD", 13, 13, "TIMER 23 hold bit", nil, nil},
							{"TIMER2_HOLD", 12, 12, "TIMER 2 hold bit", nil, nil},
							{"TIMER1_HOLD", 11, 11, "TIMER 1 hold bit", nil, nil},
							{"TIMER0_HOLD", 10, 10, "TIMER 0 hold bit", nil, nil},
							{"WWDGT_HOLD", 9, 9, "WWDGT hold bit", nil, nil},
							{"FWDGT_HOLD", 8, 8, "FWDGT hold bit", nil, nil},
							{"STB_HOLD", 2, 2, "Standby mode hold register", nil, nil},
							{"DSLP_HOLD", 1, 1, "Deep-sleep mode hold register", nil, nil},
							{"SLP_HOLD", 0, 0, "Sleep mode hold register", nil, nil},
						},
					},
				},
			},
		},
	}
}
