{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753321104521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753321104521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 22:38:24 2025 " "Processing started: Wed Jul 23 22:38:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753321104521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321104521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste_mips_toplevel -c teste_mips_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste_mips_toplevel -c teste_mips_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321104521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753321104776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753321104776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ULA_CTRL.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_mips_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file teste_mips_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_mips_toplevel " "Found entity 1: teste_mips_toplevel" {  } { { "teste_mips_toplevel.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste_mips_toplevel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753321110780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321110780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753321110796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "MIPS.v" "PC_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 somador_PC_4:PC_adder_inst " "Elaborating entity \"somador_PC_4\" for hierarchy \"somador_PC_4:PC_adder_inst\"" {  } { { "MIPS.v" "PC_adder_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:instruction_memory_inst " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:instruction_memory_inst\"" {  } { { "MIPS.v" "instruction_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110796 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(12) " "Net \"memoria_ROM.data_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753321110805 "|teste_mips_toplevel|MIPS:uut|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(12) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753321110805 "|teste_mips_toplevel|MIPS:uut|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(12) " "Net \"memoria_ROM.we_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753321110805 "|teste_mips_toplevel|MIPS:uut|i_mem:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:control_unit_inst " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:control_unit_inst\"" {  } { { "MIPS.v" "control_unit_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_file_inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_file_inst\"" {  } { { "MIPS.v" "reg_file_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:sign_extender_inst " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:sign_extender_inst\"" {  } { { "MIPS.v" "sign_extender_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:mux_alu_src " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:mux_alu_src\"" {  } { { "MIPS.v" "mux_alu_src" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_control_inst " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_control_inst\"" {  } { { "MIPS.v" "ula_control_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu_inst\"" {  } { { "MIPS.v" "alu_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:data_memory_inst " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:data_memory_inst\"" {  } { { "MIPS.v" "data_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shift_left_branch_inst " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shift_left_branch_inst\"" {  } { { "MIPS.v" "shift_left_branch_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321110813 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:instruction_memory_inst\|memoria_ROM " "RAM logic \"i_mem:instruction_memory_inst\|memoria_ROM\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753321111086 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753321111086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~160 " "Latch d_mem:data_memory_inst\|ram_memory~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~224 " "Latch d_mem:data_memory_inst\|ram_memory~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~128 " "Latch d_mem:data_memory_inst\|ram_memory~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~192 " "Latch d_mem:data_memory_inst\|ram_memory~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~161 " "Latch d_mem:data_memory_inst\|ram_memory~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~225 " "Latch d_mem:data_memory_inst\|ram_memory~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~129 " "Latch d_mem:data_memory_inst\|ram_memory~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~193 " "Latch d_mem:data_memory_inst\|ram_memory~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~162 " "Latch d_mem:data_memory_inst\|ram_memory~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~226 " "Latch d_mem:data_memory_inst\|ram_memory~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~130 " "Latch d_mem:data_memory_inst\|ram_memory~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~194 " "Latch d_mem:data_memory_inst\|ram_memory~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~163 " "Latch d_mem:data_memory_inst\|ram_memory~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~227 " "Latch d_mem:data_memory_inst\|ram_memory~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~131 " "Latch d_mem:data_memory_inst\|ram_memory~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~195 " "Latch d_mem:data_memory_inst\|ram_memory~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~164 " "Latch d_mem:data_memory_inst\|ram_memory~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~228 " "Latch d_mem:data_memory_inst\|ram_memory~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~132 " "Latch d_mem:data_memory_inst\|ram_memory~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~196 " "Latch d_mem:data_memory_inst\|ram_memory~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~165 " "Latch d_mem:data_memory_inst\|ram_memory~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~229 " "Latch d_mem:data_memory_inst\|ram_memory~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~133 " "Latch d_mem:data_memory_inst\|ram_memory~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~197 " "Latch d_mem:data_memory_inst\|ram_memory~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~166 " "Latch d_mem:data_memory_inst\|ram_memory~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~230 " "Latch d_mem:data_memory_inst\|ram_memory~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~134 " "Latch d_mem:data_memory_inst\|ram_memory~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~198 " "Latch d_mem:data_memory_inst\|ram_memory~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~167 " "Latch d_mem:data_memory_inst\|ram_memory~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~231 " "Latch d_mem:data_memory_inst\|ram_memory~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~135 " "Latch d_mem:data_memory_inst\|ram_memory~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~199 " "Latch d_mem:data_memory_inst\|ram_memory~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~168 " "Latch d_mem:data_memory_inst\|ram_memory~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~232 " "Latch d_mem:data_memory_inst\|ram_memory~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~136 " "Latch d_mem:data_memory_inst\|ram_memory~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~200 " "Latch d_mem:data_memory_inst\|ram_memory~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~169 " "Latch d_mem:data_memory_inst\|ram_memory~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~233 " "Latch d_mem:data_memory_inst\|ram_memory~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~137 " "Latch d_mem:data_memory_inst\|ram_memory~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~201 " "Latch d_mem:data_memory_inst\|ram_memory~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~170 " "Latch d_mem:data_memory_inst\|ram_memory~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~234 " "Latch d_mem:data_memory_inst\|ram_memory~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~138 " "Latch d_mem:data_memory_inst\|ram_memory~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~202 " "Latch d_mem:data_memory_inst\|ram_memory~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~171 " "Latch d_mem:data_memory_inst\|ram_memory~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~235 " "Latch d_mem:data_memory_inst\|ram_memory~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~139 " "Latch d_mem:data_memory_inst\|ram_memory~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111503 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~203 " "Latch d_mem:data_memory_inst\|ram_memory~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~172 " "Latch d_mem:data_memory_inst\|ram_memory~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~236 " "Latch d_mem:data_memory_inst\|ram_memory~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~140 " "Latch d_mem:data_memory_inst\|ram_memory~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~204 " "Latch d_mem:data_memory_inst\|ram_memory~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~173 " "Latch d_mem:data_memory_inst\|ram_memory~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~237 " "Latch d_mem:data_memory_inst\|ram_memory~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~141 " "Latch d_mem:data_memory_inst\|ram_memory~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~205 " "Latch d_mem:data_memory_inst\|ram_memory~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~174 " "Latch d_mem:data_memory_inst\|ram_memory~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~238 " "Latch d_mem:data_memory_inst\|ram_memory~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~142 " "Latch d_mem:data_memory_inst\|ram_memory~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~206 " "Latch d_mem:data_memory_inst\|ram_memory~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~175 " "Latch d_mem:data_memory_inst\|ram_memory~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~239 " "Latch d_mem:data_memory_inst\|ram_memory~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~143 " "Latch d_mem:data_memory_inst\|ram_memory~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~207 " "Latch d_mem:data_memory_inst\|ram_memory~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~176 " "Latch d_mem:data_memory_inst\|ram_memory~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~240 " "Latch d_mem:data_memory_inst\|ram_memory~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~144 " "Latch d_mem:data_memory_inst\|ram_memory~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~208 " "Latch d_mem:data_memory_inst\|ram_memory~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~177 " "Latch d_mem:data_memory_inst\|ram_memory~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~241 " "Latch d_mem:data_memory_inst\|ram_memory~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~145 " "Latch d_mem:data_memory_inst\|ram_memory~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~209 " "Latch d_mem:data_memory_inst\|ram_memory~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~178 " "Latch d_mem:data_memory_inst\|ram_memory~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~242 " "Latch d_mem:data_memory_inst\|ram_memory~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~146 " "Latch d_mem:data_memory_inst\|ram_memory~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~210 " "Latch d_mem:data_memory_inst\|ram_memory~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~179 " "Latch d_mem:data_memory_inst\|ram_memory~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~243 " "Latch d_mem:data_memory_inst\|ram_memory~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~147 " "Latch d_mem:data_memory_inst\|ram_memory~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~211 " "Latch d_mem:data_memory_inst\|ram_memory~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~180 " "Latch d_mem:data_memory_inst\|ram_memory~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~244 " "Latch d_mem:data_memory_inst\|ram_memory~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~148 " "Latch d_mem:data_memory_inst\|ram_memory~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~212 " "Latch d_mem:data_memory_inst\|ram_memory~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~181 " "Latch d_mem:data_memory_inst\|ram_memory~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~245 " "Latch d_mem:data_memory_inst\|ram_memory~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~149 " "Latch d_mem:data_memory_inst\|ram_memory~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~213 " "Latch d_mem:data_memory_inst\|ram_memory~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~182 " "Latch d_mem:data_memory_inst\|ram_memory~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~246 " "Latch d_mem:data_memory_inst\|ram_memory~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~150 " "Latch d_mem:data_memory_inst\|ram_memory~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~214 " "Latch d_mem:data_memory_inst\|ram_memory~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~183 " "Latch d_mem:data_memory_inst\|ram_memory~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~247 " "Latch d_mem:data_memory_inst\|ram_memory~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~151 " "Latch d_mem:data_memory_inst\|ram_memory~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~215 " "Latch d_mem:data_memory_inst\|ram_memory~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~184 " "Latch d_mem:data_memory_inst\|ram_memory~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~248 " "Latch d_mem:data_memory_inst\|ram_memory~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~152 " "Latch d_mem:data_memory_inst\|ram_memory~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~216 " "Latch d_mem:data_memory_inst\|ram_memory~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~185 " "Latch d_mem:data_memory_inst\|ram_memory~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~249 " "Latch d_mem:data_memory_inst\|ram_memory~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~153 " "Latch d_mem:data_memory_inst\|ram_memory~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~217 " "Latch d_mem:data_memory_inst\|ram_memory~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~186 " "Latch d_mem:data_memory_inst\|ram_memory~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~250 " "Latch d_mem:data_memory_inst\|ram_memory~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~154 " "Latch d_mem:data_memory_inst\|ram_memory~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~218 " "Latch d_mem:data_memory_inst\|ram_memory~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~187 " "Latch d_mem:data_memory_inst\|ram_memory~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~251 " "Latch d_mem:data_memory_inst\|ram_memory~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~155 " "Latch d_mem:data_memory_inst\|ram_memory~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~219 " "Latch d_mem:data_memory_inst\|ram_memory~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111508 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~188 " "Latch d_mem:data_memory_inst\|ram_memory~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~252 " "Latch d_mem:data_memory_inst\|ram_memory~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~156 " "Latch d_mem:data_memory_inst\|ram_memory~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~220 " "Latch d_mem:data_memory_inst\|ram_memory~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~189 " "Latch d_mem:data_memory_inst\|ram_memory~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~253 " "Latch d_mem:data_memory_inst\|ram_memory~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~157 " "Latch d_mem:data_memory_inst\|ram_memory~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~221 " "Latch d_mem:data_memory_inst\|ram_memory~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~190 " "Latch d_mem:data_memory_inst\|ram_memory~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~254 " "Latch d_mem:data_memory_inst\|ram_memory~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~158 " "Latch d_mem:data_memory_inst\|ram_memory~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~222 " "Latch d_mem:data_memory_inst\|ram_memory~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~191 " "Latch d_mem:data_memory_inst\|ram_memory~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~255 " "Latch d_mem:data_memory_inst\|ram_memory~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~159 " "Latch d_mem:data_memory_inst\|ram_memory~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~223 " "Latch d_mem:data_memory_inst\|ram_memory~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~32 " "Latch d_mem:data_memory_inst\|ram_memory~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~96 " "Latch d_mem:data_memory_inst\|ram_memory~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~0 " "Latch d_mem:data_memory_inst\|ram_memory~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~64 " "Latch d_mem:data_memory_inst\|ram_memory~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~33 " "Latch d_mem:data_memory_inst\|ram_memory~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~97 " "Latch d_mem:data_memory_inst\|ram_memory~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~1 " "Latch d_mem:data_memory_inst\|ram_memory~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~65 " "Latch d_mem:data_memory_inst\|ram_memory~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~34 " "Latch d_mem:data_memory_inst\|ram_memory~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~98 " "Latch d_mem:data_memory_inst\|ram_memory~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~2 " "Latch d_mem:data_memory_inst\|ram_memory~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~66 " "Latch d_mem:data_memory_inst\|ram_memory~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~35 " "Latch d_mem:data_memory_inst\|ram_memory~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~99 " "Latch d_mem:data_memory_inst\|ram_memory~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~3 " "Latch d_mem:data_memory_inst\|ram_memory~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~67 " "Latch d_mem:data_memory_inst\|ram_memory~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~36 " "Latch d_mem:data_memory_inst\|ram_memory~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~100 " "Latch d_mem:data_memory_inst\|ram_memory~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~4 " "Latch d_mem:data_memory_inst\|ram_memory~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~68 " "Latch d_mem:data_memory_inst\|ram_memory~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~37 " "Latch d_mem:data_memory_inst\|ram_memory~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~101 " "Latch d_mem:data_memory_inst\|ram_memory~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~5 " "Latch d_mem:data_memory_inst\|ram_memory~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~69 " "Latch d_mem:data_memory_inst\|ram_memory~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~38 " "Latch d_mem:data_memory_inst\|ram_memory~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~102 " "Latch d_mem:data_memory_inst\|ram_memory~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~6 " "Latch d_mem:data_memory_inst\|ram_memory~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~70 " "Latch d_mem:data_memory_inst\|ram_memory~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~39 " "Latch d_mem:data_memory_inst\|ram_memory~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~103 " "Latch d_mem:data_memory_inst\|ram_memory~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~7 " "Latch d_mem:data_memory_inst\|ram_memory~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~71 " "Latch d_mem:data_memory_inst\|ram_memory~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~40 " "Latch d_mem:data_memory_inst\|ram_memory~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~104 " "Latch d_mem:data_memory_inst\|ram_memory~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~8 " "Latch d_mem:data_memory_inst\|ram_memory~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~72 " "Latch d_mem:data_memory_inst\|ram_memory~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~41 " "Latch d_mem:data_memory_inst\|ram_memory~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~105 " "Latch d_mem:data_memory_inst\|ram_memory~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~9 " "Latch d_mem:data_memory_inst\|ram_memory~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~73 " "Latch d_mem:data_memory_inst\|ram_memory~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~42 " "Latch d_mem:data_memory_inst\|ram_memory~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~106 " "Latch d_mem:data_memory_inst\|ram_memory~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~10 " "Latch d_mem:data_memory_inst\|ram_memory~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~74 " "Latch d_mem:data_memory_inst\|ram_memory~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~43 " "Latch d_mem:data_memory_inst\|ram_memory~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~107 " "Latch d_mem:data_memory_inst\|ram_memory~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~11 " "Latch d_mem:data_memory_inst\|ram_memory~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~75 " "Latch d_mem:data_memory_inst\|ram_memory~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~44 " "Latch d_mem:data_memory_inst\|ram_memory~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~108 " "Latch d_mem:data_memory_inst\|ram_memory~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~12 " "Latch d_mem:data_memory_inst\|ram_memory~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~76 " "Latch d_mem:data_memory_inst\|ram_memory~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~45 " "Latch d_mem:data_memory_inst\|ram_memory~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~109 " "Latch d_mem:data_memory_inst\|ram_memory~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~13 " "Latch d_mem:data_memory_inst\|ram_memory~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~77 " "Latch d_mem:data_memory_inst\|ram_memory~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~46 " "Latch d_mem:data_memory_inst\|ram_memory~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~110 " "Latch d_mem:data_memory_inst\|ram_memory~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~14 " "Latch d_mem:data_memory_inst\|ram_memory~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~78 " "Latch d_mem:data_memory_inst\|ram_memory~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~47 " "Latch d_mem:data_memory_inst\|ram_memory~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~111 " "Latch d_mem:data_memory_inst\|ram_memory~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~15 " "Latch d_mem:data_memory_inst\|ram_memory~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~79 " "Latch d_mem:data_memory_inst\|ram_memory~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~48 " "Latch d_mem:data_memory_inst\|ram_memory~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~112 " "Latch d_mem:data_memory_inst\|ram_memory~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~16 " "Latch d_mem:data_memory_inst\|ram_memory~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~80 " "Latch d_mem:data_memory_inst\|ram_memory~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~49 " "Latch d_mem:data_memory_inst\|ram_memory~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~113 " "Latch d_mem:data_memory_inst\|ram_memory~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~17 " "Latch d_mem:data_memory_inst\|ram_memory~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~81 " "Latch d_mem:data_memory_inst\|ram_memory~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~50 " "Latch d_mem:data_memory_inst\|ram_memory~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~114 " "Latch d_mem:data_memory_inst\|ram_memory~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~18 " "Latch d_mem:data_memory_inst\|ram_memory~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~82 " "Latch d_mem:data_memory_inst\|ram_memory~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~51 " "Latch d_mem:data_memory_inst\|ram_memory~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~115 " "Latch d_mem:data_memory_inst\|ram_memory~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~19 " "Latch d_mem:data_memory_inst\|ram_memory~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~83 " "Latch d_mem:data_memory_inst\|ram_memory~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~52 " "Latch d_mem:data_memory_inst\|ram_memory~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~116 " "Latch d_mem:data_memory_inst\|ram_memory~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~20 " "Latch d_mem:data_memory_inst\|ram_memory~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~84 " "Latch d_mem:data_memory_inst\|ram_memory~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~53 " "Latch d_mem:data_memory_inst\|ram_memory~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~117 " "Latch d_mem:data_memory_inst\|ram_memory~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~21 " "Latch d_mem:data_memory_inst\|ram_memory~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~85 " "Latch d_mem:data_memory_inst\|ram_memory~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~54 " "Latch d_mem:data_memory_inst\|ram_memory~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~118 " "Latch d_mem:data_memory_inst\|ram_memory~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~22 " "Latch d_mem:data_memory_inst\|ram_memory~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~86 " "Latch d_mem:data_memory_inst\|ram_memory~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~55 " "Latch d_mem:data_memory_inst\|ram_memory~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~119 " "Latch d_mem:data_memory_inst\|ram_memory~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~23 " "Latch d_mem:data_memory_inst\|ram_memory~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~87 " "Latch d_mem:data_memory_inst\|ram_memory~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~56 " "Latch d_mem:data_memory_inst\|ram_memory~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~120 " "Latch d_mem:data_memory_inst\|ram_memory~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~24 " "Latch d_mem:data_memory_inst\|ram_memory~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~88 " "Latch d_mem:data_memory_inst\|ram_memory~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~57 " "Latch d_mem:data_memory_inst\|ram_memory~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~121 " "Latch d_mem:data_memory_inst\|ram_memory~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~25 " "Latch d_mem:data_memory_inst\|ram_memory~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~89 " "Latch d_mem:data_memory_inst\|ram_memory~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~58 " "Latch d_mem:data_memory_inst\|ram_memory~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~122 " "Latch d_mem:data_memory_inst\|ram_memory~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~26 " "Latch d_mem:data_memory_inst\|ram_memory~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~90 " "Latch d_mem:data_memory_inst\|ram_memory~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~59 " "Latch d_mem:data_memory_inst\|ram_memory~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~123 " "Latch d_mem:data_memory_inst\|ram_memory~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~27 " "Latch d_mem:data_memory_inst\|ram_memory~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~91 " "Latch d_mem:data_memory_inst\|ram_memory~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~60 " "Latch d_mem:data_memory_inst\|ram_memory~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~124 " "Latch d_mem:data_memory_inst\|ram_memory~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~28 " "Latch d_mem:data_memory_inst\|ram_memory~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~92 " "Latch d_mem:data_memory_inst\|ram_memory~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~61 " "Latch d_mem:data_memory_inst\|ram_memory~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~125 " "Latch d_mem:data_memory_inst\|ram_memory~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~29 " "Latch d_mem:data_memory_inst\|ram_memory~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~93 " "Latch d_mem:data_memory_inst\|ram_memory~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~62 " "Latch d_mem:data_memory_inst\|ram_memory~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~126 " "Latch d_mem:data_memory_inst\|ram_memory~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~30 " "Latch d_mem:data_memory_inst\|ram_memory~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~94 " "Latch d_mem:data_memory_inst\|ram_memory~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~63 " "Latch d_mem:data_memory_inst\|ram_memory~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~127 " "Latch d_mem:data_memory_inst\|ram_memory~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~31 " "Latch d_mem:data_memory_inst\|ram_memory~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:data_memory_inst\|ram_memory~95 " "Latch d_mem:data_memory_inst\|ram_memory~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_inst\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_inst\|PC\[6\]" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753321111511 ""}  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753321111511 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "current_PC\[0\] GND " "Pin \"current_PC\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753321112042 "|MIPS|current_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_PC\[1\] GND " "Pin \"current_PC\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753321112042 "|MIPS|current_PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753321112042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753321112159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753321113319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753321113319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1906 " "Implemented 1906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753321113402 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753321113402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1808 " "Implemented 1808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753321113402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753321113402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 519 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 519 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753321113435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 22:38:33 2025 " "Processing ended: Wed Jul 23 22:38:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753321113435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753321113435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753321113435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753321113435 ""}
