$date
	Sat Jun 03 19:37:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! rst $end
$var wire 32 " writedataR [31:0] $end
$var wire 3 # tipo [2:0] $end
$var wire 5 $ rs2 [4:0] $end
$var wire 5 % rs1 [4:0] $end
$var wire 1 & regiwrite $end
$var wire 32 ' reg9 [31:0] $end
$var wire 32 ( reg8 [31:0] $end
$var wire 32 ) reg7 [31:0] $end
$var wire 32 * reg6 [31:0] $end
$var wire 32 + reg5 [31:0] $end
$var wire 32 , reg4 [31:0] $end
$var wire 32 - reg31 [31:0] $end
$var wire 32 . reg30 [31:0] $end
$var wire 32 / reg3 [31:0] $end
$var wire 32 0 reg29 [31:0] $end
$var wire 32 1 reg28 [31:0] $end
$var wire 32 2 reg27 [31:0] $end
$var wire 32 3 reg26 [31:0] $end
$var wire 32 4 reg25 [31:0] $end
$var wire 32 5 reg24 [31:0] $end
$var wire 32 6 reg23 [31:0] $end
$var wire 32 7 reg22 [31:0] $end
$var wire 32 8 reg21 [31:0] $end
$var wire 32 9 reg20 [31:0] $end
$var wire 32 : reg2 [31:0] $end
$var wire 32 ; reg19 [31:0] $end
$var wire 32 < reg18 [31:0] $end
$var wire 32 = reg17 [31:0] $end
$var wire 32 > reg16 [31:0] $end
$var wire 32 ? reg15 [31:0] $end
$var wire 32 @ reg14 [31:0] $end
$var wire 32 A reg13 [31:0] $end
$var wire 32 B reg12 [31:0] $end
$var wire 32 C reg11 [31:0] $end
$var wire 32 D reg10 [31:0] $end
$var wire 32 E reg1 [31:0] $end
$var wire 32 F reg0 [31:0] $end
$var wire 32 G reddataM [31:0] $end
$var wire 32 H readdata2R [31:0] $end
$var wire 32 I readdata1R [31:0] $end
$var wire 5 J rd [4:0] $end
$var wire 1 K pcsrc $end
$var wire 7 L opcode [6:0] $end
$var wire 1 M negativo $end
$var wire 1 N memwrite $end
$var wire 1 O memtoreg $end
$var wire 1 P memread $end
$var wire 32 Q mem9 [31:0] $end
$var wire 32 R mem8 [31:0] $end
$var wire 32 S mem7 [31:0] $end
$var wire 32 T mem6 [31:0] $end
$var wire 32 U mem5 [31:0] $end
$var wire 32 V mem4 [31:0] $end
$var wire 32 W mem31 [31:0] $end
$var wire 32 X mem30 [31:0] $end
$var wire 32 Y mem3 [31:0] $end
$var wire 32 Z mem29 [31:0] $end
$var wire 32 [ mem28 [31:0] $end
$var wire 32 \ mem27 [31:0] $end
$var wire 32 ] mem26 [31:0] $end
$var wire 32 ^ mem25 [31:0] $end
$var wire 32 _ mem24 [31:0] $end
$var wire 32 ` mem23 [31:0] $end
$var wire 32 a mem22 [31:0] $end
$var wire 32 b mem21 [31:0] $end
$var wire 32 c mem20 [31:0] $end
$var wire 32 d mem2 [31:0] $end
$var wire 32 e mem19 [31:0] $end
$var wire 32 f mem18 [31:0] $end
$var wire 32 g mem17 [31:0] $end
$var wire 32 h mem16 [31:0] $end
$var wire 32 i mem15 [31:0] $end
$var wire 32 j mem14 [31:0] $end
$var wire 32 k mem13 [31:0] $end
$var wire 32 l mem12 [31:0] $end
$var wire 32 m mem11 [31:0] $end
$var wire 32 n mem10 [31:0] $end
$var wire 32 o mem1 [31:0] $end
$var wire 32 p mem0 [31:0] $end
$var wire 32 q instrucao [31:0] $end
$var wire 12 r immediate [11:0] $end
$var wire 7 s funct7 [6:0] $end
$var wire 3 t funct3 [2:0] $end
$var wire 1 u clk $end
$var wire 1 v branch $end
$var wire 1 w alusrc $end
$var wire 32 x aluresult2 [31:0] $end
$var wire 1 y aluresult1 $end
$var wire 4 z alucontrol [3:0] $end
$var wire 32 { PC [31:0] $end
$var parameter 4 | AUX1 $end
$var parameter 4 } AUX2 $end
$var parameter 4 ~ AUX3 $end
$var parameter 4 !" AUX4 $end
$var parameter 4 "" EX $end
$var parameter 4 #" FIM $end
$var parameter 4 $" ID $end
$var parameter 4 %" IF $end
$var parameter 4 &" MEM $end
$var parameter 4 '" SUMPC $end
$var parameter 4 (" WB $end
$var reg 4 )" estado [3:0] $end
$scope module alu $end
$var wire 4 *" estado [3:0] $end
$var wire 1 K pcsrc $end
$var wire 32 +" readdata2R [31:0] $end
$var wire 32 ," readdata1R [31:0] $end
$var wire 1 M negativo $end
$var wire 12 -" immediate [11:0] $end
$var wire 1 u clk $end
$var wire 1 v branch $end
$var wire 1 w alusrc $end
$var wire 4 ." alucontrol [3:0] $end
$var reg 1 y aluresult1 $end
$var reg 32 /" aluresult2 [31:0] $end
$upscope $end
$scope module clock $end
$var reg 1 u clk $end
$upscope $end
$scope module decodificacao $end
$var wire 1 u clk $end
$var wire 4 0" estado [3:0] $end
$var wire 32 1" instrucao [31:0] $end
$var reg 3 2" funct3 [2:0] $end
$var reg 7 3" funct7 [6:0] $end
$var reg 12 4" immediate [11:0] $end
$var reg 1 M negativo $end
$var reg 7 5" opcode [6:0] $end
$var reg 5 6" rd [4:0] $end
$var reg 5 7" rs1 [4:0] $end
$var reg 5 8" rs2 [4:0] $end
$var reg 3 9" tipo [2:0] $end
$upscope $end
$scope module lerinstrucao $end
$var wire 1 u clk $end
$var wire 4 :" estado [3:0] $end
$var wire 32 ;" PC [31:0] $end
$var reg 32 <" instrucao [31:0] $end
$upscope $end
$scope module memoria $end
$var wire 32 =" aluresult2 [31:0] $end
$var wire 1 u clk $end
$var wire 4 >" estado [3:0] $end
$var wire 12 ?" immediate [11:0] $end
$var wire 32 @" readdata2R [31:0] $end
$var wire 1 N memwrite $end
$var wire 1 P memread $end
$var reg 32 A" mem0 [31:0] $end
$var reg 32 B" mem1 [31:0] $end
$var reg 32 C" mem10 [31:0] $end
$var reg 32 D" mem11 [31:0] $end
$var reg 32 E" mem12 [31:0] $end
$var reg 32 F" mem13 [31:0] $end
$var reg 32 G" mem14 [31:0] $end
$var reg 32 H" mem15 [31:0] $end
$var reg 32 I" mem16 [31:0] $end
$var reg 32 J" mem17 [31:0] $end
$var reg 32 K" mem18 [31:0] $end
$var reg 32 L" mem19 [31:0] $end
$var reg 32 M" mem2 [31:0] $end
$var reg 32 N" mem20 [31:0] $end
$var reg 32 O" mem21 [31:0] $end
$var reg 32 P" mem22 [31:0] $end
$var reg 32 Q" mem23 [31:0] $end
$var reg 32 R" mem24 [31:0] $end
$var reg 32 S" mem25 [31:0] $end
$var reg 32 T" mem26 [31:0] $end
$var reg 32 U" mem27 [31:0] $end
$var reg 32 V" mem28 [31:0] $end
$var reg 32 W" mem29 [31:0] $end
$var reg 32 X" mem3 [31:0] $end
$var reg 32 Y" mem30 [31:0] $end
$var reg 32 Z" mem31 [31:0] $end
$var reg 32 [" mem4 [31:0] $end
$var reg 32 \" mem5 [31:0] $end
$var reg 32 ]" mem6 [31:0] $end
$var reg 32 ^" mem7 [31:0] $end
$var reg 32 _" mem8 [31:0] $end
$var reg 32 `" mem9 [31:0] $end
$var reg 32 a" reddataM [31:0] $end
$var reg 32 b" writedataR [31:0] $end
$upscope $end
$scope module registradores $end
$var wire 1 u clk $end
$var wire 4 c" estado [3:0] $end
$var wire 5 d" rd [4:0] $end
$var wire 32 e" readdata1R [31:0] $end
$var wire 32 f" readdata2R [31:0] $end
$var wire 32 g" reddataM [31:0] $end
$var wire 5 h" rs1 [4:0] $end
$var wire 5 i" rs2 [4:0] $end
$var wire 32 j" writedataR [31:0] $end
$var wire 1 & regiwrite $end
$var wire 1 O memtoreg $end
$var reg 32 k" reg0 [31:0] $end
$var reg 32 l" reg1 [31:0] $end
$var reg 32 m" reg10 [31:0] $end
$var reg 32 n" reg11 [31:0] $end
$var reg 32 o" reg12 [31:0] $end
$var reg 32 p" reg13 [31:0] $end
$var reg 32 q" reg14 [31:0] $end
$var reg 32 r" reg15 [31:0] $end
$var reg 32 s" reg16 [31:0] $end
$var reg 32 t" reg17 [31:0] $end
$var reg 32 u" reg18 [31:0] $end
$var reg 32 v" reg19 [31:0] $end
$var reg 32 w" reg2 [31:0] $end
$var reg 32 x" reg20 [31:0] $end
$var reg 32 y" reg21 [31:0] $end
$var reg 32 z" reg22 [31:0] $end
$var reg 32 {" reg23 [31:0] $end
$var reg 32 |" reg24 [31:0] $end
$var reg 32 }" reg25 [31:0] $end
$var reg 32 ~" reg26 [31:0] $end
$var reg 32 !# reg27 [31:0] $end
$var reg 32 "# reg28 [31:0] $end
$var reg 32 ## reg29 [31:0] $end
$var reg 32 $# reg3 [31:0] $end
$var reg 32 %# reg30 [31:0] $end
$var reg 32 &# reg31 [31:0] $end
$var reg 32 '# reg4 [31:0] $end
$var reg 32 (# reg5 [31:0] $end
$var reg 32 )# reg6 [31:0] $end
$var reg 32 *# reg7 [31:0] $end
$var reg 32 +# reg8 [31:0] $end
$var reg 32 ,# reg9 [31:0] $end
$upscope $end
$scope module sinaisdecontrole $end
$var wire 1 u clk $end
$var wire 4 -# estado [3:0] $end
$var wire 3 .# funct3 [2:0] $end
$var wire 7 /# funct7 [6:0] $end
$var wire 3 0# tipo [2:0] $end
$var reg 4 1# alucontrol [3:0] $end
$var reg 2 2# aluop [1:0] $end
$var reg 1 w alusrc $end
$var reg 1 v branch $end
$var reg 1 P memread $end
$var reg 1 O memtoreg $end
$var reg 1 N memwrite $end
$var reg 1 & regiwrite $end
$upscope $end
$scope module somapc $end
$var wire 1 u clk $end
$var wire 4 3# estado [3:0] $end
$var wire 12 4# immediate [11:0] $end
$var wire 1 M negativo $end
$var wire 1 K pcsrc $end
$var reg 32 5# PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 ("
b1000 '"
b11 &"
b0 %"
b1 $"
b1001 #"
b10 ""
b111 !"
b110 ~
b1111 }
b101 |
$end
#0
$dumpvars
b0 5#
bx 4#
b0 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
b0 c"
bx b"
bx a"
b0 `"
b0 _"
b1 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b111 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b1 B"
b11 A"
bx @"
bx ?"
b0 >"
bx ="
bx <"
b0 ;"
b0 :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
b0 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
b0 *"
b0 )"
b0 {
bx z
xy
bx x
xw
xv
0u
bx t
bx s
bx r
bx q
b11 p
b1 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b111 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b1 S
b0 R
b0 Q
xP
xO
xN
xM
bx L
xK
bx J
bx I
bx H
bx G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
x&
bx %
bx $
bx #
bx "
z!
$end
#1
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b10100111000001110010011 q
b10100111000001110010011 1"
b10100111000001110010011 <"
1u
#3
0u
#5
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b1 #
b1 9"
b1 0#
0M
b101 r
b101 -"
b101 4"
b101 ?"
b101 4#
b0 t
b0 2"
b0 .#
b0 I
b0 ,"
b0 e"
b111 %
b111 7"
b111 h"
b111 J
b111 6"
b111 d"
1u
#7
0u
#9
0K
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
1w
0O
0v
b11 z
b11 ."
b11 1#
1u
#11
0u
#13
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
0y
b101 x
b101 /"
b101 ="
1u
#15
0u
#17
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
0P
0N
1&
1u
#19
0u
#21
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
b101 "
b101 b"
b101 j"
1u
#23
0u
#25
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#27
0u
#29
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
b101 I
b101 ,"
b101 e"
1u
#31
0u
#33
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
b101 )
b101 *#
1u
#35
0u
#37
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b1 {
b1 ;"
b1 5#
1u
#39
0u
#41
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111111111100111000001110010011 q
b11111111111100111000001110010011 1"
b11111111111100111000001110010011 <"
1u
#43
0u
#45
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
1M
b1 r
b1 -"
b1 4"
b1 ?"
b1 4#
1u
#47
0u
#49
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
xP
xN
x&
1u
#51
0u
#53
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
b100 x
b100 /"
b100 ="
1u
#55
0u
#57
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
0P
0N
1&
1u
#59
0u
#61
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
b100 "
b100 b"
b100 j"
1u
#63
0u
#65
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#67
0u
#69
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
b100 I
b100 ,"
b100 e"
1u
#71
0u
#73
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
b100 )
b100 *#
1u
#75
0u
#77
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b10 {
b10 ;"
b10 5#
1u
#79
0u
#81
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111110000000111001111011100011 q
b11111110000000111001111011100011 1"
b11111110000000111001111011100011 <"
1u
#83
0u
#85
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b110 #
b110 9"
b110 0#
b1 t
b1 2"
b1 .#
b0 H
b0 +"
b0 @"
b0 f"
b0 $
b0 8"
b0 i"
b100 r
b100 -"
b100 4"
b100 ?"
b100 4#
1u
#87
0u
#89
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
1v
b110 z
b110 ."
b110 1#
xP
xN
x&
1u
#91
0u
#93
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
1u
#95
0u
#97
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
b1111 z
b1111 ."
b1111 1#
0P
0N
0&
1u
#99
0u
#101
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
1u
#103
0u
#105
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#107
0u
#109
1K
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
1y
1u
#111
0u
#113
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
1u
#115
0u
#117
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b1 {
b1 ;"
b1 5#
1u
#119
0u
#121
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111111111100111000001110010011 q
b11111111111100111000001110010011 1"
b11111111111100111000001110010011 <"
1u
#123
0u
#125
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b1 #
b1 9"
b1 0#
b1 r
b1 -"
b1 4"
b1 ?"
b1 4#
b0 t
b0 2"
b0 .#
1u
#127
0u
#129
0K
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
0v
b11 z
b11 ."
b11 1#
xP
xN
x&
1u
#131
0u
#133
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
0y
b11 x
b11 /"
b11 ="
1u
#135
0u
#137
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
0P
0N
1&
1u
#139
0u
#141
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
b11 "
b11 b"
b11 j"
1u
#143
0u
#145
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#147
0u
#149
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
b11 I
b11 ,"
b11 e"
1u
#151
0u
#153
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
b11 )
b11 *#
1u
#155
0u
#157
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b10 {
b10 ;"
b10 5#
1u
#159
0u
#161
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111110000000111001111011100011 q
b11111110000000111001111011100011 1"
b11111110000000111001111011100011 <"
1u
#163
0u
#165
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b110 #
b110 9"
b110 0#
b1 t
b1 2"
b1 .#
b100 r
b100 -"
b100 4"
b100 ?"
b100 4#
1u
#167
0u
#169
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
1v
b110 z
b110 ."
b110 1#
xP
xN
x&
1u
#171
0u
#173
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
1u
#175
0u
#177
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
b1111 z
b1111 ."
b1111 1#
0P
0N
0&
1u
#179
0u
#181
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
1u
#183
0u
#185
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#187
0u
#189
1K
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
1y
1u
#191
0u
#193
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
1u
#195
0u
#197
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b1 {
b1 ;"
b1 5#
1u
#199
0u
#201
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111111111100111000001110010011 q
b11111111111100111000001110010011 1"
b11111111111100111000001110010011 <"
1u
#203
0u
#205
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b1 #
b1 9"
b1 0#
b1 r
b1 -"
b1 4"
b1 ?"
b1 4#
b0 t
b0 2"
b0 .#
1u
#207
0u
#209
0K
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
0v
b11 z
b11 ."
b11 1#
xP
xN
x&
1u
#211
0u
#213
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
0y
b10 x
b10 /"
b10 ="
1u
#215
0u
#217
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
0P
0N
1&
1u
#219
0u
#221
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
b10 "
b10 b"
b10 j"
1u
#223
0u
#225
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#227
0u
#229
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
b10 I
b10 ,"
b10 e"
1u
#231
0u
#233
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
b10 )
b10 *#
1u
#235
0u
#237
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b10 {
b10 ;"
b10 5#
1u
#239
0u
#241
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111110000000111001111011100011 q
b11111110000000111001111011100011 1"
b11111110000000111001111011100011 <"
1u
#243
0u
#245
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b110 #
b110 9"
b110 0#
b1 t
b1 2"
b1 .#
b100 r
b100 -"
b100 4"
b100 ?"
b100 4#
1u
#247
0u
#249
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
1v
b110 z
b110 ."
b110 1#
xP
xN
x&
1u
#251
0u
#253
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
1u
#255
0u
#257
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
b1111 z
b1111 ."
b1111 1#
0P
0N
0&
1u
#259
0u
#261
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
1u
#263
0u
#265
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#267
0u
#269
1K
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
1y
1u
#271
0u
#273
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
1u
#275
0u
#277
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b1 {
b1 ;"
b1 5#
1u
#279
0u
#281
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111111111100111000001110010011 q
b11111111111100111000001110010011 1"
b11111111111100111000001110010011 <"
1u
#283
0u
#285
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b1 #
b1 9"
b1 0#
b1 r
b1 -"
b1 4"
b1 ?"
b1 4#
b0 t
b0 2"
b0 .#
1u
#287
0u
#289
0K
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
0v
b11 z
b11 ."
b11 1#
xP
xN
x&
1u
#291
0u
#293
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
0y
b1 x
b1 /"
b1 ="
1u
#295
0u
#297
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
0P
0N
1&
1u
#299
0u
#301
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
b1 "
b1 b"
b1 j"
1u
#303
0u
#305
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#307
0u
#309
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
b1 I
b1 ,"
b1 e"
1u
#311
0u
#313
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
b1 )
b1 *#
1u
#315
0u
#317
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b10 {
b10 ;"
b10 5#
1u
#319
0u
#321
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111110000000111001111011100011 q
b11111110000000111001111011100011 1"
b11111110000000111001111011100011 <"
1u
#323
0u
#325
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b110 #
b110 9"
b110 0#
b1 t
b1 2"
b1 .#
b100 r
b100 -"
b100 4"
b100 ?"
b100 4#
1u
#327
0u
#329
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
1v
b110 z
b110 ."
b110 1#
xP
xN
x&
1u
#331
0u
#333
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
1u
#335
0u
#337
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
b1111 z
b1111 ."
b1111 1#
0P
0N
0&
1u
#339
0u
#341
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
1u
#343
0u
#345
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#347
0u
#349
1K
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
1y
1u
#351
0u
#353
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
1u
#355
0u
#357
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b1 {
b1 ;"
b1 5#
1u
#359
0u
#361
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111111111100111000001110010011 q
b11111111111100111000001110010011 1"
b11111111111100111000001110010011 <"
1u
#363
0u
#365
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b1 #
b1 9"
b1 0#
b1 r
b1 -"
b1 4"
b1 ?"
b1 4#
b0 t
b0 2"
b0 .#
1u
#367
0u
#369
0K
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
0v
b11 z
b11 ."
b11 1#
xP
xN
x&
1u
#371
0u
#373
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
0y
b0 x
b0 /"
b0 ="
1u
#375
0u
#377
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
0P
0N
1&
1u
#379
0u
#381
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
b0 "
b0 b"
b0 j"
1u
#383
0u
#385
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#387
0u
#389
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
b0 I
b0 ,"
b0 e"
1u
#391
0u
#393
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
b0 )
b0 *#
1u
#395
0u
#397
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b10 {
b10 ;"
b10 5#
1u
#399
0u
#401
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b11111110000000111001111011100011 q
b11111110000000111001111011100011 1"
b11111110000000111001111011100011 <"
1u
#403
0u
#405
b10 )"
b10 *"
b10 0"
b10 :"
b10 >"
b10 c"
b10 -#
b10 3#
b110 #
b110 9"
b110 0#
b1 t
b1 2"
b1 .#
b100 r
b100 -"
b100 4"
b100 ?"
b100 4#
1u
#407
0u
#409
b101 )"
b101 *"
b101 0"
b101 :"
b101 >"
b101 c"
b101 -#
b101 3#
1v
b110 z
b110 ."
b110 1#
xP
xN
x&
1u
#411
0u
#413
1K
b1111 )"
b1111 *"
b1111 0"
b1111 :"
b1111 >"
b1111 c"
b1111 -#
b1111 3#
1y
1u
#415
0u
#417
b11 )"
b11 *"
b11 0"
b11 :"
b11 >"
b11 c"
b11 -#
b11 3#
b1111 z
b1111 ."
b1111 1#
0P
0N
0&
1u
#419
0u
#421
b100 )"
b100 *"
b100 0"
b100 :"
b100 >"
b100 c"
b100 -#
b100 3#
1u
#423
0u
#425
b110 )"
b110 *"
b110 0"
b110 :"
b110 >"
b110 c"
b110 -#
b110 3#
1u
#427
0u
#429
0K
b111 )"
b111 *"
b111 0"
b111 :"
b111 >"
b111 c"
b111 -#
b111 3#
0y
1u
#431
0u
#433
b1000 )"
b1000 *"
b1000 0"
b1000 :"
b1000 >"
b1000 c"
b1000 -#
b1000 3#
1u
#435
0u
#437
b0 )"
b0 *"
b0 0"
b0 :"
b0 >"
b0 c"
b0 -#
b0 3#
b11 {
b11 ;"
b11 5#
1u
#439
0u
#441
b1 )"
b1 *"
b1 0"
b1 :"
b1 >"
b1 c"
b1 -#
b1 3#
b0 q
b0 1"
b0 <"
1u
#443
0u
#445
b1001 )"
b1001 *"
b1001 0"
b1001 :"
b1001 >"
b1001 c"
b1001 -#
b1001 3#
b0 #
b0 9"
b0 0#
0M
b0 r
b0 -"
b0 4"
b0 ?"
b0 4#
b0 t
b0 2"
b0 .#
b0 %
b0 7"
b0 h"
b0 J
b0 6"
b0 d"
1u
#447
0u
#449
1u
