[{"DBLP title": "Improving Energy Efficiency of Coarse-Grain Reconfigurable Arrays Through Modulo Schedule Compression/Decompression.", "DBLP authors": ["Hochan Lee", "Mansureh S. Moghaddam", "Dongkwan Suh", "Bernhard Egger"], "year": 2018, "MAG papers": [{"PaperId": 2789501424, "PaperTitle": "improving energy efficiency of coarse grain reconfigurable arrays through modulo schedule compression decompression", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["samsung", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "SynchroTrace: Synchronization-Aware Architecture-Agnostic Traces for Lightweight Multicore Simulation of CMP and HPC Workloads.", "DBLP authors": ["Karthik Sangaiah", "Michael Lui", "Radhika Jagtap", "Stephan Diestelhorst", "Siddharth Nilakantan", "Ankit More", "Baris Taskin", "Mark Hempstead"], "year": 2018, "MAG papers": [{"PaperId": 2793449904, "PaperTitle": "synchrotrace synchronization aware architecture agnostic traces for lightweight multicore simulation of cmp and hpc workloads", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "tufts university", "drexel university", "nvidia", "drexel university", null, "intel", "drexel university"]}], "source": "ES"}, {"DBLP title": "Efficient and Scalable Graph Parallel Processing With Symbolic Execution.", "DBLP authors": ["Long Zheng", "Xiaofei Liao", "Hai Jin"], "year": 2018, "MAG papers": [{"PaperId": 2793508496, "PaperTitle": "efficient and scalable graph parallel processing with symbolic execution", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "DiagSim: Systematically Diagnosing Simulators for Healthy Simulations.", "DBLP authors": ["Jae-Eon Jo", "Gyu-hyeon Lee", "Hanhwi Jang", "Jaewon Lee", "Mohammadamin Ajdari", "Jangwoo Kim"], "year": 2018, "MAG papers": [{"PaperId": 2791289333, "PaperTitle": "diagsim systematically diagnosing simulators for healthy simulations", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "seoul national university", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "A Case for a More Effective, Power-Efficient Turbo Boosting.", "DBLP authors": ["Sushant Kondguli", "Michael Huang"], "year": 2018, "MAG papers": [{"PaperId": 2791692693, "PaperTitle": "a case for a more effective power efficient turbo boosting", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Enabling SIMT Execution Model on Homogeneous Multi-Core System.", "DBLP authors": ["Kuan-Chung Chen", "Chung-Ho Chen"], "year": 2018, "MAG papers": [{"PaperId": 2794160862, "PaperTitle": "enabling simt execution model on homogeneous multi core system", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "SIMPO: A Scalable In-Memory Persistent Object Framework Using NVRAM for Reliable Big Data Computing.", "DBLP authors": ["Mingzhe Zhang", "King Tin Lam", "Xin Yao", "Cho-Li Wang"], "year": 2018, "MAG papers": [{"PaperId": 2790090124, "PaperTitle": "simpo a scalable in memory persistent object framework using nvram for reliable big data computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Extending Moore's Law via Computationally Error-Tolerant Computing.", "DBLP authors": ["Bobin Deng", "Sriseshan Srikanth", "Eric R. Hein", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "year": 2018, "MAG papers": [{"PaperId": 2792850741, "PaperTitle": "extending moore s law via computationally error tolerant computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "sandia national laboratories", "sandia national laboratories", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "sandia national laboratories"]}], "source": "ES"}, {"DBLP title": "Improving Parallelism in Hardware Transactional Memory.", "DBLP authors": ["Dave Dice", "Maurice Herlihy", "Alex Kogan"], "year": 2018, "MAG papers": [{"PaperId": 2792782933, "PaperTitle": "improving parallelism in hardware transactional memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["brown university", "oracle corporation", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Benzene: An Energy-Efficient Distributed Hybrid Cache Architecture for Manycore Systems.", "DBLP authors": ["Namhyung Kim", "Junwhan Ahn", "Kiyoung Choi", "Daniel Sanchez", "Donghoon Yoo", "Soojung Ryu"], "year": 2018, "MAG papers": [{"PaperId": 2790582756, "PaperTitle": "benzene an energy efficient distributed hybrid cache architecture for manycore systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["samsung", "seoul national university", "massachusetts institute of technology", "seoul national university", "samsung", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Performance Optimization of the HPCG Benchmark on the Sunway TaihuLight Supercomputer.", "DBLP authors": ["Yulong Ao", "Chao Yang", "Fangfang Liu", "Wanwang Yin", "Lijuan Jiang", "Qiao Sun"], "year": 2018, "MAG papers": [{"PaperId": 2794424798, "PaperTitle": "performance optimization of the hpcg benchmark on the sunway taihulight supercomputer", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", null, "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels.", "DBLP authors": ["Saeed Rashidi", "Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2792868738, "PaperTitle": "improving mlc pcm performance through relaxed write and read for intermediate resistance levels", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Optimizing Convolutional Neural Networks on the Sunway TaihuLight Supercomputer.", "DBLP authors": ["Wenlai Zhao", "Haohuan Fu", "Jiarui Fang", "Weijie Zheng", "Lin Gan", "Guangwen Yang"], "year": 2018, "MAG papers": [{"PaperId": 2790601347, "PaperTitle": "optimizing convolutional neural networks on the sunway taihulight supercomputer", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Energy-Performance Considerations for Data Offloading to FPGA-Based Accelerators Over PCIe.", "DBLP authors": ["Dimitrios Mbakoyiannis", "Othon Tomoutzoglou", "George Kornaros"], "year": 2018, "MAG papers": [{"PaperId": 2789687162, "PaperTitle": "energy performance considerations for data offloading to fpga based accelerators over pcie", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technological educational institute of crete", "technological educational institute of crete", "technological educational institute of crete"]}], "source": "ES"}, {"DBLP title": "GPU Performance vs. Thread-Level Parallelism: Scalability Analysis and a Novel Way to Improve TLP.", "DBLP authors": ["Zhen Lin", "Michael Mantor", "Huiyang Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2791833900, "PaperTitle": "gpu performance vs thread level parallelism scalability analysis and a novel way to improve tlp", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["north carolina state university", "advanced micro devices", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Visual Program Manipulation in the Polyhedral Model.", "DBLP authors": ["Oleksandr Zinenko", "St\u00e9phane Huot", "C\u00e9dric Bastoul"], "year": 2018, "MAG papers": [{"PaperId": 2792716933, "PaperTitle": "visual program manipulation in the polyhedral model", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of strasbourg", null, "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "ReveNAND: A Fast-Drift-Aware Resilient 3D NAND Flash Design.", "DBLP authors": ["Mustafa Shihab", "Jie Zhang", "Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2018, "MAG papers": [{"PaperId": 2800250775, "PaperTitle": "revenand a fast drift aware resilient 3d nand flash design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "university of texas at dallas", "pennsylvania state university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Managing Heterogeneous Datacenters with Tokens.", "DBLP authors": ["Seyed Majid Zahedi", "Songchun Fan", "Benjamin C. Lee"], "year": 2018, "MAG papers": [{"PaperId": 2803251212, "PaperTitle": "managing heterogeneous datacenters with tokens", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Elastic Places: An Adaptive Resource Manager for Scalable and Portable Performance.", "DBLP authors": ["Miquel Peric\u00e0s"], "year": 2018, "MAG papers": [{"PaperId": 2801090658, "PaperTitle": "elastic places an adaptive resource manager for scalable and portable performance", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Cross-Layer Memory Management to Improve DRAM Energy Efficiency.", "DBLP authors": ["Matthew Benjamin Olson", "Joseph T. Teague", "Divyani Rao", "Michael R. Jantz", "Kshitij A. Doshi", "Prasad A. Kulkarni"], "year": 2018, "MAG papers": [{"PaperId": 2802330870, "PaperTitle": "cross layer memory management to improve dram energy efficiency", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of kansas", "university of tennessee", "university of tennessee", "university of tennessee", "intel", "university of tennessee"]}], "source": "ES"}, {"DBLP title": "DarkCache: Energy-Performance Optimization of Tiled Multi-Cores by Adaptively Power-Gating LLC Banks.", "DBLP authors": ["Davide Zoni", "Luca Colombo", "William Fornaciari"], "year": 2018, "MAG papers": [{"PaperId": 2802133576, "PaperTitle": "darkcache energy performance optimization of tiled multi cores by adaptively power gating llc banks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Predictable Thread Coarsening.", "DBLP authors": ["Nicolai Stawinoga", "Tony Field"], "year": 2018, "MAG papers": [{"PaperId": 2808709390, "PaperTitle": "predictable thread coarsening", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "NUMA-Caffe: NUMA-Aware Deep Learning Neural Networks.", "DBLP authors": ["Probir Roy", "Shuaiwen Leon Song", "Sriram Krishnamoorthy", "Abhinav Vishnu", "Dipanjan Sengupta", "Xu Liu"], "year": 2018, "MAG papers": [{"PaperId": 2808072032, "PaperTitle": "numa caffe numa aware deep learning neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["college of william mary", "college of william mary", "college of william mary", "college of william mary", "los angeles mission college", "college of william mary"]}], "source": "ES"}, {"DBLP title": "DDRNoC: Dual Data-Rate Network-on-Chip.", "DBLP authors": ["Ahsen Ejaz", "Vassilios Papaefstathiou", "Ioannis Sourdis"], "year": 2018, "MAG papers": [{"PaperId": 2750938214, "PaperTitle": "ddrnoc dual data rate network on chip", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Extreme-Scale High-Order WENO Simulations of 3-D Detonation Wave with 10 Million Cores.", "DBLP authors": ["Ying Cai", "Yulong Ao", "Chao Yang", "Wenjing Ma", "Haitao Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2808318845, "PaperTitle": "extreme scale high order weno simulations of 3 d detonation wave with 10 million cores", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["peking university", "chinese academy of sciences", "peking university", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "QuMan: Profile-based Improvement of Cluster Utilization.", "DBLP authors": ["Yannis Sfakianakis", "Christos Kozanitis", "Christos Kozyrakis", "Angelos Bilas"], "year": 2018, "MAG papers": [{"PaperId": 2889265917, "PaperTitle": "quman profile based improvement of cluster utilization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["foundation for research technology hellas", "stanford university", "foundation for research technology hellas", "foundation for research technology hellas"]}], "source": "ES"}, {"DBLP title": "LAPPS: Locality-Aware Productive Prefetching Support for PGAS.", "DBLP authors": ["Engin Kayraklioglu", "Michael P. Ferguson", "Tarek A. El-Ghazawi"], "year": 2018, "MAG papers": [{"PaperId": 2888871693, "PaperTitle": "lapps locality aware productive prefetching support for pgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["george washington university", "cray", "george washington university"]}], "source": "ES"}, {"DBLP title": "BestSF: A Sparse Meta-Format for Optimizing SpMV on GPU.", "DBLP authors": ["Akrem Benatia", "Weixing Ji", "Yizhuo Wang", "Feng Shi"], "year": 2018, "MAG papers": [{"PaperId": 2891818448, "PaperTitle": "bestsf a sparse meta format for optimizing spmv on gpu", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["beijing institute of technology", "beijing institute of technology", "beijing institute of technology", "beijing institute of technology"]}], "source": "ES"}, {"DBLP title": "An Alternative TAGE-like Conditional Branch Predictor.", "DBLP authors": ["Pierre Michaud"], "year": 2018, "MAG papers": [{"PaperId": 2806279293, "PaperTitle": "an alternative tage like conditional branch predictor", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of rennes"]}], "source": "ES"}, {"DBLP title": "Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.", "DBLP authors": ["James Garland", "David Gregg"], "year": 2018, "MAG papers": [{"PaperId": 2785320757, "PaperTitle": "low complexity multiply accumulate units for convolutional neural networks with weight sharing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["trinity college", "trinity college"]}], "source": "ES"}, {"DBLP title": "CODA: Enabling Co-location of Computation and Data for Multiple GPU Systems.", "DBLP authors": ["Hyojong Kim", "Ramyad Hadidi", "Lifeng Nai", "Hyesoon Kim", "Nuwan Jayasena", "Yasuko Eckert", "Onur Kayiran", "Gabriel H. Loh"], "year": 2018, "MAG papers": [{"PaperId": 2891485887, "PaperTitle": "coda enabling co location of computation and data for multiple gpu systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["advanced micro devices", "advanced micro devices", "georgia institute of technology", "advanced micro devices", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Global Dead-Block Management for Task-Parallel Programs.", "DBLP authors": ["Madhavan Manivannan", "Miquel Peric\u00e0s", "Vassilis Papaefstathiou", "Per Stenstr\u00f6m"], "year": 2018, "MAG papers": [{"PaperId": 2892217358, "PaperTitle": "global dead block management for task parallel programs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "High-Performance Generalized Tensor Operations: A Compiler-Oriented Approach.", "DBLP authors": ["Roman Gareev", "Tobias Grosser", "Michael Kruse"], "year": 2018, "MAG papers": [{"PaperId": 2891477368, "PaperTitle": "high performance generalized tensor operations a compiler oriented approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ural federal university", "ecole normale superieure", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Cluster Programming using the OpenMP Accelerator Model.", "DBLP authors": ["Herv\u00e9 Yviquel", "Lauro Cruz", "Guido Araujo"], "year": 2018, "MAG papers": [{"PaperId": 2889187474, "PaperTitle": "cluster programming using the openmp accelerator model", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["state university of campinas", "state university of campinas", "state university of campinas"]}], "source": "ES"}, {"DBLP title": "Block Cooperation: Advancing Lifetime of Resistive Memories by Increasing Utilization of Error Correcting Codes.", "DBLP authors": ["Mohammad Khavari Tavana", "Amir Kavyan Ziabari", "David R. Kaeli"], "year": 2018, "MAG papers": [{"PaperId": 2889258022, "PaperTitle": "block cooperation advancing lifetime of resistive memories by increasing utilization of error correcting codes", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Layer-Centric Memory Reuse and Data Migration for Extreme-Scale Deep Learning on Many-Core Architectures.", "DBLP authors": ["Hai Jin", "Bo Liu", "Wenbin Jiang", "Yang Ma", "Xuanhua Shi", "Bingsheng He", "Shaofeng Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2891993230, "PaperTitle": "layer centric memory reuse and data migration for extreme scale deep learning on many core architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Software-Directed Techniques for Improved GPU Register File Utilization.", "DBLP authors": ["Dani Voitsechov", "Arslan Zulfiqar", "Mark Stephenson", "Mark Gebhart", "Stephen W. Keckler"], "year": 2018, "MAG papers": [{"PaperId": 2892817096, "PaperTitle": "software directed techniques for improved gpu register file utilization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nvidia", "technion israel institute of technology", "nvidia", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "On-GPU Thread-Data Remapping for Branch Divergence Reduction.", "DBLP authors": ["Huanxin Lin", "Cho-Li Wang", "Hongyuan Liu"], "year": 2018, "MAG papers": [{"PaperId": 2895519740, "PaperTitle": "on gpu thread data remapping for branch divergence reduction", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong"]}], "source": "ES"}]