{"vcs1":{"timestamp_begin":1682946180.828511615, "rt":1.59, "ut":0.55, "st":0.23}}
{"vcselab":{"timestamp_begin":1682946182.512033988, "rt":1.22, "ut":0.32, "st":0.07}}
{"link":{"timestamp_begin":1682946183.808822185, "rt":0.67, "ut":0.35, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682946180.158107121}
{"VCS_COMP_START_TIME": 1682946180.158107121}
{"VCS_COMP_END_TIME": 1682946186.137454901}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 348912}}
{"stitch_vcselab": {"peak_mem": 222280}}
