$date
	Fri Jun  2 12:21:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " ta $end
$var reg 1 # tb $end
$var reg 1 $ tc $end
$var reg 1 % td $end
$var reg 2 & tsel [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
1"
1!
$end
#10
1#
0"
b1 &
#20
1$
0#
b10 &
#30
1%
0$
b11 &
#40
