Analysis & Synthesis report for vga_test
Fri Jul 21 10:45:46 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated
 15. Source assignments for vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated
 16. Source assignments for vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated
 17. Source assignments for vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated
 18. Source assignments for vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated
 19. Source assignments for vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated
 20. Parameter Settings for User Entity Instance: vga_control:vga_control
 21. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: vga_drive:vga_drive
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod1
 31. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod2
 32. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod3
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "vga_control:vga_control|freq_rom:U12"
 35. Port Connectivity Checks: "vga_control:vga_control|phrase_rom:U11"
 36. Port Connectivity Checks: "vga_control:vga_control|rom_phase:U10"
 37. Port Connectivity Checks: "vga_control:vga_control|rom_freq:U6"
 38. Port Connectivity Checks: "vga_control:vga_control|rom_title:U5"
 39. Port Connectivity Checks: "vga_control:vga_control"
 40. SignalTap II Logic Analyzer Settings
 41. Elapsed Time Per Partition
 42. Connections to In-System Debugging Instance "auto_signaltap_0"
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul 21 10:45:46 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; vga_test                                    ;
; Top-level Entity Name           ; vga_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1645                                        ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 257,536                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_top            ; vga_test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+---------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+---------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; display_rom.v                                     ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA/Pro/display_rom.v                                    ;         ;
; ../RTL/vga_top.v                                  ; yes             ; User Verilog HDL File                  ; E:/DE1-SOC/class16-VGA/RTL/vga_top.v                                        ;         ;
; ../RTL/vga_control.v                              ; yes             ; User Verilog HDL File                  ; E:/DE1-SOC/class16-VGA/RTL/vga_control.v                                    ;         ;
; ../RTL/vga_drive.v                                ; yes             ; User Verilog HDL File                  ; E:/DE1-SOC/class16-VGA/RTL/vga_drive.v                                      ;         ;
; number.mif                                        ; yes             ; User Memory Initialization File        ; E:/DE1-SOC/class16-VGA/Pro/number.mif                                       ;         ;
; rom_title.v                                       ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA/Pro/rom_title.v                                      ;         ;
; rom_phase.v                                       ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA/Pro/rom_phase.v                                      ;         ;
; phrase_rom.v                                      ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA/Pro/phrase_rom.v                                     ;         ;
; freq_rom.v                                        ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA/Pro/freq_rom.v                                       ;         ;
; rom_freq.v                                        ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA/Pro/rom_freq.v                                       ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal131.inc                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_vog1.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_vog1.tdf                           ;         ;
; title_word.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA/Pro/title_word.mif                                   ;         ;
; db/altsyncram_rkg1.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_rkg1.tdf                           ;         ;
; born_freq.mif                                     ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA/Pro/born_freq.mif                                    ;         ;
; db/altsyncram_g9g1.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_g9g1.tdf                           ;         ;
; db/altsyncram_5ng1.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_5ng1.tdf                           ;         ;
; born_phrase.mif                                   ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA/Pro/born_phrase.mif                                  ;         ;
; db/altsyncram_l6g1.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_l6g1.tdf                           ;         ;
; phrase.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA/Pro/phrase.mif                                       ;         ;
; db/altsyncram_00g1.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_00g1.tdf                           ;         ;
; freq.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA/Pro/freq.mif                                         ;         ;
; sld_signaltap.vhd                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                            ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                               ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                      ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                            ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_0884.tdf                            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_0884.tdf                           ;         ;
; altdpram.tdf                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_dlc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/mux_dlc.tdf                                   ;         ;
; lpm_decode.tdf                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_vnf.tdf                                 ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/decode_vnf.tdf                                ;         ;
; lpm_counter.tdf                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_a9i.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cntr_a9i.tdf                                  ;         ;
; db/cmpr_f9c.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cmpr_f9c.tdf                                  ;         ;
; db/cntr_22j.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cntr_22j.tdf                                  ;         ;
; db/cntr_09i.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cntr_09i.tdf                                  ;         ;
; db/cmpr_d9c.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cmpr_d9c.tdf                                  ;         ;
; db/cntr_kri.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cntr_kri.tdf                                  ;         ;
; db/cmpr_99c.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/cmpr_99c.tdf                                  ;         ;
; sld_rom_sr.vhd                                    ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                       ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                  ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_j3m.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/lpm_divide_j3m.tdf                            ;         ;
; db/sign_div_unsign_mlh.tdf                        ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/sign_div_unsign_mlh.tdf                       ;         ;
; db/alt_u_div_ive.tdf                              ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/alt_u_div_ive.tdf                             ;         ;
; db/lpm_divide_f3m.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/lpm_divide_f3m.tdf                            ;         ;
; db/sign_div_unsign_ilh.tdf                        ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/sign_div_unsign_ilh.tdf                       ;         ;
; db/alt_u_div_ave.tdf                              ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/alt_u_div_ave.tdf                             ;         ;
; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_r6g1.tdf ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA/Pro/db/altsyncram_r6g1.tdf                           ;         ;
+---------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1087      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1259      ;
;     -- 7 input functions                    ; 18        ;
;     -- 6 input functions                    ; 231       ;
;     -- 5 input functions                    ; 257       ;
;     -- 4 input functions                    ; 167       ;
;     -- <=3 input functions                  ; 586       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1645      ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 257536    ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1273      ;
; Total fan-out                               ; 14454     ;
; Average fan-out                             ; 4.41      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_top                                                                                                ; 1259 (1)          ; 1645 (0)     ; 257536            ; 0          ; 31   ; 0            ; |vga_top                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 92 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 91 (59)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 340 (1)           ; 1479 (188)   ; 192512            ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 339 (0)           ; 1291 (0)     ; 192512            ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 339 (67)          ; 1291 (458)   ; 192512            ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 192512            ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_0884:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 192512            ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0884:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 78 (78)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 115 (1)           ; 486 (1)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 94 (0)            ; 470 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 282 (282)    ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 94 (0)            ; 188 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 20 (20)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 42 (10)           ; 164 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_a9i:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_a9i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_22j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 14 (14)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |vga_control:vga_control|                                                                            ; 750 (520)         ; 53 (53)      ; 65024             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control                                                                                                                                                                                                                                                                                                              ; work         ;
;       |display_rom:U7|                                                                                  ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|display_rom:U7                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_g9g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated                                                                                                                                                                                                                                ; work         ;
;       |freq_rom:U12|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|freq_rom:U12                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_00g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated                                                                                                                                                                                                                                  ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 65 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_ive:divider|                                                                  ; 65 (65)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod1|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 67 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_ive:divider|                                                                  ; 67 (67)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod3|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod3|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                              ; work         ;
;       |phrase_rom:U11|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|phrase_rom:U11                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_l6g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated                                                                                                                                                                                                                                ; work         ;
;       |rom_freq:U6|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U6                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_rkg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |rom_phase:U10|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_phase:U10                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_5ng1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;       |rom_title:U5|                                                                                    ; 0 (0)             ; 0 (0)        ; 15872             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 15872             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_vog1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 15872             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated                                                                                                                                                                                                                                  ; work         ;
;    |vga_drive:vga_drive|                                                                                ; 76 (76)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_drive:vga_drive                                                                                                                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 94           ; 2048         ; 94           ; 192512 ; None              ;
; vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384  ; number.mif        ;
; vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; Freq.mif          ;
; vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; phrase.mif        ;
; vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; ../born_freq.mif  ;
; vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; born_phrase.mif   ;
; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 256          ; 64           ; --           ; --           ; 16384  ; ../title_word.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_title:U5   ; E:/DE1-SOC/class16-VGA/Pro/rom_title.v   ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_freq:U6    ; E:/DE1-SOC/class16-VGA/Pro/rom_freq.v    ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|display_rom:U7 ; E:/DE1-SOC/class16-VGA/Pro/display_rom.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_phase:U10  ; E:/DE1-SOC/class16-VGA/Pro/rom_phase.v   ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|phrase_rom:U11 ; E:/DE1-SOC/class16-VGA/Pro/phrase_rom.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|freq_rom:U12   ; E:/DE1-SOC/class16-VGA/Pro/freq_rom.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; vga_control:vga_control|r[4,7]         ; Stuck at GND due to stuck port data_in   ;
; vga_control:vga_control|g[0..4]        ; Merged with vga_control:vga_control|b[0] ;
; vga_control:vga_control|b[1..3,5,6]    ; Merged with vga_control:vga_control|b[0] ;
; vga_control:vga_control|g[5,6]         ; Merged with vga_control:vga_control|g[7] ;
; vga_control:vga_control|b[4,7]         ; Merged with vga_control:vga_control|g[7] ;
; vga_control:vga_control|r[1..3,5,6]    ; Merged with vga_control:vga_control|r[0] ;
; Total Number of Removed Registers = 21 ;                                          ;
+----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1645  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 232   ;
; Number of registers using Asynchronous Clear ; 620   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 658   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga_top|vga_drive:vga_drive|vs_count[1]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add5[0]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add5[5]                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add6[4]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add6[7]                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add3[0]                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 0 LEs                ; 25 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add4[0]                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 0 LEs                ; 25 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add2[0]                                                                       ;
; 57:1               ; 7 bits    ; 266 LEs       ; 56 LEs               ; 210 LEs                ; Yes        ; |vga_top|vga_control:vga_control|add[5]                                                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux7                                                                          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux8                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux5                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux21                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux27                                                                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux7                                                                          ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux14                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; F1             ; 104857 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 64                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../title_word.mif    ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_vog1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../born_freq.mif     ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_rkg1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; number.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g9g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; born_phrase.mif      ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_5ng1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; phrase.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_l6g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; Freq.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_00g1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_drive:vga_drive ;
+----------------+-------------+-----------------------------------+
; Parameter Name ; Value       ; Type                              ;
+----------------+-------------+-----------------------------------+
; H_END          ; 10000100000 ; Unsigned Binary                   ;
; HA             ; 00001010000 ; Unsigned Binary                   ;
; HB             ; 00010100000 ; Unsigned Binary                   ;
; HC             ; 01100100000 ; Unsigned Binary                   ;
; HD             ; 00000010000 ; Unsigned Binary                   ;
; V_END          ; 01001110001 ; Unsigned Binary                   ;
; VO             ; 00000000011 ; Unsigned Binary                   ;
; VP             ; 00000010101 ; Unsigned Binary                   ;
; VQ             ; 01001011000 ; Unsigned Binary                   ;
; VR             ; 00000000001 ; Unsigned Binary                   ;
; bmp_one_a1     ; 00000000000 ; Unsigned Binary                   ;
; bmp_one_a2     ; 01100100000 ; Unsigned Binary                   ;
; bmp_one_b1     ; 00000000000 ; Unsigned Binary                   ;
; bmp_one_b2     ; 01001011000 ; Unsigned Binary                   ;
+----------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 94                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 94                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 32467                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 55583                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 307                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                      ;
; Entity Instance                           ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 64                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 16                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|freq_rom:U12"                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|phrase_rom:U11"                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_phase:U10"                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_freq:U6"                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_title:U5"                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (62 bits) it drives; bit(s) "q[63..62]" have no fanouts                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control"                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; born_pinlv ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; born_phase ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pinlv      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phrase     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 94                  ; 94               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                             ;
+---------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------+---------+
; Name                                              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                           ; Details ;
+---------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------+---------+
; clk                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                         ; N/A     ;
; vga_control:vga_control|RGB[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[10]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[11]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[12]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[13]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[14]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[15]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[16]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[16]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[17]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[17]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[18]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[18]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[19]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[19]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[20]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                         ; N/A     ;
; vga_control:vga_control|RGB[20]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                         ; N/A     ;
; vga_control:vga_control|RGB[21]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[21]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[22]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[22]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|r[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[23]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                         ; N/A     ;
; vga_control:vga_control|RGB[23]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                         ; N/A     ;
; vga_control:vga_control|RGB[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|g[7]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|RGB[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|b[0]                                                                                ; N/A     ;
; vga_control:vga_control|add[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[0]                                                                              ; N/A     ;
; vga_control:vga_control|add[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[0]                                                                              ; N/A     ;
; vga_control:vga_control|add[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[1]                                                                              ; N/A     ;
; vga_control:vga_control|add[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[1]                                                                              ; N/A     ;
; vga_control:vga_control|add[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[2]                                                                              ; N/A     ;
; vga_control:vga_control|add[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[2]                                                                              ; N/A     ;
; vga_control:vga_control|add[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[3]                                                                              ; N/A     ;
; vga_control:vga_control|add[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[3]                                                                              ; N/A     ;
; vga_control:vga_control|add[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[4]                                                                              ; N/A     ;
; vga_control:vga_control|add[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[4]                                                                              ; N/A     ;
; vga_control:vga_control|add[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[5]                                                                              ; N/A     ;
; vga_control:vga_control|add[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[5]                                                                              ; N/A     ;
; vga_control:vga_control|add[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[6]                                                                              ; N/A     ;
; vga_control:vga_control|add[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[6]                                                                              ; N/A     ;
; vga_control:vga_control|add[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[7]                                                                              ; N/A     ;
; vga_control:vga_control|add[7]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[7]                                                                              ; N/A     ;
; vga_control:vga_control|add[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[8]                                                                              ; N/A     ;
; vga_control:vga_control|add[8]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[8]                                                                              ; N/A     ;
; vga_control:vga_control|add[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[9]                                                                              ; N/A     ;
; vga_control:vga_control|add[9]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add[9]                                                                              ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[0]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[0]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[1]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[1]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[2]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[2]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[3]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[3]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[4]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[4]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[5]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[5]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[6]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[6]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[7]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|address[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|add2[7]                                                                             ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[0]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[0]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[10] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[10] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[11] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[11] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[12] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[12] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[13] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[13] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[14] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[14] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[15] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[15] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[16] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[16] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[17] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[17] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[18] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[18] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[19] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[19] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[1]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[1]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[20] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[20] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[21] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[21] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[22] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[22] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[23] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[23] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[24] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[24] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[25] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[25] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[26] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[26] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[27] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[27] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[28] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[28] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[29] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[29] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[2]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[2]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[30] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[30] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[31] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[31] ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[3]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[3]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[4]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[4]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[5]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[5]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[6]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[6]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[7]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[7]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[8]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[8]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[9]  ; N/A     ;
; vga_control:vga_control|display_rom:U5|q[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[9]  ; N/A     ;
; vga_control:vga_control|hx[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[0]~0_wirecell                                                                        ; N/A     ;
; vga_control:vga_control|hx[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[0]~0_wirecell                                                                        ; N/A     ;
; vga_control:vga_control|hx[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[1]~1                                                                                 ; N/A     ;
; vga_control:vga_control|hx[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[1]~1                                                                                 ; N/A     ;
; vga_control:vga_control|hx[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[2]~2                                                                                 ; N/A     ;
; vga_control:vga_control|hx[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[2]~2                                                                                 ; N/A     ;
; vga_control:vga_control|hx[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[3]~3_wirecell                                                                        ; N/A     ;
; vga_control:vga_control|hx[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[3]~3_wirecell                                                                        ; N/A     ;
; vga_control:vga_control|hx[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|Mux7~0                                                                              ; N/A     ;
; vga_control:vga_control|hx[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|Mux7~0                                                                              ; N/A     ;
; vga_control:vga_control|hx[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[5]~4                                                                                 ; N/A     ;
; vga_control:vga_control|hx[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[5]~4                                                                                 ; N/A     ;
; vga_control:vga_control|hx[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[6]~5                                                                                 ; N/A     ;
; vga_control:vga_control|hx[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[6]~5                                                                                 ; N/A     ;
; vga_control:vga_control|hx[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[7]~6                                                                                 ; N/A     ;
; vga_control:vga_control|hx[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[7]~6                                                                                 ; N/A     ;
; vga_control:vga_control|hx[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[8]~7                                                                                 ; N/A     ;
; vga_control:vga_control|hx[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[8]~7                                                                                 ; N/A     ;
; vga_control:vga_control|hx[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[9]~8                                                                                 ; N/A     ;
; vga_control:vga_control|hx[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[9]~8                                                                                 ; N/A     ;
; vga_control:vga_control|vy[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[0]~0                                                                                 ; N/A     ;
; vga_control:vga_control|vy[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[0]~0                                                                                 ; N/A     ;
; vga_control:vga_control|vy[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[1]~1                                                                                 ; N/A     ;
; vga_control:vga_control|vy[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[1]~1                                                                                 ; N/A     ;
; vga_control:vga_control|vy[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[2]~2                                                                                 ; N/A     ;
; vga_control:vga_control|vy[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[2]~2                                                                                 ; N/A     ;
; vga_control:vga_control|vy[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[3]~3                                                                                 ; N/A     ;
; vga_control:vga_control|vy[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[3]~3                                                                                 ; N/A     ;
; vga_control:vga_control|vy[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[4]~4                                                                                 ; N/A     ;
; vga_control:vga_control|vy[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[4]~4                                                                                 ; N/A     ;
; vga_control:vga_control|vy[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[5]~5                                                                                 ; N/A     ;
; vga_control:vga_control|vy[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[5]~5                                                                                 ; N/A     ;
; vga_control:vga_control|vy[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[6]~6                                                                                 ; N/A     ;
; vga_control:vga_control|vy[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[6]~6                                                                                 ; N/A     ;
; vga_control:vga_control|vy[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[7]~7                                                                                 ; N/A     ;
; vga_control:vga_control|vy[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[7]~7                                                                                 ; N/A     ;
; vga_control:vga_control|vy[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[8]~8                                                                                 ; N/A     ;
; vga_control:vga_control|vy[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[8]~8                                                                                 ; N/A     ;
; vga_control:vga_control|vy[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[9]~9                                                                                 ; N/A     ;
; vga_control:vga_control|vy[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[9]~9                                                                                 ; N/A     ;
+---------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jul 21 10:45:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file display_rom.v
    Info (12023): Found entity 1: display_rom
Info (12021): Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga/rtl/vga_top.v
    Info (12023): Found entity 1: vga_top
Warning (10229): Verilog HDL Expression warning at vga_control.v(463): truncated literal to match 10 bits
Info (12021): Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga/rtl/vga_control.v
    Info (12023): Found entity 1: vga_control
Info (12021): Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga/rtl/vga_drive.v
    Info (12023): Found entity 1: vga_drive
Info (12021): Found 1 design units, including 1 entities, in source file vga_test_tb.v
    Info (12023): Found entity 1: vga_test_tb
Info (12021): Found 1 design units, including 1 entities, in source file rom_title.v
    Info (12023): Found entity 1: rom_title
Info (12021): Found 1 design units, including 1 entities, in source file rom_phase.v
    Info (12023): Found entity 1: rom_phase
Info (12021): Found 1 design units, including 1 entities, in source file phrase_rom.v
    Info (12023): Found entity 1: phrase_rom
Info (12021): Found 1 design units, including 1 entities, in source file freq_rom.v
    Info (12023): Found entity 1: freq_rom
Info (12021): Found 1 design units, including 1 entities, in source file rom_freq.v
    Info (12023): Found entity 1: rom_freq
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_control" for hierarchy "vga_control:vga_control"
Warning (10230): Verilog HDL assignment warning at vga_control.v(154): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(155): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(156): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(157): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(158): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(159): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(160): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(164): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(165): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(166): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(167): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(168): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(169): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(174): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(175): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(176): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(177): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(178): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(179): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(180): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(185): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(186): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(187): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(188): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(189): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(191): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "rom_title" for hierarchy "vga_control:vga_control|rom_title:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../title_word.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vog1.tdf
    Info (12023): Found entity 1: altsyncram_vog1
Info (12128): Elaborating entity "altsyncram_vog1" for hierarchy "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated"
Info (12128): Elaborating entity "rom_freq" for hierarchy "vga_control:vga_control|rom_freq:U6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../born_freq.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkg1.tdf
    Info (12023): Found entity 1: altsyncram_rkg1
Info (12128): Elaborating entity "altsyncram_rkg1" for hierarchy "vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated"
Info (12128): Elaborating entity "display_rom" for hierarchy "vga_control:vga_control|display_rom:U7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "number.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9g1.tdf
    Info (12023): Found entity 1: altsyncram_g9g1
Info (12128): Elaborating entity "altsyncram_g9g1" for hierarchy "vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated"
Info (12128): Elaborating entity "rom_phase" for hierarchy "vga_control:vga_control|rom_phase:U10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "born_phrase.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ng1.tdf
    Info (12023): Found entity 1: altsyncram_5ng1
Info (12128): Elaborating entity "altsyncram_5ng1" for hierarchy "vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated"
Info (12128): Elaborating entity "phrase_rom" for hierarchy "vga_control:vga_control|phrase_rom:U11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "phrase.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf
    Info (12023): Found entity 1: altsyncram_l6g1
Info (12128): Elaborating entity "altsyncram_l6g1" for hierarchy "vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated"
Info (12128): Elaborating entity "freq_rom" for hierarchy "vga_control:vga_control|freq_rom:U12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Freq.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00g1.tdf
    Info (12023): Found entity 1: altsyncram_00g1
Info (12128): Elaborating entity "altsyncram_00g1" for hierarchy "vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated"
Info (12128): Elaborating entity "vga_drive" for hierarchy "vga_drive:vga_drive"
Warning (10230): Verilog HDL assignment warning at vga_drive.v(107): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_drive.v(108): truncated value with size 11 to match size of target (10)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0884.tdf
    Info (12023): Found entity 1: altsyncram_0884
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf
    Info (12023): Found entity 1: cntr_a9i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[62]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated|q_a[63]"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod3"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf
    Info (12023): Found entity 1: lpm_divide_f3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf
    Info (12023): Found entity 1: alt_u_div_ave
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 2582 logic cells
    Info (21064): Implemented 300 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 627 megabytes
    Info: Processing ended: Fri Jul 21 10:45:46 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


