// Generated by CIRCT unknown git version
module CC_PLL(	// file.cleaned.mlir:2:3
  input  CLK_REF,	// file.cleaned.mlir:2:24
         CLK_FEEDBACK,	// file.cleaned.mlir:2:42
         USR_CLK_REF,	// file.cleaned.mlir:2:65
         USR_LOCKED_STDY_RST,	// file.cleaned.mlir:2:87
  output USR_PLL_LOCKED_STDY,	// file.cleaned.mlir:2:118
         USR_PLL_LOCKED,	// file.cleaned.mlir:2:148
         CLK270,	// file.cleaned.mlir:2:173
         CLK180,	// file.cleaned.mlir:2:190
         CLK90,	// file.cleaned.mlir:2:207
         CLK0,	// file.cleaned.mlir:2:223
         CLK_REF_OUT	// file.cleaned.mlir:2:238
);

  assign USR_PLL_LOCKED_STDY = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign USR_PLL_LOCKED = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign CLK270 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign CLK180 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign CLK90 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign CLK0 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign CLK_REF_OUT = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

module CC_PLL_ADV(	// file.cleaned.mlir:6:3
  input  CLK_REF,	// file.cleaned.mlir:6:28
         CLK_FEEDBACK,	// file.cleaned.mlir:6:46
         USR_CLK_REF,	// file.cleaned.mlir:6:69
         USR_LOCKED_STDY_RST,	// file.cleaned.mlir:6:91
         USR_SEL_A_B,	// file.cleaned.mlir:6:121
  output USR_PLL_LOCKED_STDY,	// file.cleaned.mlir:6:144
         USR_PLL_LOCKED,	// file.cleaned.mlir:6:174
         CLK270,	// file.cleaned.mlir:6:199
         CLK180,	// file.cleaned.mlir:6:216
         CLK90,	// file.cleaned.mlir:6:233
         CLK0,	// file.cleaned.mlir:6:249
         CLK_REF_OUT	// file.cleaned.mlir:6:264
);

  assign USR_PLL_LOCKED_STDY = 1'h0;	// file.cleaned.mlir:7:14, :8:5
  assign USR_PLL_LOCKED = 1'h0;	// file.cleaned.mlir:7:14, :8:5
  assign CLK270 = 1'h0;	// file.cleaned.mlir:7:14, :8:5
  assign CLK180 = 1'h0;	// file.cleaned.mlir:7:14, :8:5
  assign CLK90 = 1'h0;	// file.cleaned.mlir:7:14, :8:5
  assign CLK0 = 1'h0;	// file.cleaned.mlir:7:14, :8:5
  assign CLK_REF_OUT = 1'h0;	// file.cleaned.mlir:7:14, :8:5
endmodule

module CC_SERDES(	// file.cleaned.mlir:10:3
  input  [63:0] TX_DATA_I,	// file.cleaned.mlir:10:27
  input         TX_RESET_I,	// file.cleaned.mlir:10:48
                TX_PCS_RESET_I,	// file.cleaned.mlir:10:69
                TX_PMA_RESET_I,	// file.cleaned.mlir:10:94
                PLL_RESET_I,	// file.cleaned.mlir:10:119
                TX_POWERDOWN_N_I,	// file.cleaned.mlir:10:141
                TX_POLARITY_I,	// file.cleaned.mlir:10:168
  input  [2:0]  TX_PRBS_SEL_I,	// file.cleaned.mlir:10:192
  input         TX_PRBS_FORCE_ERR_I,	// file.cleaned.mlir:10:216
                TX_8B10B_EN_I,	// file.cleaned.mlir:10:246
  input  [7:0]  TX_8B10B_BYPASS_I,	// file.cleaned.mlir:10:270
                TX_CHAR_IS_K_I,	// file.cleaned.mlir:10:298
                TX_CHAR_DISPMODE_I,	// file.cleaned.mlir:10:323
                TX_CHAR_DISPVAL_I,	// file.cleaned.mlir:10:352
  input         TX_ELEC_IDLE_I,	// file.cleaned.mlir:10:380
                TX_DETECT_RX_I,	// file.cleaned.mlir:10:405
  input  [2:0]  LOOPBACK_I,	// file.cleaned.mlir:10:430
  input         CLK_CORE_TX_I,	// file.cleaned.mlir:10:451
                CLK_CORE_RX_I,	// file.cleaned.mlir:10:475
                RX_RESET_I,	// file.cleaned.mlir:10:499
                RX_PMA_RESET_I,	// file.cleaned.mlir:10:520
                RX_EQA_RESET_I,	// file.cleaned.mlir:10:545
                RX_CDR_RESET_I,	// file.cleaned.mlir:10:570
                RX_PCS_RESET_I,	// file.cleaned.mlir:10:595
                RX_BUF_RESET_I,	// file.cleaned.mlir:10:620
                RX_POWERDOWN_N_I,	// file.cleaned.mlir:10:645
                RX_POLARITY_I,	// file.cleaned.mlir:10:672
  input  [2:0]  RX_PRBS_SEL_I,	// file.cleaned.mlir:10:696
  input         RX_PRBS_CNT_RESET_I,	// file.cleaned.mlir:10:720
                RX_8B10B_EN_I,	// file.cleaned.mlir:10:750
  input  [7:0]  RX_8B10B_BYPASS_I,	// file.cleaned.mlir:10:774
  input         RX_EN_EI_DETECTOR_I,	// file.cleaned.mlir:10:802
                RX_COMMA_DETECT_EN_I,	// file.cleaned.mlir:10:832
                RX_SLIDE_I,	// file.cleaned.mlir:10:863
                RX_MCOMMA_ALIGN_I,	// file.cleaned.mlir:10:884
                RX_PCOMMA_ALIGN_I,	// file.cleaned.mlir:10:912
                CLK_REG_I,	// file.cleaned.mlir:10:940
                REGFILE_WE_I,	// file.cleaned.mlir:10:960
                REGFILE_EN_I,	// file.cleaned.mlir:10:983
  input  [7:0]  REGFILE_ADDR_I,	// file.cleaned.mlir:10:1006
  input  [15:0] REGFILE_DI_I,	// file.cleaned.mlir:10:1031
                REGFILE_MASK_I,	// file.cleaned.mlir:10:1055
  output [63:0] RX_DATA_O,	// file.cleaned.mlir:10:1082
  output [7:0]  RX_NOT_IN_TABLE_O,	// file.cleaned.mlir:10:1103
                RX_CHAR_IS_COMMA_O,	// file.cleaned.mlir:10:1131
                RX_CHAR_IS_K_O,	// file.cleaned.mlir:10:1160
                RX_DISP_ERR_O,	// file.cleaned.mlir:10:1185
  output        RX_DETECT_DONE_O,	// file.cleaned.mlir:10:1209
                RX_PRESENT_O,	// file.cleaned.mlir:10:1236
                TX_BUF_ERR_O,	// file.cleaned.mlir:10:1259
                TX_RESETDONE_O,	// file.cleaned.mlir:10:1282
                RX_PRBS_ERR_O,	// file.cleaned.mlir:10:1307
                RX_BUF_ERR_O,	// file.cleaned.mlir:10:1331
                RX_BYTE_IS_ALIGNED_O,	// file.cleaned.mlir:10:1354
                RX_BYTE_REALIGN_O,	// file.cleaned.mlir:10:1385
                RX_RESETDONE_O,	// file.cleaned.mlir:10:1413
                RX_EI_EN_O,	// file.cleaned.mlir:10:1438
                CLK_CORE_RX_O,	// file.cleaned.mlir:10:1459
                CLK_CORE_PLL_O,	// file.cleaned.mlir:10:1483
  output [15:0] REGFILE_DO_O,	// file.cleaned.mlir:10:1508
  output        REGFILE_RDY_O	// file.cleaned.mlir:10:1532
);

  assign RX_DATA_O = 64'h0;	// file.cleaned.mlir:11:15, :15:5
  assign RX_NOT_IN_TABLE_O = 8'h0;	// file.cleaned.mlir:12:14, :15:5
  assign RX_CHAR_IS_COMMA_O = 8'h0;	// file.cleaned.mlir:12:14, :15:5
  assign RX_CHAR_IS_K_O = 8'h0;	// file.cleaned.mlir:12:14, :15:5
  assign RX_DISP_ERR_O = 8'h0;	// file.cleaned.mlir:12:14, :15:5
  assign RX_DETECT_DONE_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_PRESENT_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign TX_BUF_ERR_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign TX_RESETDONE_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_PRBS_ERR_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_BUF_ERR_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_BYTE_IS_ALIGNED_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_BYTE_REALIGN_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_RESETDONE_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign RX_EI_EN_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign CLK_CORE_RX_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign CLK_CORE_PLL_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
  assign REGFILE_DO_O = 16'h0;	// file.cleaned.mlir:14:15, :15:5
  assign REGFILE_RDY_O = 1'h0;	// file.cleaned.mlir:13:14, :15:5
endmodule

module CC_CFG_CTRL(	// file.cleaned.mlir:17:3
  input [7:0] DATA,	// file.cleaned.mlir:17:29
  input       CLK,	// file.cleaned.mlir:17:44
              EN,	// file.cleaned.mlir:17:58
              RECFG,	// file.cleaned.mlir:17:71
              VALID	// file.cleaned.mlir:17:87
);

endmodule

module CC_FIFO_40K(	// file.cleaned.mlir:20:3
  input         A_CLK,	// file.cleaned.mlir:20:29
                A_EN,	// file.cleaned.mlir:20:45
  input  [39:0] A_DI,	// file.cleaned.mlir:20:60
                B_DI,	// file.cleaned.mlir:20:76
                A_BM,	// file.cleaned.mlir:20:92
                B_BM,	// file.cleaned.mlir:20:108
  input         B_CLK,	// file.cleaned.mlir:20:124
                B_EN,	// file.cleaned.mlir:20:140
                B_WE,	// file.cleaned.mlir:20:155
                F_RST_N,	// file.cleaned.mlir:20:170
  input  [12:0] F_ALMOST_FULL_OFFSET,	// file.cleaned.mlir:20:188
                F_ALMOST_EMPTY_OFFSET,	// file.cleaned.mlir:20:220
  output        A_ECC_1B_ERR,	// file.cleaned.mlir:20:254
                B_ECC_1B_ERR,	// file.cleaned.mlir:20:277
                A_ECC_2B_ERR,	// file.cleaned.mlir:20:300
                B_ECC_2B_ERR,	// file.cleaned.mlir:20:323
  output [39:0] A_DO,	// file.cleaned.mlir:20:346
                B_DO,	// file.cleaned.mlir:20:362
  output        F_FULL,	// file.cleaned.mlir:20:378
                F_EMPTY,	// file.cleaned.mlir:20:395
                F_ALMOST_FULL,	// file.cleaned.mlir:20:413
                F_ALMOST_EMPTY,	// file.cleaned.mlir:20:437
                F_RD_ERROR,	// file.cleaned.mlir:20:462
                F_WR_ERROR,	// file.cleaned.mlir:20:483
  output [15:0] F_RD_PTR,	// file.cleaned.mlir:20:504
                F_WR_PTR	// file.cleaned.mlir:20:524
);

  assign A_ECC_1B_ERR = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign B_ECC_1B_ERR = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign A_ECC_2B_ERR = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign B_ECC_2B_ERR = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign A_DO = 40'h0;	// file.cleaned.mlir:22:15, :24:5
  assign B_DO = 40'h0;	// file.cleaned.mlir:22:15, :24:5
  assign F_FULL = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign F_EMPTY = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign F_ALMOST_FULL = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign F_ALMOST_EMPTY = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign F_RD_ERROR = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign F_WR_ERROR = 1'h0;	// file.cleaned.mlir:21:14, :24:5
  assign F_RD_PTR = 16'h0;	// file.cleaned.mlir:23:15, :24:5
  assign F_WR_PTR = 16'h0;	// file.cleaned.mlir:23:15, :24:5
endmodule

