{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614466788322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614466788322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 17:59:48 2021 " "Processing started: Sat Feb 27 17:59:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614466788322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614466788322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614466788322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614466788655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divida-SYN " "Found design unit 1: lpm_divida-SYN" {  } { { "lpm_divida.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789238 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divida " "Found entity 1: lpm_divida" {  } { { "lpm_divida.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mua-SYN " "Found design unit 1: lpm_mua-SYN" {  } { { "lpm_mua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789247 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mua " "Found entity 1: lpm_mua" {  } { { "lpm_mua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sua-SYN " "Found design unit 1: lpm_add_sua-SYN" {  } { { "lpm_add_sua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789251 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sua " "Found entity 1: lpm_add_sua" {  } { { "lpm_add_sua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32bit-behav " "Found design unit 1: register32bit-behav" {  } { { "register32bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register32bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789253 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "register32bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register64bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register64bit-behav " "Found design unit 1: register64bit-behav" {  } { { "register64bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register64bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789256 ""} { "Info" "ISGN_ENTITY_NAME" "1 register64bit " "Found entity 1: register64bit" {  } { { "register64bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register64bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behav " "Found design unit 1: MDR-behav" {  } { { "MDR.vhd" "" { Text "D:/Github/ELEC374/Lab/MDR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789259 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "D:/Github/ELEC374/Lab/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behav " "Found design unit 1: encoder32to5-behav" {  } { { "encoder32to5.vhd" "" { Text "D:/Github/ELEC374/Lab/encoder32to5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789261 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "D:/Github/ELEC374/Lab/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "the_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file the_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 the_bus-structure " "Found design unit 1: the_bus-structure" {  } { { "the_bus.vhd" "" { Text "D:/Github/ELEC374/Lab/the_bus.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789264 ""} { "Info" "ISGN_ENTITY_NAME" "1 the_bus " "Found entity 1: the_bus" {  } { { "the_bus.vhd" "" { Text "D:/Github/ELEC374/Lab/the_bus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_logic-logic " "Found design unit 1: booth_logic-logic" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789267 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_logic " "Found entity 1: booth_logic" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_path-structure " "Found design unit 1: ALU_path-structure" {  } { { "ALU_path.vhd" "" { Text "D:/Github/ELEC374/Lab/ALU_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_path " "Found entity 1: ALU_path" {  } { { "ALU_path.vhd" "" { Text "D:/Github/ELEC374/Lab/ALU_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "D:/Github/ELEC374/Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789273 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Github/ELEC374/Lab/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol32-SYN " "Found design unit 1: rol32-SYN" {  } { { "rol32.vhd" "" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789276 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.vhd" "" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror32-SYN " "Found design unit 1: ror32-SYN" {  } { { "ror32.vhd" "" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.vhd" "" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_all.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_all " "Found design unit 1: components_all" {  } { { "components_all.vhd" "" { Text "D:/Github/ELEC374/Lab/components_all.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behav " "Found design unit 1: datapath-behav" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789285 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negate32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate32-logic " "Found design unit 1: negate32-logic" {  } { { "negate32.vhd" "" { Text "D:/Github/ELEC374/Lab/negate32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789287 ""} { "Info" "ISGN_ENTITY_NAME" "1 negate32 " "Found entity 1: negate32" {  } { { "negate32.vhd" "" { Text "D:/Github/ELEC374/Lab/negate32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl32-logic " "Found design unit 1: shl32-logic" {  } { { "shl32.vhd" "" { Text "D:/Github/ELEC374/Lab/shl32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789290 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.vhd" "" { Text "D:/Github/ELEC374/Lab/shl32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shr32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shr32-logic " "Found design unit 1: shr32-logic" {  } { { "shr32.vhd" "" { Text "D:/Github/ELEC374/Lab/shr32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789292 ""} { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.vhd" "" { Text "D:/Github/ELEC374/Lab/shr32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_and_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_and_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_and_tb-logic " "Found design unit 1: datapath_and_tb-logic" {  } { { "datapath_and_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_and_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789295 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_and_tb " "Found entity 1: datapath_and_tb" {  } { { "datapath_and_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_and_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_or_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_or_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_or_tb-logic " "Found design unit 1: datapath_or_tb-logic" {  } { { "datapath_or_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_or_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789299 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_or_tb " "Found entity 1: datapath_or_tb" {  } { { "datapath_or_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_or_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_add_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_add_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_add_tb-logic " "Found design unit 1: datapath_add_tb-logic" {  } { { "datapath_add_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_add_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789302 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_add_tb " "Found entity 1: datapath_add_tb" {  } { { "datapath_add_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_add_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_sub_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_sub_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_sub_tb-logic " "Found design unit 1: datapath_sub_tb-logic" {  } { { "datapath_sub_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_sub_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789305 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_sub_tb " "Found entity 1: datapath_sub_tb" {  } { { "datapath_sub_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_sub_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mul_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_mul_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_mul_tb-logic " "Found design unit 1: datapath_mul_tb-logic" {  } { { "datapath_mul_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_mul_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789309 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_mul_tb " "Found entity 1: datapath_mul_tb" {  } { { "datapath_mul_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_mul_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_div_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_div_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_div_tb-logic " "Found design unit 1: datapath_div_tb-logic" {  } { { "datapath_div_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_div_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789311 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_div_tb " "Found entity 1: datapath_div_tb" {  } { { "datapath_div_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_div_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_shr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_shr_tb-logic " "Found design unit 1: datapath_shr_tb-logic" {  } { { "datapath_shr_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shr_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789315 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_shr_tb " "Found entity 1: datapath_shr_tb" {  } { { "datapath_shr_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shr_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_shl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_shl_tb-logic " "Found design unit 1: datapath_shl_tb-logic" {  } { { "datapath_shl_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789318 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_shl_tb " "Found entity 1: datapath_shl_tb" {  } { { "datapath_shl_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ror_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_ror_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_ror_tb-logic " "Found design unit 1: datapath_ror_tb-logic" {  } { { "datapath_ror_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_ror_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789321 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_ror_tb " "Found entity 1: datapath_ror_tb" {  } { { "datapath_ror_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_ror_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_rol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_rol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_rol_tb-logic " "Found design unit 1: datapath_rol_tb-logic" {  } { { "datapath_rol_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_rol_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789324 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_rol_tb " "Found entity 1: datapath_rol_tb" {  } { { "datapath_rol_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_rol_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_neg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_neg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_neg_tb-logic " "Found design unit 1: datapath_neg_tb-logic" {  } { { "datapath_neg_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_neg_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789327 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_neg_tb " "Found entity 1: datapath_neg_tb" {  } { { "datapath_neg_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_neg_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_not_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_not_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_not_tb-logic " "Found design unit 1: datapath_not_tb-logic" {  } { { "datapath_not_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_not_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789331 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_not_tb " "Found entity 1: datapath_not_tb" {  } { { "datapath_not_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_not_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R0-logic " "Found design unit 1: R0-logic" {  } { { "R0.vhd" "" { Text "D:/Github/ELEC374/Lab/R0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789334 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.vhd" "" { Text "D:/Github/ELEC374/Lab/R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_and_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_and_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_and_encode-logic " "Found design unit 1: sel_and_encode-logic" {  } { { "sel_and_encode.vhd" "" { Text "D:/Github/ELEC374/Lab/sel_and_encode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789337 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_and_encode " "Found entity 1: sel_and_encode" {  } { { "sel_and_encode.vhd" "" { Text "D:/Github/ELEC374/Lab/sel_and_encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conff_logic-logic " "Found design unit 1: conff_logic-logic" {  } { { "conff_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/conff_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789339 ""} { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/conff_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram512x32-SYN " "Found design unit 1: ram512x32-SYN" {  } { { "Ram512x32.vhd" "" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512x32 " "Found entity 1: Ram512x32" {  } { { "Ram512x32.vhd" "" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614466789431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow datapath.vhd(79) " "Verilog HDL or VHDL warning at datapath.vhd(79): object \"overflow\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RAM_read datapath.vhd(84) " "VHDL Signal Declaration warning at datapath.vhd(84): used implicit default value for signal \"RAM_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RAM_write datapath.vhd(85) " "VHDL Signal Declaration warning at datapath.vhd(85): used implicit default value for signal \"RAM_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "baout datapath.vhd(86) " "VHDL Signal Declaration warning at datapath.vhd(86): used implicit default value for signal \"baout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Gra datapath.vhd(87) " "VHDL Signal Declaration warning at datapath.vhd(87): used implicit default value for signal \"Gra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Grb datapath.vhd(88) " "VHDL Signal Declaration warning at datapath.vhd(88): used implicit default value for signal \"Grb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Grc datapath.vhd(89) " "VHDL Signal Declaration warning at datapath.vhd(89): used implicit default value for signal \"Grc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rin datapath.vhd(90) " "VHDL Signal Declaration warning at datapath.vhd(90): used implicit default value for signal \"Rin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rout datapath.vhd(91) " "VHDL Signal Declaration warning at datapath.vhd(91): used implicit default value for signal \"Rout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conff_out datapath.vhd(92) " "Verilog HDL or VHDL warning at datapath.vhd(92): object \"conff_out\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "encoderin\[31..16\] datapath.vhd(95) " "Using initial value X (don't care) for net \"encoderin\[31..16\]\" at datapath.vhd(95)" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 95 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "register_enable\[26..16\] datapath.vhd(96) " "Using initial value X (don't care) for net \"register_enable\[26..16\]\" at datapath.vhd(96)" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 96 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789437 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 R0:Register0 " "Elaborating entity \"R0\" for hierarchy \"R0:Register0\"" {  } { { "datapath.vhd" "Register0" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789440 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q R0.vhd(33) " "VHDL Process Statement warning at R0.vhd(33): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "R0.vhd" "" { Text "D:/Github/ELEC374/Lab/R0.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614466789441 "|datapath|R0:Register0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BAout R0.vhd(33) " "VHDL Process Statement warning at R0.vhd(33): signal \"BAout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "R0.vhd" "" { Text "D:/Github/ELEC374/Lab/R0.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614466789441 "|datapath|R0:Register0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32bit register32bit:R1 " "Elaborating entity \"register32bit\" for hierarchy \"register32bit:R1\"" {  } { { "datapath.vhd" "R1" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MD_R " "Elaborating entity \"MDR\" for hierarchy \"MDR:MD_R\"" {  } { { "datapath.vhd" "MD_R" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_path ALU_path:alu_datapath " "Elaborating entity \"ALU_path\" for hierarchy \"ALU_path:alu_datapath\"" {  } { { "datapath.vhd" "alu_datapath" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ALU_path:alu_datapath\|alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\"" {  } { { "ALU_path.vhd" "the_alu" { Text "D:/Github/ELEC374/Lab/ALU_path.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_logic ALU_path:alu_datapath\|alu:the_alu\|booth_logic:aluMul " "Elaborating entity \"booth_logic\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|booth_logic:aluMul\"" {  } { { "alu.vhd" "aluMul" { Text "D:/Github/ELEC374/Lab/alu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789480 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[31\] booth_logic.vhd(24) " "Inferred latch for \"sum\[31\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789493 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[32\] booth_logic.vhd(24) " "Inferred latch for \"sum\[32\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789493 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[33\] booth_logic.vhd(24) " "Inferred latch for \"sum\[33\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789493 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[34\] booth_logic.vhd(24) " "Inferred latch for \"sum\[34\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789493 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[35\] booth_logic.vhd(24) " "Inferred latch for \"sum\[35\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789493 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[36\] booth_logic.vhd(24) " "Inferred latch for \"sum\[36\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[37\] booth_logic.vhd(24) " "Inferred latch for \"sum\[37\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[38\] booth_logic.vhd(24) " "Inferred latch for \"sum\[38\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[39\] booth_logic.vhd(24) " "Inferred latch for \"sum\[39\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[40\] booth_logic.vhd(24) " "Inferred latch for \"sum\[40\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[41\] booth_logic.vhd(24) " "Inferred latch for \"sum\[41\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[42\] booth_logic.vhd(24) " "Inferred latch for \"sum\[42\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[43\] booth_logic.vhd(24) " "Inferred latch for \"sum\[43\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[44\] booth_logic.vhd(24) " "Inferred latch for \"sum\[44\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[45\] booth_logic.vhd(24) " "Inferred latch for \"sum\[45\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[46\] booth_logic.vhd(24) " "Inferred latch for \"sum\[46\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[47\] booth_logic.vhd(24) " "Inferred latch for \"sum\[47\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[48\] booth_logic.vhd(24) " "Inferred latch for \"sum\[48\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[49\] booth_logic.vhd(24) " "Inferred latch for \"sum\[49\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[50\] booth_logic.vhd(24) " "Inferred latch for \"sum\[50\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[51\] booth_logic.vhd(24) " "Inferred latch for \"sum\[51\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[52\] booth_logic.vhd(24) " "Inferred latch for \"sum\[52\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789494 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[53\] booth_logic.vhd(24) " "Inferred latch for \"sum\[53\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[54\] booth_logic.vhd(24) " "Inferred latch for \"sum\[54\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[55\] booth_logic.vhd(24) " "Inferred latch for \"sum\[55\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[56\] booth_logic.vhd(24) " "Inferred latch for \"sum\[56\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[57\] booth_logic.vhd(24) " "Inferred latch for \"sum\[57\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[58\] booth_logic.vhd(24) " "Inferred latch for \"sum\[58\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[59\] booth_logic.vhd(24) " "Inferred latch for \"sum\[59\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[60\] booth_logic.vhd(24) " "Inferred latch for \"sum\[60\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[61\] booth_logic.vhd(24) " "Inferred latch for \"sum\[61\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[62\] booth_logic.vhd(24) " "Inferred latch for \"sum\[62\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[63\] booth_logic.vhd(24) " "Inferred latch for \"sum\[63\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[30\] booth_logic.vhd(24) " "Inferred latch for \"sum\[30\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[29\] booth_logic.vhd(24) " "Inferred latch for \"sum\[29\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[28\] booth_logic.vhd(24) " "Inferred latch for \"sum\[28\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[27\] booth_logic.vhd(24) " "Inferred latch for \"sum\[27\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[26\] booth_logic.vhd(24) " "Inferred latch for \"sum\[26\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[25\] booth_logic.vhd(24) " "Inferred latch for \"sum\[25\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[24\] booth_logic.vhd(24) " "Inferred latch for \"sum\[24\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789495 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[23\] booth_logic.vhd(24) " "Inferred latch for \"sum\[23\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[22\] booth_logic.vhd(24) " "Inferred latch for \"sum\[22\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[21\] booth_logic.vhd(24) " "Inferred latch for \"sum\[21\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[20\] booth_logic.vhd(24) " "Inferred latch for \"sum\[20\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[19\] booth_logic.vhd(24) " "Inferred latch for \"sum\[19\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[18\] booth_logic.vhd(24) " "Inferred latch for \"sum\[18\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[17\] booth_logic.vhd(24) " "Inferred latch for \"sum\[17\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[16\] booth_logic.vhd(24) " "Inferred latch for \"sum\[16\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] booth_logic.vhd(24) " "Inferred latch for \"sum\[15\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] booth_logic.vhd(24) " "Inferred latch for \"sum\[14\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] booth_logic.vhd(24) " "Inferred latch for \"sum\[13\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] booth_logic.vhd(24) " "Inferred latch for \"sum\[12\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] booth_logic.vhd(24) " "Inferred latch for \"sum\[11\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] booth_logic.vhd(24) " "Inferred latch for \"sum\[10\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] booth_logic.vhd(24) " "Inferred latch for \"sum\[9\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] booth_logic.vhd(24) " "Inferred latch for \"sum\[8\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] booth_logic.vhd(24) " "Inferred latch for \"sum\[7\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789496 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] booth_logic.vhd(24) " "Inferred latch for \"sum\[6\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] booth_logic.vhd(24) " "Inferred latch for \"sum\[5\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] booth_logic.vhd(24) " "Inferred latch for \"sum\[4\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] booth_logic.vhd(24) " "Inferred latch for \"sum\[3\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] booth_logic.vhd(24) " "Inferred latch for \"sum\[2\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] booth_logic.vhd(24) " "Inferred latch for \"sum\[1\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] booth_logic.vhd(24) " "Inferred latch for \"sum\[0\]\" at booth_logic.vhd(24)" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614466789497 "|datapath|ALU_path:alu_datapath|alu:the_alu|booth_logic:aluMul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divida ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv " "Elaborating entity \"lpm_divida\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\"" {  } { { "alu.vhd" "aluDiv" { Text "D:/Github/ELEC374/Lab/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divida.vhd" "LPM_DIVIDE_component" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divida.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789534 ""}  } { { "lpm_divida.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614466789534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "D:/Github/ELEC374/Lab/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "D:/Github/ELEC374/Lab/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "D:/Github/ELEC374/Lab/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/Github/ELEC374/Lab/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "D:/Github/ELEC374/Lab/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Github/ELEC374/Lab/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "D:/Github/ELEC374/Lab/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Github/ELEC374/Lab/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466789923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466789923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_divida:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "D:/Github/ELEC374/Lab/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sua ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub " "Elaborating entity \"lpm_add_sua\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\"" {  } { { "alu.vhd" "aluAddSub" { Text "D:/Github/ELEC374/Lab/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sua.vhd" "LPM_ADD_SUB_component" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466789958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614466790097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790097 ""}  } { { "lpm_add_sua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614466790097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ich.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ich.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ich " "Found entity 1: add_sub_ich" {  } { { "db/add_sub_ich.tdf" "" { Text "D:/Github/ELEC374/Lab/db/add_sub_ich.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466790169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466790169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ich ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated " "Elaborating entity \"add_sub_ich\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|lpm_add_sua:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror32 ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor " "Elaborating entity \"ror32\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\"" {  } { { "alu.vhd" "aluRor" { Text "D:/Github/ELEC374/Lab/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ror32.vhd" "LPM_CLSHIFT_component" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "ror32.vhd" "" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614466790193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790193 ""}  } { { "ror32.vhd" "" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614466790193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "D:/Github/ELEC374/Lab/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466790208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466790208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|ror32:aluRor\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol32 ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol " "Elaborating entity \"rol32\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\"" {  } { { "alu.vhd" "aluRol" { Text "D:/Github/ELEC374/Lab/alu.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rol32.vhd" "LPM_CLSHIFT_component" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rol32.vhd" "" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614466790218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790218 ""}  } { { "rol32.vhd" "" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614466790218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "D:/Github/ELEC374/Lab/db/lpm_clshift_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466790232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466790232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated " "Elaborating entity \"lpm_clshift_iib\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|rol32:aluRol\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl32 ALU_path:alu_datapath\|alu:the_alu\|shl32:aluShl " "Elaborating entity \"shl32\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|shl32:aluShl\"" {  } { { "alu.vhd" "aluShl" { Text "D:/Github/ELEC374/Lab/alu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr32 ALU_path:alu_datapath\|alu:the_alu\|shr32:aluShr " "Elaborating entity \"shr32\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|shr32:aluShr\"" {  } { { "alu.vhd" "aluShr" { Text "D:/Github/ELEC374/Lab/alu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate32 ALU_path:alu_datapath\|alu:the_alu\|negate32:aluNeg " "Elaborating entity \"negate32\" for hierarchy \"ALU_path:alu_datapath\|alu:the_alu\|negate32:aluNeg\"" {  } { { "alu.vhd" "aluNeg" { Text "D:/Github/ELEC374/Lab/alu.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64bit ALU_path:alu_datapath\|register64bit:register_Z " "Elaborating entity \"register64bit\" for hierarchy \"ALU_path:alu_datapath\|register64bit:register_Z\"" {  } { { "ALU_path.vhd" "register_Z" { Text "D:/Github/ELEC374/Lab/ALU_path.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic conff_logic:conff " "Elaborating entity \"conff_logic\" for hierarchy \"conff_logic:conff\"" {  } { { "datapath.vhd" "conff" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr conff_logic.vhd(43) " "VHDL Process Statement warning at conff_logic.vhd(43): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conff_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/conff_logic.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614466790251 "|datapath|conff_logic:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram512x32 Ram512x32:Ram " "Elaborating entity \"Ram512x32\" for hierarchy \"Ram512x32:Ram\"" {  } { { "datapath.vhd" "Ram" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram512x32:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "Ram512x32.vhd" "altsyncram_component" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram512x32:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "Ram512x32.vhd" "" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram512x32:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram512x32:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790297 ""}  } { { "Ram512x32.vhd" "" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614466790297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3eq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3eq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3eq1 " "Found entity 1: altsyncram_3eq1" {  } { { "db/altsyncram_3eq1.tdf" "" { Text "D:/Github/ELEC374/Lab/db/altsyncram_3eq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466790385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466790385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3eq1 Ram512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_3eq1:auto_generated " "Elaborating entity \"altsyncram_3eq1\" for hierarchy \"Ram512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_3eq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_and_encode sel_and_encode:select_and_encode " "Elaborating entity \"sel_and_encode\" for hierarchy \"sel_and_encode:select_and_encode\"" {  } { { "datapath.vhd" "select_and_encode" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_bus the_bus:datapathBus " "Elaborating entity \"the_bus\" for hierarchy \"the_bus:datapathBus\"" {  } { { "datapath.vhd" "datapathBus" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 the_bus:datapathBus\|encoder32to5:Bus_encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"the_bus:datapathBus\|encoder32to5:Bus_encoder\"" {  } { { "the_bus.vhd" "Bus_encoder" { Text "D:/Github/ELEC374/Lab/the_bus.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mua the_bus:datapathBus\|lpm_mua:Bus_Mux " "Elaborating entity \"lpm_mua\" for hierarchy \"the_bus:datapathBus\|lpm_mua:Bus_Mux\"" {  } { { "the_bus.vhd" "Bus_Mux" { Text "D:/Github/ELEC374/Lab/the_bus.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mua.vhd" "LPM_MUX_component" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 1181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790565 ""}  } { { "lpm_mua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 1181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614466790565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k9e " "Found entity 1: mux_k9e" {  } { { "db/mux_k9e.tdf" "" { Text "D:/Github/ELEC374/Lab/db/mux_k9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614466790697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614466790697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k9e the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component\|mux_k9e:auto_generated " "Elaborating entity \"mux_k9e\" for hierarchy \"the_bus:datapathBus\|lpm_mua:Bus_Mux\|LPM_MUX:LPM_MUX_component\|mux_k9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614466790698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614466791874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 17:59:51 2021 " "Processing ended: Sat Feb 27 17:59:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614466791874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614466791874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614466791874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614466791874 ""}
