\doxysubsection{I2C}
\label{group___i2_c}\index{I2C@{I2C}}


I2C driver modules.  


\doxysubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ I2\+C\+\_\+\+Private\+\_\+\+Functions}
\item 
\textbf{ I2\+C\+\_\+\+Exported\+\_\+\+Constants}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ I2\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em I2C Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ CR1\+\_\+\+CLEAR\+\_\+\+MASK}~((uint16\+\_\+t)0x\+FBF5)      /$\ast$$<$! I2C registers Masks $\ast$/
\item 
\#define \textbf{ FLAG\+\_\+\+MASK}~((uint32\+\_\+t)0x00\+FFFFFF)  /$\ast$$<$! I2C FLAG mask $\ast$/
\item 
\#define \textbf{ ITEN\+\_\+\+MASK}~((uint32\+\_\+t)0x07000000)  /$\ast$$<$! I2C Interrupt Enable mask $\ast$/
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ I2\+C\+\_\+\+De\+Init} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Deinitialize the I2\+Cx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Init} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, \textbf{ I2\+C\+\_\+\+Init\+Type\+Def} $\ast$I2\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the I2\+Cx peripheral according to the specified parameters in the I2\+C\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Struct\+Init} (\textbf{ I2\+C\+\_\+\+Init\+Type\+Def} $\ast$I2\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each I2\+C\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Cmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C peripheral. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Generate\+START} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Generates I2\+Cx communication START condition. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Generate\+STOP} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Generates I2\+Cx communication STOP condition. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Send7bit\+Address} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t Address, uint8\+\_\+t I2\+C\+\_\+\+Direction)
\begin{DoxyCompactList}\small\item\em Transmits the address byte to select the slave device. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Acknowledge\+Config} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C acknowledge feature. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Own\+Address2\+Config} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t Address)
\begin{DoxyCompactList}\small\item\em Configures the specified I2C own address2. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Dual\+Address\+Cmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C dual addressing mode. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+General\+Call\+Cmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C general call feature. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Software\+Reset\+Cmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C software reset. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Stretch\+Clock\+Cmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C Clock stretching. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Fast\+Mode\+Duty\+Cycle\+Config} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+Duty\+Cycle)
\begin{DoxyCompactList}\small\item\em Selects the specified I2C fast mode duty cycle. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+NACKPosition\+Config} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+NACKPosition)
\begin{DoxyCompactList}\small\item\em Selects the specified I2C NACK position in master receiver mode. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+SMBus\+Alert\+Config} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+SMBus\+Alert)
\begin{DoxyCompactList}\small\item\em Drives the SMBus\+Alert pin high or low for the specified I2C. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+ARPCmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C ARP. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Send\+Data} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Sends a data byte through the I2\+Cx peripheral. \end{DoxyCompactList}\item 
uint8\+\_\+t \textbf{ I2\+C\+\_\+\+Receive\+Data} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the I2\+Cx peripheral. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Transmit\+PEC} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C PEC transfer. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+PECPosition\+Config} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+PECPosition)
\begin{DoxyCompactList}\small\item\em Selects the specified I2C PEC position. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Calculate\+PEC} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PEC value calculation of the transferred bytes. \end{DoxyCompactList}\item 
uint8\+\_\+t \textbf{ I2\+C\+\_\+\+Get\+PEC} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the PEC value for the specified I2C. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+DMACmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C DMA requests. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+DMALast\+Transfer\+Cmd} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Specifies that the next DMA transfer is the last one. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ I2\+C\+\_\+\+Read\+Register} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t I2\+C\+\_\+\+Register)
\begin{DoxyCompactList}\small\item\em Reads the specified I2C register and returns its value. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+ITConfig} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C interrupts. \end{DoxyCompactList}\item 
Error\+Status \textbf{ I2\+C\+\_\+\+Check\+Event} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+EVENT)
\begin{DoxyCompactList}\small\item\em Checks whether the last I2\+Cx Event is equal to the one passed as parameter. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ I2\+C\+\_\+\+Get\+Last\+Event} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the last I2\+Cx Event. \end{DoxyCompactList}\item 
Flag\+Status \textbf{ I2\+C\+\_\+\+Get\+Flag\+Status} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I2C flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Clear\+Flag} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the I2\+Cx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
ITStatus \textbf{ I2\+C\+\_\+\+Get\+ITStatus} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I2C interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ I2\+C\+\_\+\+Clear\+ITPending\+Bit} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the I2\+Cx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
I2C driver modules. 



\doxysubsubsection{Macro Definition Documentation}
\label{group___i2_c_ga8d425258898b4af4ebc820f52635fad8} 
\index{I2C@{I2C}!CR1\_CLEAR\_MASK@{CR1\_CLEAR\_MASK}}
\index{CR1\_CLEAR\_MASK@{CR1\_CLEAR\_MASK}!I2C@{I2C}}
\doxysubsubsubsection{CR1\_CLEAR\_MASK}
{\footnotesize\ttfamily \#define CR1\+\_\+\+CLEAR\+\_\+\+MASK~((uint16\+\_\+t)0x\+FBF5)      /$\ast$$<$! I2C registers Masks $\ast$/}

\label{group___i2_c_ga890221cb651a3f30f6d1bca0d9b0e13d} 
\index{I2C@{I2C}!FLAG\_MASK@{FLAG\_MASK}}
\index{FLAG\_MASK@{FLAG\_MASK}!I2C@{I2C}}
\doxysubsubsubsection{FLAG\_MASK}
{\footnotesize\ttfamily \#define FLAG\+\_\+\+MASK~((uint32\+\_\+t)0x00\+FFFFFF)  /$\ast$$<$! I2C FLAG mask $\ast$/}

\label{group___i2_c_ga0befa8c9e0cb00ab52bd8a8d68718706} 
\index{I2C@{I2C}!ITEN\_MASK@{ITEN\_MASK}}
\index{ITEN\_MASK@{ITEN\_MASK}!I2C@{I2C}}
\doxysubsubsubsection{ITEN\_MASK}
{\footnotesize\ttfamily \#define ITEN\+\_\+\+MASK~((uint32\+\_\+t)0x07000000)  /$\ast$$<$! I2C Interrupt Enable mask $\ast$/}



\doxysubsubsection{Function Documentation}
\label{group___i2_c_ga7bb44e894d68a7991f564c43fb187486} 
\index{I2C@{I2C}!I2C\_AcknowledgeConfig@{I2C\_AcknowledgeConfig}}
\index{I2C\_AcknowledgeConfig@{I2C\_AcknowledgeConfig}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_AcknowledgeConfig()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Acknowledge\+Config (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C acknowledge feature. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C Acknowledgement. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga66d86742bf1be58b17ef8779ffc79d02} 
\index{I2C@{I2C}!I2C\_ARPCmd@{I2C\_ARPCmd}}
\index{I2C\_ARPCmd@{I2C\_ARPCmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_ARPCmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+ARPCmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C ARP. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2\+Cx ARP. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gae86801251359226c35745e0a258388b0} 
\index{I2C@{I2C}!I2C\_CalculatePEC@{I2C\_CalculatePEC}}
\index{I2C\_CalculatePEC@{I2C\_CalculatePEC}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_CalculatePEC()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Calculate\+PEC (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the PEC value calculation of the transferred bytes. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2\+Cx PEC value calculation. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga2d5701342f9d4c1f09bf9d3cdcacc326} 
\index{I2C@{I2C}!I2C\_CheckEvent@{I2C\_CheckEvent}}
\index{I2C\_CheckEvent@{I2C\_CheckEvent}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_CheckEvent()}
{\footnotesize\ttfamily Error\+Status I2\+C\+\_\+\+Check\+Event (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint32\+\_\+t}]{I2\+C\+\_\+\+EVENT }\end{DoxyParamCaption})}



Checks whether the last I2\+Cx Event is equal to the one passed as parameter. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+EVENT} & specifies the event to be checked. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+TRANSMITTER\+\_\+\+ADDRESS\+\_\+\+MATCHED\+: EV1 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+RECEIVER\+\_\+\+ADDRESS\+\_\+\+MATCHED\+: EV1 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+TRANSMITTER\+\_\+\+SECONDADDRESS\+\_\+\+MATCHED\+: EV1 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+RECEIVER\+\_\+\+SECONDADDRESS\+\_\+\+MATCHED\+: EV1 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+GENERALCALLADDRESS\+\_\+\+MATCHED\+: EV1 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+BYTE\+\_\+\+RECEIVED\+: EV2 \item (I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+BYTE\+\_\+\+RECEIVED $\vert$ I2\+C\+\_\+\+FLAG\+\_\+\+DUALF)\+: EV2 \item (I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+BYTE\+\_\+\+RECEIVED $\vert$ I2\+C\+\_\+\+FLAG\+\_\+\+GENCALL)\+: EV2 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+BYTE\+\_\+\+TRANSMITTED\+: EV3 \item (I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+BYTE\+\_\+\+TRANSMITTED $\vert$ I2\+C\+\_\+\+FLAG\+\_\+\+DUALF)\+: EV3 \item (I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+BYTE\+\_\+\+TRANSMITTED $\vert$ I2\+C\+\_\+\+FLAG\+\_\+\+GENCALL)\+: EV3 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+ACK\+\_\+\+FAILURE\+: EV3\+\_\+2 \item I2\+C\+\_\+\+EVENT\+\_\+\+SLAVE\+\_\+\+STOP\+\_\+\+DETECTED\+: EV4 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+MODE\+\_\+\+SELECT\+: EV5 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+TRANSMITTER\+\_\+\+MODE\+\_\+\+SELECTED\+: EV6 ~\newline
 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+RECEIVER\+\_\+\+MODE\+\_\+\+SELECTED\+: EV6 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+BYTE\+\_\+\+RECEIVED\+: EV7 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+BYTE\+\_\+\+TRANSMITTING\+: EV8 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+BYTE\+\_\+\+TRANSMITTED\+: EV8\+\_\+2 \item I2\+C\+\_\+\+EVENT\+\_\+\+MASTER\+\_\+\+MODE\+\_\+\+ADDRESS10\+: EV9\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
For detailed description of Events, please refer to section I2\+C\+\_\+\+Events in \doxyref{stm32f4xx\+\_\+i2c.\+h}{p.}{stm32f4xx__i2c_8h} file.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em An} & Error\+Status enumeration value\+:
\begin{DoxyItemize}
\item SUCCESS\+: Last event is equal to the I2\+C\+\_\+\+EVENT
\item ERROR\+: Last event is different from the I2\+C\+\_\+\+EVENT 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga9d4f8fe9f7232696114b5578b1223963} 
\index{I2C@{I2C}!I2C\_ClearFlag@{I2C\_ClearFlag}}
\index{I2C\_ClearFlag@{I2C\_ClearFlag}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_ClearFlag()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint32\+\_\+t}]{I2\+C\+\_\+\+FLAG }\end{DoxyParamCaption})}



Clears the I2\+Cx\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+FLAG} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+FLAG\+\_\+\+SMBALERT\+: SMBus Alert flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TIMEOUT\+: Timeout or Tlow error flag \item I2\+C\+\_\+\+FLAG\+\_\+\+PECERR\+: PEC error in reception flag \item I2\+C\+\_\+\+FLAG\+\_\+\+OVR\+: Overrun/\+Underrun flag (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+AF\+: Acknowledge failure flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ARLO\+: Arbitration lost flag (Master mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+BERR\+: Bus error flag\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
STOPF (STOP detection) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+Flag\+Status()}{p.}{group___i2_c___group5_ga15c95d0ed124f029621a2061b1677ee7}) followed by a write operation to I2\+C\+\_\+\+CR1 register (\doxyref{I2\+C\+\_\+\+Cmd()}{p.}{group___i2_c___group1_ga7e1323c9133c2cb424dfb5b10b7d2f0b} to re-\/enable the I2C peripheral). 

ADD10 (10-\/bit header sent) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 (\doxyref{I2\+C\+\_\+\+Get\+Flag\+Status()}{p.}{group___i2_c___group5_ga15c95d0ed124f029621a2061b1677ee7}) followed by writing the second byte of the address in DR register. 

BTF (Byte Transfer Finished) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+Flag\+Status()}{p.}{group___i2_c___group5_ga15c95d0ed124f029621a2061b1677ee7}) followed by a read/write to I2\+C\+\_\+\+DR register (\doxyref{I2\+C\+\_\+\+Send\+Data()}{p.}{group___i2_c___group2_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9}). 

ADDR (Address sent) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+Flag\+Status()}{p.}{group___i2_c___group5_ga15c95d0ed124f029621a2061b1677ee7}) followed by a read operation to I2\+C\+\_\+\+SR2 register ((void)(I2\+Cx-\/$>$SR2)). 

SB (Start Bit) is cleared software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+Flag\+Status()}{p.}{group___i2_c___group5_ga15c95d0ed124f029621a2061b1677ee7}) followed by a write operation to I2\+C\+\_\+\+DR register (\doxyref{I2\+C\+\_\+\+Send\+Data()}{p.}{group___i2_c___group2_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9}).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga110dda440fa200b5f77349df19b3e6bb} 
\index{I2C@{I2C}!I2C\_ClearITPendingBit@{I2C\_ClearITPendingBit}}
\index{I2C\_ClearITPendingBit@{I2C\_ClearITPendingBit}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_ClearITPendingBit()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Clear\+ITPending\+Bit (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint32\+\_\+t}]{I2\+C\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the I2\+Cx\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+IT} & specifies the interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+IT\+\_\+\+SMBALERT\+: SMBus Alert interrupt \item I2\+C\+\_\+\+IT\+\_\+\+TIMEOUT\+: Timeout or Tlow error interrupt \item I2\+C\+\_\+\+IT\+\_\+\+PECERR\+: PEC error in reception interrupt \item I2\+C\+\_\+\+IT\+\_\+\+OVR\+: Overrun/\+Underrun interrupt (Slave mode) \item I2\+C\+\_\+\+IT\+\_\+\+AF\+: Acknowledge failure interrupt \item I2\+C\+\_\+\+IT\+\_\+\+ARLO\+: Arbitration lost interrupt (Master mode) \item I2\+C\+\_\+\+IT\+\_\+\+BERR\+: Bus error interrupt\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
STOPF (STOP detection) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+ITStatus()}{p.}{group___i2_c___group5_ga447771fbbd94a56f3570b9f430a069ba}) followed by a write operation to I2\+C\+\_\+\+CR1 register (\doxyref{I2\+C\+\_\+\+Cmd()}{p.}{group___i2_c___group1_ga7e1323c9133c2cb424dfb5b10b7d2f0b} to re-\/enable the I2C peripheral). 

ADD10 (10-\/bit header sent) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 (\doxyref{I2\+C\+\_\+\+Get\+ITStatus()}{p.}{group___i2_c___group5_ga447771fbbd94a56f3570b9f430a069ba}) followed by writing the second byte of the address in I2\+C\+\_\+\+DR register. 

BTF (Byte Transfer Finished) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+ITStatus()}{p.}{group___i2_c___group5_ga447771fbbd94a56f3570b9f430a069ba}) followed by a read/write to I2\+C\+\_\+\+DR register (\doxyref{I2\+C\+\_\+\+Send\+Data()}{p.}{group___i2_c___group2_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9}). 

ADDR (Address sent) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+ITStatus()}{p.}{group___i2_c___group5_ga447771fbbd94a56f3570b9f430a069ba}) followed by a read operation to I2\+C\+\_\+\+SR2 register ((void)(I2\+Cx-\/$>$SR2)). 

SB (Start Bit) is cleared by software sequence\+: a read operation to I2\+C\+\_\+\+SR1 register (\doxyref{I2\+C\+\_\+\+Get\+ITStatus()}{p.}{group___i2_c___group5_ga447771fbbd94a56f3570b9f430a069ba}) followed by a write operation to I2\+C\+\_\+\+DR register (\doxyref{I2\+C\+\_\+\+Send\+Data()}{p.}{group___i2_c___group2_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9}). 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga7e1323c9133c2cb424dfb5b10b7d2f0b} 
\index{I2C@{I2C}!I2C\_Cmd@{I2C\_Cmd}}
\index{I2C\_Cmd@{I2C\_Cmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_Cmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Cmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C peripheral. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2\+Cx peripheral. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga2ee214364603059ad5d9089f749f5bfd} 
\index{I2C@{I2C}!I2C\_DeInit@{I2C\_DeInit}}
\index{I2C\_DeInit@{I2C\_DeInit}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_DeInit()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx }\end{DoxyParamCaption})}



Deinitialize the I2\+Cx peripheral registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga38502ce11e5ec923e0f6476aaa35b45c} 
\index{I2C@{I2C}!I2C\_DMACmd@{I2C\_DMACmd}}
\index{I2C\_DMACmd@{I2C\_DMACmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_DMACmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+DMACmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C DMA requests. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C DMA transfer. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gab2e994c5681eb6ec7c26a03ffe1de060} 
\index{I2C@{I2C}!I2C\_DMALastTransferCmd@{I2C\_DMALastTransferCmd}}
\index{I2C\_DMALastTransferCmd@{I2C\_DMALastTransferCmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_DMALastTransferCmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+DMALast\+Transfer\+Cmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Specifies that the next DMA transfer is the last one. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C DMA last transfer. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga02145a333a56e79557d6ef4ea03fc313} 
\index{I2C@{I2C}!I2C\_DualAddressCmd@{I2C\_DualAddressCmd}}
\index{I2C\_DualAddressCmd@{I2C\_DualAddressCmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_DualAddressCmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Dual\+Address\+Cmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C dual addressing mode. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C dual addressing mode. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gaa570f76bc34e5b0531b29b1a90af1275} 
\index{I2C@{I2C}!I2C\_FastModeDutyCycleConfig@{I2C\_FastModeDutyCycleConfig}}
\index{I2C\_FastModeDutyCycleConfig@{I2C\_FastModeDutyCycleConfig}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_FastModeDutyCycleConfig()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Fast\+Mode\+Duty\+Cycle\+Config (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint16\+\_\+t}]{I2\+C\+\_\+\+Duty\+Cycle }\end{DoxyParamCaption})}



Selects the specified I2C fast mode duty cycle. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+Duty\+Cycle} & specifies the fast mode duty cycle. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+Duty\+Cycle\+\_\+2\+: I2C fast mode Tlow/\+Thigh = 2 \item I2\+C\+\_\+\+Duty\+Cycle\+\_\+16\+\_\+9\+: I2C fast mode Tlow/\+Thigh = 16/9 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga65c740fc8d7b3b9f15cc432d8699d471} 
\index{I2C@{I2C}!I2C\_GeneralCallCmd@{I2C\_GeneralCallCmd}}
\index{I2C\_GeneralCallCmd@{I2C\_GeneralCallCmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GeneralCallCmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+General\+Call\+Cmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C general call feature. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C General call. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga36c522b471588be9779c878222ccb20f} 
\index{I2C@{I2C}!I2C\_GenerateSTART@{I2C\_GenerateSTART}}
\index{I2C\_GenerateSTART@{I2C\_GenerateSTART}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GenerateSTART()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Generate\+START (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Generates I2\+Cx communication START condition. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C START condition generation. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga5c92cb573ca0ae58cc465e5400246561} 
\index{I2C@{I2C}!I2C\_GenerateSTOP@{I2C\_GenerateSTOP}}
\index{I2C\_GenerateSTOP@{I2C\_GenerateSTOP}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GenerateSTOP()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Generate\+STOP (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Generates I2\+Cx communication STOP condition. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C STOP condition generation. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga15c95d0ed124f029621a2061b1677ee7} 
\index{I2C@{I2C}!I2C\_GetFlagStatus@{I2C\_GetFlagStatus}}
\index{I2C\_GetFlagStatus@{I2C\_GetFlagStatus}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GetFlagStatus()}
{\footnotesize\ttfamily Flag\+Status I2\+C\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint32\+\_\+t}]{I2\+C\+\_\+\+FLAG }\end{DoxyParamCaption})}



Checks whether the specified I2C flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+FLAG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+FLAG\+\_\+\+DUALF\+: Dual flag (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+SMBHOST\+: SMBus host header (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+SMBDEFAULT\+: SMBus default header (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+GENCALL\+: General call header flag (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+TRA\+: Transmitter/\+Receiver flag \item I2\+C\+\_\+\+FLAG\+\_\+\+BUSY\+: Bus busy flag \item I2\+C\+\_\+\+FLAG\+\_\+\+MSL\+: Master/\+Slave flag \item I2\+C\+\_\+\+FLAG\+\_\+\+SMBALERT\+: SMBus Alert flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TIMEOUT\+: Timeout or Tlow error flag \item I2\+C\+\_\+\+FLAG\+\_\+\+PECERR\+: PEC error in reception flag \item I2\+C\+\_\+\+FLAG\+\_\+\+OVR\+: Overrun/\+Underrun flag (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+AF\+: Acknowledge failure flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ARLO\+: Arbitration lost flag (Master mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+BERR\+: Bus error flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TXE\+: Data register empty flag (Transmitter) \item I2\+C\+\_\+\+FLAG\+\_\+\+RXNE\+: Data register not empty (Receiver) flag \item I2\+C\+\_\+\+FLAG\+\_\+\+STOPF\+: Stop detection flag (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+ADD10\+: 10-\/bit header sent flag (Master mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+BTF\+: Byte transfer finished flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ADDR\+: Address sent flag (Master mode) "{}\+ADSL"{} Address matched flag (Slave mode)"{}\+ENDAD"{} \item I2\+C\+\_\+\+FLAG\+\_\+\+SB\+: Start bit flag (Master mode) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of I2\+C\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga447771fbbd94a56f3570b9f430a069ba} 
\index{I2C@{I2C}!I2C\_GetITStatus@{I2C\_GetITStatus}}
\index{I2C\_GetITStatus@{I2C\_GetITStatus}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GetITStatus()}
{\footnotesize\ttfamily ITStatus I2\+C\+\_\+\+Get\+ITStatus (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint32\+\_\+t}]{I2\+C\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified I2C interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+IT} & specifies the interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+IT\+\_\+\+SMBALERT\+: SMBus Alert flag \item I2\+C\+\_\+\+IT\+\_\+\+TIMEOUT\+: Timeout or Tlow error flag \item I2\+C\+\_\+\+IT\+\_\+\+PECERR\+: PEC error in reception flag \item I2\+C\+\_\+\+IT\+\_\+\+OVR\+: Overrun/\+Underrun flag (Slave mode) \item I2\+C\+\_\+\+IT\+\_\+\+AF\+: Acknowledge failure flag \item I2\+C\+\_\+\+IT\+\_\+\+ARLO\+: Arbitration lost flag (Master mode) \item I2\+C\+\_\+\+IT\+\_\+\+BERR\+: Bus error flag \item I2\+C\+\_\+\+IT\+\_\+\+TXE\+: Data register empty flag (Transmitter) \item I2\+C\+\_\+\+IT\+\_\+\+RXNE\+: Data register not empty (Receiver) flag \item I2\+C\+\_\+\+IT\+\_\+\+STOPF\+: Stop detection flag (Slave mode) \item I2\+C\+\_\+\+IT\+\_\+\+ADD10\+: 10-\/bit header sent flag (Master mode) \item I2\+C\+\_\+\+IT\+\_\+\+BTF\+: Byte transfer finished flag \item I2\+C\+\_\+\+IT\+\_\+\+ADDR\+: Address sent flag (Master mode) "{}\+ADSL"{} Address matched flag (Slave mode)"{}\+ENDAD"{} \item I2\+C\+\_\+\+IT\+\_\+\+SB\+: Start bit flag (Master mode) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of I2\+C\+\_\+\+IT (SET or RESET). \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga29237aea9b5a3ead33167e1d027e9f1a} 
\index{I2C@{I2C}!I2C\_GetLastEvent@{I2C\_GetLastEvent}}
\index{I2C\_GetLastEvent@{I2C\_GetLastEvent}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GetLastEvent()}
{\footnotesize\ttfamily uint32\+\_\+t I2\+C\+\_\+\+Get\+Last\+Event (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx }\end{DoxyParamCaption})}



Returns the last I2\+Cx Event. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
For detailed description of Events, please refer to section I2\+C\+\_\+\+Events in \doxyref{stm32f4xx\+\_\+i2c.\+h}{p.}{stm32f4xx__i2c_8h} file.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em The} & last event \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga7bf75e7c27c0e1d73e70fc0e1c7cd1dd} 
\index{I2C@{I2C}!I2C\_GetPEC@{I2C\_GetPEC}}
\index{I2C\_GetPEC@{I2C\_GetPEC}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_GetPEC()}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Get\+PEC (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx }\end{DoxyParamCaption})}



Returns the PEC value for the specified I2C. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & PEC value. \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gaac29465bca70fbc91c2f922ab67bb88e} 
\index{I2C@{I2C}!I2C\_Init@{I2C\_Init}}
\index{I2C\_Init@{I2C\_Init}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_Init()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Init (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{\textbf{ I2\+C\+\_\+\+Init\+Type\+Def} $\ast$}]{I2\+C\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the I2\+Cx peripheral according to the specified parameters in the I2\+C\+\_\+\+Init\+Struct. 

\begin{DoxyNote}{Note}
To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral input clock) must be a multiple of 10 MHz. ~\newline

\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+Init\+Struct} & pointer to a \doxyref{I2\+C\+\_\+\+Init\+Type\+Def}{p.}{struct_i2_c___init_type_def} structure that contains the configuration information for the specified I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga58fed146a06cb81d2940604e460de047} 
\index{I2C@{I2C}!I2C\_ITConfig@{I2C\_ITConfig}}
\index{I2C\_ITConfig@{I2C\_ITConfig}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_ITConfig()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+ITConfig (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint16\+\_\+t}]{I2\+C\+\_\+\+IT,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C interrupts. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+IT} & specifies the I2C interrupts sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+IT\+\_\+\+BUF\+: Buffer interrupt mask \item I2\+C\+\_\+\+IT\+\_\+\+EVT\+: Event interrupt mask \item I2\+C\+\_\+\+IT\+\_\+\+ERR\+: Error interrupt mask \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified I2C interrupts. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gad08ebffc3a234d84e6405ec115bd74f1} 
\index{I2C@{I2C}!I2C\_NACKPositionConfig@{I2C\_NACKPositionConfig}}
\index{I2C\_NACKPositionConfig@{I2C\_NACKPositionConfig}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_NACKPositionConfig()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+NACKPosition\+Config (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint16\+\_\+t}]{I2\+C\+\_\+\+NACKPosition }\end{DoxyParamCaption})}



Selects the specified I2C NACK position in master receiver mode. 

\begin{DoxyNote}{Note}
This function is useful in I2C Master Receiver mode when the number of data to be received is equal to 2. In this case, this function should be called (with parameter I2\+C\+\_\+\+NACKPosition\+\_\+\+Next) before data reception starts,as described in the 2-\/byte reception procedure recommended in Reference Manual in Section\+: Master receiver. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+NACKPosition} & specifies the NACK position. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+NACKPosition\+\_\+\+Next\+: indicates that the next byte will be the last received byte. ~\newline
 \item I2\+C\+\_\+\+NACKPosition\+\_\+\+Current\+: indicates that current byte is the last received byte.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This function configures the same bit (POS) as \doxyref{I2\+C\+\_\+\+PECPosition\+Config()}{p.}{group___i2_c___group3_ga5d0f939bdd45542502827bf408f24161} but is intended to be used in I2C mode while \doxyref{I2\+C\+\_\+\+PECPosition\+Config()}{p.}{group___i2_c___group3_ga5d0f939bdd45542502827bf408f24161} is intended to used in SMBUS mode.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga7be2cc634a613c8e3539137e897a22df} 
\index{I2C@{I2C}!I2C\_OwnAddress2Config@{I2C\_OwnAddress2Config}}
\index{I2C\_OwnAddress2Config@{I2C\_OwnAddress2Config}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_OwnAddress2Config()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Own\+Address2\+Config (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint8\+\_\+t}]{Address }\end{DoxyParamCaption})}



Configures the specified I2C own address2. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em Address} & specifies the 7bit I2C own address2. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga5d0f939bdd45542502827bf408f24161} 
\index{I2C@{I2C}!I2C\_PECPositionConfig@{I2C\_PECPositionConfig}}
\index{I2C\_PECPositionConfig@{I2C\_PECPositionConfig}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_PECPositionConfig()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+PECPosition\+Config (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint16\+\_\+t}]{I2\+C\+\_\+\+PECPosition }\end{DoxyParamCaption})}



Selects the specified I2C PEC position. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+PECPosition} & specifies the PEC position. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+PECPosition\+\_\+\+Next\+: indicates that the next byte is PEC \item I2\+C\+\_\+\+PECPosition\+\_\+\+Current\+: indicates that current byte is PEC\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This function configures the same bit (POS) as \doxyref{I2\+C\+\_\+\+NACKPosition\+Config()}{p.}{group___i2_c___group1_gad08ebffc3a234d84e6405ec115bd74f1} but is intended to be used in SMBUS mode while \doxyref{I2\+C\+\_\+\+NACKPosition\+Config()}{p.}{group___i2_c___group1_gad08ebffc3a234d84e6405ec115bd74f1} is intended to used in I2C mode.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga8021dc796d15f997356b0583d6346805} 
\index{I2C@{I2C}!I2C\_ReadRegister@{I2C\_ReadRegister}}
\index{I2C\_ReadRegister@{I2C\_ReadRegister}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_ReadRegister()}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Read\+Register (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint8\+\_\+t}]{I2\+C\+\_\+\+Register }\end{DoxyParamCaption})}



Reads the specified I2C register and returns its value. 


\begin{DoxyParams}{Parameters}
{\em I2\+C\+\_\+\+Register} & specifies the register to read. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+Register\+\_\+\+CR1\+: CR1 register. \item I2\+C\+\_\+\+Register\+\_\+\+CR2\+: CR2 register. \item I2\+C\+\_\+\+Register\+\_\+\+OAR1\+: OAR1 register. \item I2\+C\+\_\+\+Register\+\_\+\+OAR2\+: OAR2 register. \item I2\+C\+\_\+\+Register\+\_\+\+DR\+: DR register. \item I2\+C\+\_\+\+Register\+\_\+\+SR1\+: SR1 register. \item I2\+C\+\_\+\+Register\+\_\+\+SR2\+: SR2 register. \item I2\+C\+\_\+\+Register\+\_\+\+CCR\+: CCR register. \item I2\+C\+\_\+\+Register\+\_\+\+TRISE\+: TRISE register. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & value of the read register. \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gaeaaa4b6f77f50eb57465148c55d27fb2} 
\index{I2C@{I2C}!I2C\_ReceiveData@{I2C\_ReceiveData}}
\index{I2C\_ReceiveData@{I2C\_ReceiveData}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_ReceiveData()}
{\footnotesize\ttfamily uint8\+\_\+t I2\+C\+\_\+\+Receive\+Data (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx }\end{DoxyParamCaption})}



Returns the most recent received data by the I2\+Cx peripheral. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & value of the received data. \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga009fc2a5b2313c36da39ece39a1156a6} 
\index{I2C@{I2C}!I2C\_Send7bitAddress@{I2C\_Send7bitAddress}}
\index{I2C\_Send7bitAddress@{I2C\_Send7bitAddress}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_Send7bitAddress()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Send7bit\+Address (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint8\+\_\+t}]{Address,  }\item[{uint8\+\_\+t}]{I2\+C\+\_\+\+Direction }\end{DoxyParamCaption})}



Transmits the address byte to select the slave device. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em Address} & specifies the slave address which will be transmitted \\
\hline
{\em I2\+C\+\_\+\+Direction} & specifies whether the I2C device will be a Transmitter or a Receiver. This parameter can be one of the following values \begin{DoxyItemize}
\item I2\+C\+\_\+\+Direction\+\_\+\+Transmitter\+: Transmitter mode \item I2\+C\+\_\+\+Direction\+\_\+\+Receiver\+: Receiver mode \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9} 
\index{I2C@{I2C}!I2C\_SendData@{I2C\_SendData}}
\index{I2C\_SendData@{I2C\_SendData}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_SendData()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Send\+Data (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint8\+\_\+t}]{Data }\end{DoxyParamCaption})}



Sends a data byte through the I2\+Cx peripheral. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em Data} & Byte to be transmitted.. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga75a810776d9710d2f6d9c5d9e93241c6} 
\index{I2C@{I2C}!I2C\_SMBusAlertConfig@{I2C\_SMBusAlertConfig}}
\index{I2C\_SMBusAlertConfig@{I2C\_SMBusAlertConfig}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_SMBusAlertConfig()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+SMBus\+Alert\+Config (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{uint16\+\_\+t}]{I2\+C\+\_\+\+SMBus\+Alert }\end{DoxyParamCaption})}



Drives the SMBus\+Alert pin high or low for the specified I2C. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em I2\+C\+\_\+\+SMBus\+Alert} & specifies SMBAlert pin level. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+SMBus\+Alert\+\_\+\+Low\+: SMBAlert pin driven low \item I2\+C\+\_\+\+SMBus\+Alert\+\_\+\+High\+: SMBAlert pin driven high \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga1289c908aeb882443aba323b459c638b} 
\index{I2C@{I2C}!I2C\_SoftwareResetCmd@{I2C\_SoftwareResetCmd}}
\index{I2C\_SoftwareResetCmd@{I2C\_SoftwareResetCmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_SoftwareResetCmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Software\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C software reset. 

\begin{DoxyNote}{Note}
When software reset is enabled, the I2C IOs are released (this can be useful to recover from bus errors). ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C software reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga7459feb3b1dfcd3e4f6574002ca7d3bd} 
\index{I2C@{I2C}!I2C\_StretchClockCmd@{I2C\_StretchClockCmd}}
\index{I2C\_StretchClockCmd@{I2C\_StretchClockCmd}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_StretchClockCmd()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Stretch\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C Clock stretching. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2\+Cx Clock stretching. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_ga08582aca6d7d7910cd5cbff0d9def350} 
\index{I2C@{I2C}!I2C\_StructInit@{I2C\_StructInit}}
\index{I2C\_StructInit@{I2C\_StructInit}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_StructInit()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ I2\+C\+\_\+\+Init\+Type\+Def} $\ast$}]{I2\+C\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Fills each I2\+C\+\_\+\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em I2\+C\+\_\+\+Init\+Struct} & pointer to an \doxyref{I2\+C\+\_\+\+Init\+Type\+Def}{p.}{struct_i2_c___init_type_def} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___i2_c_gaa27d1440290fe601e730b6980999afe3} 
\index{I2C@{I2C}!I2C\_TransmitPEC@{I2C\_TransmitPEC}}
\index{I2C\_TransmitPEC@{I2C\_TransmitPEC}!I2C@{I2C}}
\doxysubsubsubsection{I2C\_TransmitPEC()}
{\footnotesize\ttfamily void I2\+C\+\_\+\+Transmit\+PEC (\begin{DoxyParamCaption}\item[{I2\+C\+\_\+\+Type\+Def $\ast$}]{I2\+Cx,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified I2C PEC transfer. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & where x can be 1, 2 or 3 to select the I2C peripheral. \\
\hline
{\em New\+State} & new state of the I2C PEC transmission. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\input{group___i2_c___private___functions}
\input{group___i2_c___exported___constants}
