<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='84' type='bool llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic(const llvm::RegisterBankInfo::OperandsMapper &amp; OpdMapper, bool Signed) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1522' ll='1577' type='bool llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic(const llvm::RegisterBankInfo::OperandsMapper &amp; OpdMapper, bool Signed) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3015' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3018' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
