// Seed: 591105351
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    output tri1 id_4
    , id_24,
    input tri0 id_5,
    input wor id_6,
    input wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input tri0 id_15,
    output tri id_16,
    output supply0 id_17,
    output wire id_18,
    input wor id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri id_22
);
  logic [7:0] id_25, id_26;
  assign id_18 = id_0;
  wire id_27;
  logic [7:0] id_28 = id_26, id_29, id_30, id_31, id_32;
  wire id_33;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8,
    output logic id_9,
    input uwire id_10
);
  final id_9 <= 1;
  wire id_12, id_13;
  id_14(
      .id_0('b0), .id_1(1), .id_2(1), .id_3(1), .id_4(1)
  );
  always id_0 <= ~id_8;
  supply0 id_15 = 1;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_1,
      id_5,
      id_1,
      id_3,
      id_4,
      id_10,
      id_7,
      id_3,
      id_8,
      id_2,
      id_10,
      id_6,
      id_7,
      id_10,
      id_7,
      id_7,
      id_1,
      id_8,
      id_3,
      id_3,
      id_7
  );
  assign id_7 = 1;
  assign id_1 = 1;
  id_20(
      .id_0(id_10), .id_1(id_16)
  );
endmodule
