// Seed: 60180108
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output wire id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri1 id_8
);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd79,
    parameter id_25 = 32'd10,
    parameter id_5  = 32'd69
) (
    output wor id_0,
    input wire id_1,
    input tri id_2,
    output logic id_3,
    input wor id_4,
    input wand _id_5,
    input uwire id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    input wand id_15,
    output tri _id_16,
    output wand id_17,
    output wand id_18,
    input wire id_19,
    input wor id_20,
    input supply1 id_21,
    input tri0 id_22,
    output tri0 id_23,
    input uwire id_24,
    input wire _id_25
);
  assign id_18 = -1;
  assign id_0  = -1'b0 << {-1, 1};
  logic [{  id_25  } : id_16] id_27;
  ;
  final id_3 <= -1;
  logic id_28 = -1'd0;
  assign id_13 = 1'b0;
  wire [( "" ) : -1 'b0] id_29 = id_1;
  wire id_30 = id_6;
  module_0 modCall_1 (
      id_0,
      id_17,
      id_18,
      id_23,
      id_18,
      id_2,
      id_11,
      id_23,
      id_17
  );
  wire [1 : id_5] id_31 = id_10;
  assign id_29 = id_22;
endmodule
