Loading plugins phase: Elapsed time ==> 0s.200ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_2's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_2)
 * C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cydwr (Clock_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.100ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.050ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  version_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -dcpsoc3 version_01.v -verilog
======================================================================

======================================================================
Compiling:  version_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -dcpsoc3 version_01.v -verilog
======================================================================

======================================================================
Compiling:  version_01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -dcpsoc3 -verilog version_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 04 23:45:25 2016


======================================================================
Compiling:  version_01.v
Program  :   vpp
Options  :    -yv2 -q10 version_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 04 23:45:25 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'version_01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  version_01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -dcpsoc3 -verilog version_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 04 23:45:25 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\codegentemp\version_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\codegentemp\version_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  version_01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -dcpsoc3 -verilog version_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 04 23:45:25 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\codegentemp\version_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\codegentemp\version_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2CS:udb_clk\
	Net_306
	\I2CS:Net_973\
	Net_307
	\I2CS:Net_974\
	\I2CS:timeout_clk\
	Net_312
	\I2CS:Net_975\
	Net_310
	Net_311
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:Net_101\
	\PWM2:Net_96\
	\PWM2:PWMUDB:MODULE_1:b_31\
	\PWM2:PWMUDB:MODULE_1:b_30\
	\PWM2:PWMUDB:MODULE_1:b_29\
	\PWM2:PWMUDB:MODULE_1:b_28\
	\PWM2:PWMUDB:MODULE_1:b_27\
	\PWM2:PWMUDB:MODULE_1:b_26\
	\PWM2:PWMUDB:MODULE_1:b_25\
	\PWM2:PWMUDB:MODULE_1:b_24\
	\PWM2:PWMUDB:MODULE_1:b_23\
	\PWM2:PWMUDB:MODULE_1:b_22\
	\PWM2:PWMUDB:MODULE_1:b_21\
	\PWM2:PWMUDB:MODULE_1:b_20\
	\PWM2:PWMUDB:MODULE_1:b_19\
	\PWM2:PWMUDB:MODULE_1:b_18\
	\PWM2:PWMUDB:MODULE_1:b_17\
	\PWM2:PWMUDB:MODULE_1:b_16\
	\PWM2:PWMUDB:MODULE_1:b_15\
	\PWM2:PWMUDB:MODULE_1:b_14\
	\PWM2:PWMUDB:MODULE_1:b_13\
	\PWM2:PWMUDB:MODULE_1:b_12\
	\PWM2:PWMUDB:MODULE_1:b_11\
	\PWM2:PWMUDB:MODULE_1:b_10\
	\PWM2:PWMUDB:MODULE_1:b_9\
	\PWM2:PWMUDB:MODULE_1:b_8\
	\PWM2:PWMUDB:MODULE_1:b_7\
	\PWM2:PWMUDB:MODULE_1:b_6\
	\PWM2:PWMUDB:MODULE_1:b_5\
	\PWM2:PWMUDB:MODULE_1:b_4\
	\PWM2:PWMUDB:MODULE_1:b_3\
	\PWM2:PWMUDB:MODULE_1:b_2\
	\PWM2:PWMUDB:MODULE_1:b_1\
	\PWM2:PWMUDB:MODULE_1:b_0\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_450
	Net_400
	Net_397
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\
	\UpDown:Net_1123\
	\UpDown:Cnt8:Net_82\
	\UpDown:Cnt8:Net_95\
	\UpDown:Cnt8:Net_91\
	\UpDown:Cnt8:Net_102\
	\UpDown:Cnt8:CounterUDB:ctrl_cmod_2\
	\UpDown:Cnt8:CounterUDB:ctrl_cmod_1\
	\UpDown:Cnt8:CounterUDB:ctrl_cmod_0\

    Synthesized names
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 151 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__step_net_0
Aliasing \I2CS:Net_969\ to tmpOE__step_net_0
Aliasing \I2CS:Net_968\ to tmpOE__step_net_0
Aliasing tmpOE__sda_net_0 to tmpOE__step_net_0
Aliasing tmpOE__scl_net_0 to tmpOE__step_net_0
Aliasing tmpOE__Dir_step_net_0 to tmpOE__step_net_0
Aliasing \PWM2:PWMUDB:hwCapture\ to zero
Aliasing \PWM2:PWMUDB:trig_out\ to tmpOE__step_net_0
Aliasing \PWM2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill\ to tmpOE__step_net_0
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2:PWMUDB:reset\ to zero
Aliasing \PWM2:PWMUDB:status_6\ to zero
Aliasing \PWM2:PWMUDB:status_4\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM2:PWMUDB:pwm_temp\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__step_net_0
Aliasing \UpDown:Cnt8:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \UpDown:Cnt8:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \UpDown:Cnt8:CounterUDB:capt_rising\ to zero
Aliasing \UpDown:Cnt8:CounterUDB:underflow\ to \UpDown:Cnt8:CounterUDB:status_1\
Aliasing \UpDown:Cnt8:CounterUDB:tc_i\ to \UpDown:Cnt8:CounterUDB:reload_tc\
Aliasing \UpDown:bQuadDec:status_4\ to zero
Aliasing \UpDown:bQuadDec:status_5\ to zero
Aliasing \UpDown:bQuadDec:status_6\ to zero
Aliasing \UpDown:Net_1229\ to tmpOE__step_net_0
Aliasing tmpOE__set_pwm_net_0 to tmpOE__step_net_0
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to tmpOE__step_net_0
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__step_net_0
Aliasing \PWM2:PWMUDB:tc_i_reg\\D\ to \PWM2:PWMUDB:status_2\
Aliasing \UpDown:Cnt8:CounterUDB:prevCapture\\D\ to zero
Aliasing \UpDown:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \UpDown:Cnt8:CounterUDB:prevCompare\\D\
Removing Rhs of wire Net_399[2] = \PWM2:PWMUDB:pwm2_i_reg\[188]
Removing Rhs of wire Net_276[6] = \PWM2:PWMUDB:pwm1_i_reg\[186]
Removing Lhs of wire one[15] = tmpOE__step_net_0[9]
Removing Rhs of wire \I2CS:sda_x_wire\[19] = \I2CS:Net_643_1\[20]
Removing Rhs of wire \I2CS:Net_697\[22] = \I2CS:Net_643_2\[28]
Removing Rhs of wire \I2CS:Net_1109_0\[25] = \I2CS:scl_yfb\[38]
Removing Rhs of wire \I2CS:Net_1109_1\[26] = \I2CS:sda_yfb\[39]
Removing Lhs of wire \I2CS:scl_x_wire\[29] = \I2CS:Net_643_0\[27]
Removing Lhs of wire \I2CS:Net_969\[30] = tmpOE__step_net_0[9]
Removing Lhs of wire \I2CS:Net_968\[31] = tmpOE__step_net_0[9]
Removing Lhs of wire \I2CS:tmpOE__Bufoe_scl_net_0\[41] = tmpOE__step_net_0[9]
Removing Lhs of wire \I2CS:tmpOE__Bufoe_sda_net_0\[44] = tmpOE__step_net_0[9]
Removing Lhs of wire tmpOE__sda_net_0[52] = tmpOE__step_net_0[9]
Removing Lhs of wire tmpOE__scl_net_0[57] = tmpOE__step_net_0[9]
Removing Lhs of wire tmpOE__Dir_step_net_0[62] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[80] = \PWM2:PWMUDB:control_7\[72]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[90] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[91] = \PWM2:PWMUDB:control_7\[72]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[95] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[97] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[98] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[99] = \PWM2:PWMUDB:runmode_enable\[96]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[103] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[104] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[105] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[106] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[109] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_1_1\[113] = \PWM2:PWMUDB:MODULE_1:g2:a0:s_1\[352]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_1_0\[115] = \PWM2:PWMUDB:MODULE_1:g2:a0:s_0\[353]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[116] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[117] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[118] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[119] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:reset\[122] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:status_6\[123] = zero[14]
Removing Rhs of wire \PWM2:PWMUDB:status_5\[124] = \PWM2:PWMUDB:final_kill_reg\[139]
Removing Lhs of wire \PWM2:PWMUDB:status_4\[125] = zero[14]
Removing Rhs of wire \PWM2:PWMUDB:status_3\[126] = \PWM2:PWMUDB:fifo_full\[146]
Removing Rhs of wire \PWM2:PWMUDB:status_1\[128] = \PWM2:PWMUDB:cmp2_status_reg\[138]
Removing Rhs of wire \PWM2:PWMUDB:status_0\[129] = \PWM2:PWMUDB:cmp1_status_reg\[137]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\R\[140] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\S\[141] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\R\[142] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\S\[143] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\R\[144] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\S\[145] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[147] = \PWM2:PWMUDB:tc_i\[101]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[148] = \PWM2:PWMUDB:runmode_enable\[96]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[149] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[182] = \PWM2:PWMUDB:cmp1_less\[153]
Removing Lhs of wire \PWM2:PWMUDB:compare2\[183] = \PWM2:PWMUDB:cmp2_less\[156]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[193] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_23\[234] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_22\[235] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_21\[236] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_20\[237] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_19\[238] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_18\[239] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_17\[240] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_16\[241] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_15\[242] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_14\[243] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_13\[244] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_12\[245] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_11\[246] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_10\[247] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_9\[248] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_8\[249] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_7\[250] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_6\[251] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_5\[252] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_4\[253] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_3\[254] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_2\[255] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_1\[256] = \PWM2:PWMUDB:MODIN1_1\[257]
Removing Lhs of wire \PWM2:PWMUDB:MODIN1_1\[257] = \PWM2:PWMUDB:dith_count_1\[112]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_0\[258] = \PWM2:PWMUDB:MODIN1_0\[259]
Removing Lhs of wire \PWM2:PWMUDB:MODIN1_0\[259] = \PWM2:PWMUDB:dith_count_0\[114]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[391] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[392] = tmpOE__step_net_0[9]
Removing Rhs of wire \UpDown:Net_1276\[401] = \UpDown:Cnt8:Net_49\[402]
Removing Rhs of wire \UpDown:Net_1276\[401] = \UpDown:Cnt8:CounterUDB:tc_reg_i\[458]
Removing Lhs of wire \UpDown:Cnt8:Net_89\[404] = \UpDown:Net_1251\[405]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:ctrl_capmode_1\[414] = zero[14]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:ctrl_capmode_0\[415] = zero[14]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:ctrl_enable\[427] = \UpDown:Cnt8:CounterUDB:control_7\[419]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:capt_rising\[429] = zero[14]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:capt_falling\[430] = \UpDown:Cnt8:CounterUDB:prevCapture\[428]
Removing Rhs of wire \UpDown:Net_1260\[434] = \UpDown:bQuadDec:state_2\[522]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:final_enable\[436] = \UpDown:Cnt8:CounterUDB:control_7\[419]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:counter_enable\[437] = \UpDown:Cnt8:CounterUDB:control_7\[419]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:status_0\[438] = \UpDown:Cnt8:CounterUDB:cmp_out_status\[439]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:status_1\[440] = \UpDown:Cnt8:CounterUDB:per_zero\[441]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:status_2\[442] = \UpDown:Cnt8:CounterUDB:overflow_status\[443]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:status_3\[444] = \UpDown:Cnt8:CounterUDB:underflow_status\[445]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:status_4\[446] = \UpDown:Cnt8:CounterUDB:hwCapture\[432]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:status_5\[447] = \UpDown:Cnt8:CounterUDB:fifo_full\[448]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:status_6\[449] = \UpDown:Cnt8:CounterUDB:fifo_nempty\[450]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:overflow\[452] = \UpDown:Cnt8:CounterUDB:per_FF\[453]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:underflow\[454] = \UpDown:Cnt8:CounterUDB:status_1\[440]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:tc_i\[457] = \UpDown:Cnt8:CounterUDB:reload_tc\[435]
Removing Rhs of wire \UpDown:Cnt8:CounterUDB:cmp_out_i\[459] = \UpDown:Cnt8:CounterUDB:cmp_equal\[460]
Removing Rhs of wire \UpDown:Net_1269\[463] = \UpDown:Cnt8:CounterUDB:cmp_out_reg_i\[462]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:dp_dir\[467] = \UpDown:Net_1251\[405]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:cs_addr_2\[468] = \UpDown:Net_1251\[405]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:cs_addr_1\[469] = \UpDown:Cnt8:CounterUDB:count_enable\[466]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:cs_addr_0\[470] = \UpDown:Cnt8:CounterUDB:reload\[433]
Removing Lhs of wire \UpDown:Net_1290\[499] = \UpDown:Net_1276\[401]
Removing Lhs of wire \UpDown:bQuadDec:index_filt\[520] = \UpDown:Net_1232\[521]
Removing Lhs of wire \UpDown:Net_1232\[521] = tmpOE__step_net_0[9]
Removing Rhs of wire \UpDown:bQuadDec:error\[523] = \UpDown:bQuadDec:state_3\[524]
Removing Lhs of wire \UpDown:bQuadDec:status_0\[527] = \UpDown:Net_530\[528]
Removing Lhs of wire \UpDown:bQuadDec:status_1\[529] = \UpDown:Net_611\[530]
Removing Lhs of wire \UpDown:bQuadDec:status_2\[531] = \UpDown:Net_1260\[434]
Removing Lhs of wire \UpDown:bQuadDec:status_3\[532] = \UpDown:bQuadDec:error\[523]
Removing Lhs of wire \UpDown:bQuadDec:status_4\[533] = zero[14]
Removing Lhs of wire \UpDown:bQuadDec:status_5\[534] = zero[14]
Removing Lhs of wire \UpDown:bQuadDec:status_6\[535] = zero[14]
Removing Lhs of wire \UpDown:Net_1229\[540] = tmpOE__step_net_0[9]
Removing Lhs of wire \UpDown:Net_1272\[541] = \UpDown:Net_1269\[463]
Removing Lhs of wire tmpOE__set_pwm_net_0[544] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[548] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[549] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[550] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[553] = tmpOE__step_net_0[9]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare1\\D\[556] = \PWM2:PWMUDB:cmp1\[132]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare2\\D\[557] = \PWM2:PWMUDB:cmp2\[135]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\D\[558] = \PWM2:PWMUDB:cmp1_status\[133]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\D\[559] = \PWM2:PWMUDB:cmp2_status\[136]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[561] = \PWM2:PWMUDB:pwm_i\[185]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[562] = \PWM2:PWMUDB:pwm1_i\[187]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[563] = \PWM2:PWMUDB:pwm2_i\[189]
Removing Lhs of wire \PWM2:PWMUDB:tc_i_reg\\D\[564] = \PWM2:PWMUDB:status_2\[127]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:prevCapture\\D\[566] = zero[14]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:overflow_reg_i\\D\[567] = \UpDown:Cnt8:CounterUDB:overflow\[452]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:underflow_reg_i\\D\[568] = \UpDown:Cnt8:CounterUDB:status_1\[440]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:tc_reg_i\\D\[569] = \UpDown:Cnt8:CounterUDB:reload_tc\[435]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:prevCompare\\D\[570] = \UpDown:Cnt8:CounterUDB:cmp_out_i\[459]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:cmp_out_reg_i\\D\[571] = \UpDown:Cnt8:CounterUDB:cmp_out_i\[459]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:count_stored_i\\D\[572] = \UpDown:Net_1203\[465]

------------------------------------------------------
Aliased 0 equations, 140 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_460' (cost = 0):
Net_460 <= (not Net_466);

Note:  Expanding virtual equation for 'Net_452' (cost = 1):
Net_452 <= ((Net_276 and Net_466));

Note:  Expanding virtual equation for 'tmpOE__step_net_0' (cost = 0):
tmpOE__step_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp2\' (cost = 0):
\PWM2:PWMUDB:cmp2\ <= (\PWM2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UpDown:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\UpDown:Cnt8:CounterUDB:capt_either_edge\ <= (\UpDown:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\UpDown:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\UpDown:Cnt8:CounterUDB:reload_tc\ <= (\UpDown:Cnt8:CounterUDB:status_1\
	OR \UpDown:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\UpDown:bQuadDec:A_j\' (cost = 1):
\UpDown:bQuadDec:A_j\ <= ((\UpDown:bQuadDec:quad_A_delayed_0\ and \UpDown:bQuadDec:quad_A_delayed_1\ and \UpDown:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\UpDown:bQuadDec:A_k\' (cost = 3):
\UpDown:bQuadDec:A_k\ <= ((not \UpDown:bQuadDec:quad_A_delayed_0\ and not \UpDown:bQuadDec:quad_A_delayed_1\ and not \UpDown:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\UpDown:bQuadDec:B_j\' (cost = 1):
\UpDown:bQuadDec:B_j\ <= ((\UpDown:bQuadDec:quad_B_delayed_0\ and \UpDown:bQuadDec:quad_B_delayed_1\ and \UpDown:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\UpDown:bQuadDec:B_k\' (cost = 3):
\UpDown:bQuadDec:B_k\ <= ((not \UpDown:bQuadDec:quad_B_delayed_0\ and not \UpDown:bQuadDec:quad_B_delayed_1\ and not \UpDown:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\UpDown:Net_1151\' (cost = 0):
\UpDown:Net_1151\ <= (not \UpDown:Net_1251\);

Note:  Expanding virtual equation for '\UpDown:Net_1287\' (cost = 0):
\UpDown:Net_1287\ <= (not \UpDown:Net_1269\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_453' (cost = 1):
Net_453 <= ((not Net_466 and Net_399));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UpDown:Net_1248\' (cost = 2):
\UpDown:Net_1248\ <= ((not \UpDown:Net_1269\ and \UpDown:Net_1276\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:pwm_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UpDown:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[151] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i\[185] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[362] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[372] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[382] = zero[14]
Removing Lhs of wire \UpDown:Cnt8:CounterUDB:hwCapture\[432] = zero[14]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[551] = \PWM2:PWMUDB:control_7\[72]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\D\[560] = zero[14]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj" -dcpsoc3 version_01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.896ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 04 December 2016 23:45:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\Projekt 4. semester\E4PRJ4-Gruppe1\Test4\version_01.cydsn\version_01.cyprj -d CY8C5868LTI-LP039 version_01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UpDown:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock I2CS_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_440
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_253
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UpDown:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UpDown:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UpDown:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UpDown:Net_1269\, Duplicate of \UpDown:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\UpDown:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \UpDown:Net_1269\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => step(0)__PA ,
            input => Net_345 ,
            pad => step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sda(0)__PA ,
            fb => \I2CS:Net_1109_1\ ,
            input => \I2CS:sda_x_wire\ ,
            pad => sda(0)_PAD );
        Properties:
        {
        }

    Pin : Name = scl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => scl(0)__PA ,
            fb => \I2CS:Net_1109_0\ ,
            input => \I2CS:Net_643_0\ ,
            pad => scl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_step(0)__PA ,
            pad => Dir_step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = set_pwm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => set_pwm(0)__PA ,
            fb => Net_466 ,
            pad => set_pwm(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_345, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_399 * !Net_466
            + Net_276 * Net_466
        );
        Output = Net_345 (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UpDown:Net_1260\ * !\UpDown:Cnt8:CounterUDB:status_1\ * 
              !\UpDown:Cnt8:CounterUDB:overflow\
        );
        Output = \UpDown:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:cmp_out_i\ * 
              !\UpDown:Cnt8:CounterUDB:prevCompare\
        );
        Output = \UpDown:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:overflow\ * 
              !\UpDown:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \UpDown:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:status_1\ * 
              !\UpDown:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \UpDown:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:control_7\ * 
              !\UpDown:Cnt8:CounterUDB:count_stored_i\ * \UpDown:Net_1203\
        );
        Output = \UpDown:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\UpDown:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Net_1276\ * \UpDown:Net_1251\ * 
              !\UpDown:Cnt8:CounterUDB:prevCompare\
        );
        Output = \UpDown:Net_530\ (fanout=1)

    MacroCell: Name=\UpDown:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Net_1276\ * !\UpDown:Net_1251\ * 
              !\UpDown:Cnt8:CounterUDB:prevCompare\
        );
        Output = \UpDown:Net_611\ (fanout=1)

    MacroCell: Name=\UpDown:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_276
        );
        Output = \UpDown:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\UpDown:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_A_delayed_0\
        );
        Output = \UpDown:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\UpDown:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_A_delayed_1\
        );
        Output = \UpDown:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\UpDown:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_399
        );
        Output = \UpDown:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\UpDown:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_B_delayed_0\
        );
        Output = \UpDown:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\UpDown:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_B_delayed_1\
        );
        Output = \UpDown:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare2\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_276, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_276 (fanout=2)

    MacroCell: Name=Net_399, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = Net_399 (fanout=2)

    MacroCell: Name=\UpDown:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              !\UpDown:bQuadDec:quad_A_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              \UpDown:bQuadDec:quad_A_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\
            + \UpDown:Net_1251_split\
        );
        Output = \UpDown:Net_1251\ (fanout=5)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:overflow\
        );
        Output = \UpDown:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:status_1\
        );
        Output = \UpDown:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\UpDown:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UpDown:Cnt8:CounterUDB:status_1\ * 
              !\UpDown:Cnt8:CounterUDB:overflow\
        );
        Output = \UpDown:Net_1276\ (fanout=2)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \UpDown:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\UpDown:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\
            + \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:Net_1251_split\ (fanout=1)

    MacroCell: Name=\UpDown:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Net_1203\
        );
        Output = \UpDown:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\UpDown:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UpDown:Net_1260\ * \UpDown:Net_1203\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:Net_1203\ (fanout=3)

    MacroCell: Name=\UpDown:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UpDown:bQuadDec:quad_A_delayed_0\ * 
              !\UpDown:bQuadDec:quad_A_delayed_1\ * 
              !\UpDown:bQuadDec:quad_A_delayed_2\ * 
              \UpDown:bQuadDec:quad_A_filt\
            + \UpDown:bQuadDec:quad_A_delayed_0\ * 
              \UpDown:bQuadDec:quad_A_delayed_1\ * 
              \UpDown:bQuadDec:quad_A_delayed_2\ * 
              !\UpDown:bQuadDec:quad_A_filt\
        );
        Output = \UpDown:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\UpDown:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UpDown:bQuadDec:quad_B_delayed_0\ * 
              !\UpDown:bQuadDec:quad_B_delayed_1\ * 
              !\UpDown:bQuadDec:quad_B_delayed_2\ * 
              \UpDown:bQuadDec:quad_B_filt\
            + \UpDown:bQuadDec:quad_B_delayed_0\ * 
              \UpDown:bQuadDec:quad_B_delayed_1\ * 
              \UpDown:bQuadDec:quad_B_delayed_2\ * 
              !\UpDown:bQuadDec:quad_B_filt\
        );
        Output = \UpDown:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\UpDown:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\UpDown:Net_1260\ * !\UpDown:bQuadDec:error\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:Net_1260\ (fanout=10)

    MacroCell: Name=\UpDown:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + \UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\UpDown:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:error\ * \UpDown:bQuadDec:state_1\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:bQuadDec:quad_A_filt\ * !\UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\UpDown:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_B_filt\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_253 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM2:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_440 ,
            cs_addr_2 => \UpDown:Net_1251\ ,
            cs_addr_1 => \UpDown:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \UpDown:Cnt8:CounterUDB:reload\ ,
            z0_comb => \UpDown:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \UpDown:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \UpDown:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \UpDown:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \UpDown:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_253 ,
            status_3 => \PWM2:PWMUDB:status_3\ ,
            status_2 => \PWM2:PWMUDB:status_2\ ,
            status_1 => \PWM2:PWMUDB:status_1\ ,
            status_0 => \PWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \UpDown:Net_1260\ ,
            clock => Net_440 ,
            status_6 => \UpDown:Cnt8:CounterUDB:status_6\ ,
            status_5 => \UpDown:Cnt8:CounterUDB:status_5\ ,
            status_3 => \UpDown:Cnt8:CounterUDB:status_3\ ,
            status_2 => \UpDown:Cnt8:CounterUDB:status_2\ ,
            status_1 => \UpDown:Cnt8:CounterUDB:status_1\ ,
            status_0 => \UpDown:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UpDown:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_440 ,
            status_3 => \UpDown:bQuadDec:error\ ,
            status_2 => \UpDown:Net_1260\ ,
            status_1 => \UpDown:Net_611\ ,
            status_0 => \UpDown:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_253 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UpDown:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_440 ,
            control_7 => \UpDown:Cnt8:CounterUDB:control_7\ ,
            control_6 => \UpDown:Cnt8:CounterUDB:control_6\ ,
            control_5 => \UpDown:Cnt8:CounterUDB:control_5\ ,
            control_4 => \UpDown:Cnt8:CounterUDB:control_4\ ,
            control_3 => \UpDown:Cnt8:CounterUDB:control_3\ ,
            control_2 => \UpDown:Cnt8:CounterUDB:control_2\ ,
            control_1 => \UpDown:Cnt8:CounterUDB:control_1\ ,
            control_0 => \UpDown:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CS:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CS:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   60 :  324 :  384 : 15.63 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.030ms
Tech Mapping phase: Elapsed time ==> 0s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Dir_step(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : scl(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : sda(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : set_pwm(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : step(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.25
                   Pterms :            5.17
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       9.83 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:error\ * \UpDown:bQuadDec:state_1\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:bQuadDec:quad_A_filt\ * !\UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_B_filt\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UpDown:Net_1260\ * \UpDown:Net_1203\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:control_7\ * 
              !\UpDown:Cnt8:CounterUDB:count_stored_i\ * \UpDown:Net_1203\
        );
        Output = \UpDown:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Net_1203\
        );
        Output = \UpDown:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\UpDown:Net_1260\ * !\UpDown:bQuadDec:error\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_440 ,
        cs_addr_2 => \UpDown:Net_1251\ ,
        cs_addr_1 => \UpDown:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \UpDown:Cnt8:CounterUDB:reload\ ,
        z0_comb => \UpDown:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \UpDown:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \UpDown:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \UpDown:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \UpDown:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \UpDown:Net_1260\ ,
        clock => Net_440 ,
        status_6 => \UpDown:Cnt8:CounterUDB:status_6\ ,
        status_5 => \UpDown:Cnt8:CounterUDB:status_5\ ,
        status_3 => \UpDown:Cnt8:CounterUDB:status_3\ ,
        status_2 => \UpDown:Cnt8:CounterUDB:status_2\ ,
        status_1 => \UpDown:Cnt8:CounterUDB:status_1\ ,
        status_0 => \UpDown:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UpDown:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_440 ,
        control_7 => \UpDown:Cnt8:CounterUDB:control_7\ ,
        control_6 => \UpDown:Cnt8:CounterUDB:control_6\ ,
        control_5 => \UpDown:Cnt8:CounterUDB:control_5\ ,
        control_4 => \UpDown:Cnt8:CounterUDB:control_4\ ,
        control_3 => \UpDown:Cnt8:CounterUDB:control_3\ ,
        control_2 => \UpDown:Cnt8:CounterUDB:control_2\ ,
        control_1 => \UpDown:Cnt8:CounterUDB:control_1\ ,
        control_0 => \UpDown:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\
            + \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              \UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:Net_1251\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              !\UpDown:bQuadDec:quad_A_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              \UpDown:bQuadDec:quad_A_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_0\
            + \UpDown:Net_1251\ * !\UpDown:Net_1260\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\
            + \UpDown:Net_1251_split\
        );
        Output = \UpDown:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:cmp_out_i\ * 
              !\UpDown:Cnt8:CounterUDB:prevCompare\
        );
        Output = \UpDown:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UpDown:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_440 ,
        status_3 => \UpDown:bQuadDec:error\ ,
        status_2 => \UpDown:Net_1260\ ,
        status_1 => \UpDown:Net_611\ ,
        status_0 => \UpDown:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Net_1276\ * \UpDown:Net_1251\ * 
              !\UpDown:Cnt8:CounterUDB:prevCompare\
        );
        Output = \UpDown:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UpDown:bQuadDec:quad_B_delayed_0\ * 
              !\UpDown:bQuadDec:quad_B_delayed_1\ * 
              !\UpDown:bQuadDec:quad_B_delayed_2\ * 
              \UpDown:bQuadDec:quad_B_filt\
            + \UpDown:bQuadDec:quad_B_delayed_0\ * 
              \UpDown:bQuadDec:quad_B_delayed_1\ * 
              \UpDown:bQuadDec:quad_B_delayed_2\ * 
              !\UpDown:bQuadDec:quad_B_filt\
        );
        Output = \UpDown:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UpDown:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Net_1276\ * !\UpDown:Net_1251\ * 
              !\UpDown:Cnt8:CounterUDB:prevCompare\
        );
        Output = \UpDown:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * !\UpDown:bQuadDec:quad_A_filt\ * 
              \UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              \UpDown:bQuadDec:state_1\ * !\UpDown:bQuadDec:state_0\
            + !\UpDown:Net_1260\ * \UpDown:bQuadDec:quad_A_filt\ * 
              !\UpDown:bQuadDec:quad_B_filt\ * !\UpDown:bQuadDec:error\ * 
              !\UpDown:bQuadDec:state_1\ * \UpDown:bQuadDec:state_0\
            + \UpDown:bQuadDec:quad_A_filt\ * \UpDown:bQuadDec:quad_B_filt\ * 
              !\UpDown:bQuadDec:error\ * !\UpDown:bQuadDec:state_1\ * 
              !\UpDown:bQuadDec:state_0\
        );
        Output = \UpDown:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_253 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UpDown:Net_1260\ * !\UpDown:Cnt8:CounterUDB:status_1\ * 
              !\UpDown:Cnt8:CounterUDB:overflow\
        );
        Output = \UpDown:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:Net_1276\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UpDown:Cnt8:CounterUDB:status_1\ * 
              !\UpDown:Cnt8:CounterUDB:overflow\
        );
        Output = \UpDown:Net_1276\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:overflow\
        );
        Output = \UpDown:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:overflow\ * 
              !\UpDown:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \UpDown:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:status_1\
        );
        Output = \UpDown:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:status_1\ * 
              !\UpDown:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \UpDown:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_399
        );
        Output = \UpDown:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_A_delayed_1\
        );
        Output = \UpDown:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UpDown:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_A_delayed_0\
        );
        Output = \UpDown:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_276
        );
        Output = \UpDown:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_276, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_276 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_345, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_399 * !Net_466
            + Net_276 * Net_466
        );
        Output = Net_345 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_399, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = Net_399 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_253 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM2:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_B_delayed_0\
        );
        Output = \UpDown:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:bQuadDec:quad_B_delayed_1\
        );
        Output = \UpDown:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UpDown:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \UpDown:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_440) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UpDown:bQuadDec:quad_A_delayed_0\ * 
              !\UpDown:bQuadDec:quad_A_delayed_1\ * 
              !\UpDown:bQuadDec:quad_A_delayed_2\ * 
              \UpDown:bQuadDec:quad_A_filt\
            + \UpDown:bQuadDec:quad_A_delayed_0\ * 
              \UpDown:bQuadDec:quad_A_delayed_1\ * 
              \UpDown:bQuadDec:quad_A_delayed_2\ * 
              !\UpDown:bQuadDec:quad_A_filt\
        );
        Output = \UpDown:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare2\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_253 ,
        status_3 => \PWM2:PWMUDB:status_3\ ,
        status_2 => \PWM2:PWMUDB:status_2\ ,
        status_1 => \PWM2:PWMUDB:status_1\ ,
        status_0 => \PWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2CS:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CS:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = set_pwm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => set_pwm(0)__PA ,
        fb => Net_466 ,
        pad => set_pwm(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => step(0)__PA ,
        input => Net_345 ,
        pad => step(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Dir_step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_step(0)__PA ,
        pad => Dir_step(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = scl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => scl(0)__PA ,
        fb => \I2CS:Net_1109_0\ ,
        input => \I2CS:Net_643_0\ ,
        pad => scl(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = sda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sda(0)__PA ,
        fb => \I2CS:Net_1109_1\ ,
        input => \I2CS:sda_x_wire\ ,
        pad => sda(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_440 ,
            dclk_0 => Net_440_local ,
            dclk_glb_1 => Net_253 ,
            dclk_1 => Net_253_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2CS:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2CS:Net_1109_0\ ,
            sda_in => \I2CS:Net_1109_1\ ,
            scl_out => \I2CS:Net_643_0\ ,
            sda_out => \I2CS:sda_x_wire\ ,
            interrupt => \I2CS:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |  set_pwm(0) | FB(Net_466)
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------
   2 |   3 |     * |      NONE |         CMOS_OUT |     step(0) | In(Net_345)
     |   4 |     * |      NONE |         CMOS_OUT | Dir_step(0) | 
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------
  12 |   4 |     * |      NONE |      RES_PULL_UP |      scl(0) | FB(\I2CS:Net_1109_0\), In(\I2CS:Net_643_0\)
     |   5 |     * |      NONE |      RES_PULL_UP |      sda(0) | FB(\I2CS:Net_1109_1\), In(\I2CS:sda_x_wire\)
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.800ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.365ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in version_01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.221ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.221ms
API generation phase: Elapsed time ==> 0s.908ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
