// Seed: 3179139478
module module_0 (
    input  tri1  id_0,
    input  wor   id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  wand  id_4,
    input  uwire id_5
);
  logic id_7;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output uwire id_8,
    input uwire id_9,
    output wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output supply0 id_14,
    output wor id_15,
    input wire id_16
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_11,
      id_9
  );
endmodule
