$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Thu Sep 22 21:50:37 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! ADD_OUT [7] $end
$var wire 1 " ADD_OUT [6] $end
$var wire 1 # ADD_OUT [5] $end
$var wire 1 $ ADD_OUT [4] $end
$var wire 1 % ADD_OUT [3] $end
$var wire 1 & ADD_OUT [2] $end
$var wire 1 ' ADD_OUT [1] $end
$var wire 1 ( ADD_OUT [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * EQUAL_FLAG $end
$var wire 1 + HabilitaRAM $end
$var wire 1 , KEY [3] $end
$var wire 1 - KEY [2] $end
$var wire 1 . KEY [1] $end
$var wire 1 / KEY [0] $end
$var wire 1 0 LEDR [9] $end
$var wire 1 1 LEDR [8] $end
$var wire 1 2 LEDR [7] $end
$var wire 1 3 LEDR [6] $end
$var wire 1 4 LEDR [5] $end
$var wire 1 5 LEDR [4] $end
$var wire 1 6 LEDR [3] $end
$var wire 1 7 LEDR [2] $end
$var wire 1 8 LEDR [1] $end
$var wire 1 9 LEDR [0] $end
$var wire 1 : MEM_ADDRESS [5] $end
$var wire 1 ; MEM_ADDRESS [4] $end
$var wire 1 < MEM_ADDRESS [3] $end
$var wire 1 = MEM_ADDRESS [2] $end
$var wire 1 > MEM_ADDRESS [1] $end
$var wire 1 ? MEM_ADDRESS [0] $end
$var wire 1 @ Palavra [11] $end
$var wire 1 A Palavra [10] $end
$var wire 1 B Palavra [9] $end
$var wire 1 C Palavra [8] $end
$var wire 1 D Palavra [7] $end
$var wire 1 E Palavra [6] $end
$var wire 1 F Palavra [5] $end
$var wire 1 G Palavra [4] $end
$var wire 1 H Palavra [3] $end
$var wire 1 I Palavra [2] $end
$var wire 1 J Palavra [1] $end
$var wire 1 K Palavra [0] $end
$var wire 1 L PC_OUT [8] $end
$var wire 1 M PC_OUT [7] $end
$var wire 1 N PC_OUT [6] $end
$var wire 1 O PC_OUT [5] $end
$var wire 1 P PC_OUT [4] $end
$var wire 1 Q PC_OUT [3] $end
$var wire 1 R PC_OUT [2] $end
$var wire 1 S PC_OUT [1] $end
$var wire 1 T PC_OUT [0] $end
$var wire 1 U REGA_OUT [7] $end
$var wire 1 V REGA_OUT [6] $end
$var wire 1 W REGA_OUT [5] $end
$var wire 1 X REGA_OUT [4] $end
$var wire 1 Y REGA_OUT [3] $end
$var wire 1 Z REGA_OUT [2] $end
$var wire 1 [ REGA_OUT [1] $end
$var wire 1 \ REGA_OUT [0] $end

$scope module i1 $end
$var wire 1 ] gnd $end
$var wire 1 ^ vcc $end
$var wire 1 _ unknown $end
$var wire 1 ` devoe $end
$var wire 1 a devclrn $end
$var wire 1 b devpor $end
$var wire 1 c ww_devoe $end
$var wire 1 d ww_devclrn $end
$var wire 1 e ww_devpor $end
$var wire 1 f ww_CLOCK_50 $end
$var wire 1 g ww_KEY [3] $end
$var wire 1 h ww_KEY [2] $end
$var wire 1 i ww_KEY [1] $end
$var wire 1 j ww_KEY [0] $end
$var wire 1 k ww_PC_OUT [8] $end
$var wire 1 l ww_PC_OUT [7] $end
$var wire 1 m ww_PC_OUT [6] $end
$var wire 1 n ww_PC_OUT [5] $end
$var wire 1 o ww_PC_OUT [4] $end
$var wire 1 p ww_PC_OUT [3] $end
$var wire 1 q ww_PC_OUT [2] $end
$var wire 1 r ww_PC_OUT [1] $end
$var wire 1 s ww_PC_OUT [0] $end
$var wire 1 t ww_LEDR [9] $end
$var wire 1 u ww_LEDR [8] $end
$var wire 1 v ww_LEDR [7] $end
$var wire 1 w ww_LEDR [6] $end
$var wire 1 x ww_LEDR [5] $end
$var wire 1 y ww_LEDR [4] $end
$var wire 1 z ww_LEDR [3] $end
$var wire 1 { ww_LEDR [2] $end
$var wire 1 | ww_LEDR [1] $end
$var wire 1 } ww_LEDR [0] $end
$var wire 1 ~ ww_REGA_OUT [7] $end
$var wire 1 !! ww_REGA_OUT [6] $end
$var wire 1 "! ww_REGA_OUT [5] $end
$var wire 1 #! ww_REGA_OUT [4] $end
$var wire 1 $! ww_REGA_OUT [3] $end
$var wire 1 %! ww_REGA_OUT [2] $end
$var wire 1 &! ww_REGA_OUT [1] $end
$var wire 1 '! ww_REGA_OUT [0] $end
$var wire 1 (! ww_Palavra [11] $end
$var wire 1 )! ww_Palavra [10] $end
$var wire 1 *! ww_Palavra [9] $end
$var wire 1 +! ww_Palavra [8] $end
$var wire 1 ,! ww_Palavra [7] $end
$var wire 1 -! ww_Palavra [6] $end
$var wire 1 .! ww_Palavra [5] $end
$var wire 1 /! ww_Palavra [4] $end
$var wire 1 0! ww_Palavra [3] $end
$var wire 1 1! ww_Palavra [2] $end
$var wire 1 2! ww_Palavra [1] $end
$var wire 1 3! ww_Palavra [0] $end
$var wire 1 4! ww_EQUAL_FLAG $end
$var wire 1 5! ww_HabilitaRAM $end
$var wire 1 6! ww_MEM_ADDRESS [5] $end
$var wire 1 7! ww_MEM_ADDRESS [4] $end
$var wire 1 8! ww_MEM_ADDRESS [3] $end
$var wire 1 9! ww_MEM_ADDRESS [2] $end
$var wire 1 :! ww_MEM_ADDRESS [1] $end
$var wire 1 ;! ww_MEM_ADDRESS [0] $end
$var wire 1 <! ww_ADD_OUT [7] $end
$var wire 1 =! ww_ADD_OUT [6] $end
$var wire 1 >! ww_ADD_OUT [5] $end
$var wire 1 ?! ww_ADD_OUT [4] $end
$var wire 1 @! ww_ADD_OUT [3] $end
$var wire 1 A! ww_ADD_OUT [2] $end
$var wire 1 B! ww_ADD_OUT [1] $end
$var wire 1 C! ww_ADD_OUT [0] $end
$var wire 1 D! \CLOCK_50~input_o\ $end
$var wire 1 E! \KEY[1]~input_o\ $end
$var wire 1 F! \KEY[2]~input_o\ $end
$var wire 1 G! \KEY[3]~input_o\ $end
$var wire 1 H! \ADD_OUT[0]~output_o\ $end
$var wire 1 I! \ADD_OUT[1]~output_o\ $end
$var wire 1 J! \ADD_OUT[2]~output_o\ $end
$var wire 1 K! \ADD_OUT[3]~output_o\ $end
$var wire 1 L! \ADD_OUT[4]~output_o\ $end
$var wire 1 M! \ADD_OUT[5]~output_o\ $end
$var wire 1 N! \ADD_OUT[6]~output_o\ $end
$var wire 1 O! \ADD_OUT[7]~output_o\ $end
$var wire 1 P! \PC_OUT[0]~output_o\ $end
$var wire 1 Q! \PC_OUT[1]~output_o\ $end
$var wire 1 R! \PC_OUT[2]~output_o\ $end
$var wire 1 S! \PC_OUT[3]~output_o\ $end
$var wire 1 T! \PC_OUT[4]~output_o\ $end
$var wire 1 U! \PC_OUT[5]~output_o\ $end
$var wire 1 V! \PC_OUT[6]~output_o\ $end
$var wire 1 W! \PC_OUT[7]~output_o\ $end
$var wire 1 X! \PC_OUT[8]~output_o\ $end
$var wire 1 Y! \LEDR[0]~output_o\ $end
$var wire 1 Z! \LEDR[1]~output_o\ $end
$var wire 1 [! \LEDR[2]~output_o\ $end
$var wire 1 \! \LEDR[3]~output_o\ $end
$var wire 1 ]! \LEDR[4]~output_o\ $end
$var wire 1 ^! \LEDR[5]~output_o\ $end
$var wire 1 _! \LEDR[6]~output_o\ $end
$var wire 1 `! \LEDR[7]~output_o\ $end
$var wire 1 a! \LEDR[8]~output_o\ $end
$var wire 1 b! \LEDR[9]~output_o\ $end
$var wire 1 c! \REGA_OUT[0]~output_o\ $end
$var wire 1 d! \REGA_OUT[1]~output_o\ $end
$var wire 1 e! \REGA_OUT[2]~output_o\ $end
$var wire 1 f! \REGA_OUT[3]~output_o\ $end
$var wire 1 g! \REGA_OUT[4]~output_o\ $end
$var wire 1 h! \REGA_OUT[5]~output_o\ $end
$var wire 1 i! \REGA_OUT[6]~output_o\ $end
$var wire 1 j! \REGA_OUT[7]~output_o\ $end
$var wire 1 k! \Palavra[0]~output_o\ $end
$var wire 1 l! \Palavra[1]~output_o\ $end
$var wire 1 m! \Palavra[2]~output_o\ $end
$var wire 1 n! \Palavra[3]~output_o\ $end
$var wire 1 o! \Palavra[4]~output_o\ $end
$var wire 1 p! \Palavra[5]~output_o\ $end
$var wire 1 q! \Palavra[6]~output_o\ $end
$var wire 1 r! \Palavra[7]~output_o\ $end
$var wire 1 s! \Palavra[8]~output_o\ $end
$var wire 1 t! \Palavra[9]~output_o\ $end
$var wire 1 u! \Palavra[10]~output_o\ $end
$var wire 1 v! \Palavra[11]~output_o\ $end
$var wire 1 w! \EQUAL_FLAG~output_o\ $end
$var wire 1 x! \HabilitaRAM~output_o\ $end
$var wire 1 y! \MEM_ADDRESS[0]~output_o\ $end
$var wire 1 z! \MEM_ADDRESS[1]~output_o\ $end
$var wire 1 {! \MEM_ADDRESS[2]~output_o\ $end
$var wire 1 |! \MEM_ADDRESS[3]~output_o\ $end
$var wire 1 }! \MEM_ADDRESS[4]~output_o\ $end
$var wire 1 ~! \MEM_ADDRESS[5]~output_o\ $end
$var wire 1 !" \KEY[0]~input_o\ $end
$var wire 1 "" \processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 #" \processador|incrementaPC|Add0~2\ $end
$var wire 1 $" \processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 %" \processador|incrementaPC|Add0~6\ $end
$var wire 1 &" \processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 '" \processador|incrementaPC|Add0~10\ $end
$var wire 1 (" \processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 )" \ROM1|memROM~7_combout\ $end
$var wire 1 *" \ROM1|memROM~0_combout\ $end
$var wire 1 +" \ROM1|memROM~1_combout\ $end
$var wire 1 ," \ROM1|memROM~2_combout\ $end
$var wire 1 -" \processador|decoderInstru1|Equal10~4_combout\ $end
$var wire 1 ." \ROM1|memROM~5_combout\ $end
$var wire 1 /" \ROM1|memROM~4_combout\ $end
$var wire 1 0" \ROM1|memROM~4_wirecell_combout\ $end
$var wire 1 1" \ROM1|memROM~6_combout\ $end
$var wire 1 2" \processador|decoderInstru1|Equal10~2_combout\ $end
$var wire 1 3" \RAM1|dado_out~16_combout\ $end
$var wire 1 4" \RAM1|dado_out[0]~8_combout\ $end
$var wire 1 5" \processador|ULA1|Add0~1_sumout\ $end
$var wire 1 6" \processador|decoderInstru1|saida[4]~1_combout\ $end
$var wire 1 7" \processador|ULA1|Add1~34_cout\ $end
$var wire 1 8" \processador|ULA1|Add1~1_sumout\ $end
$var wire 1 9" \processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 :" \processador|decoderInstru1|Equal10~1_combout\ $end
$var wire 1 ;" \processador|decoderInstru1|saida~2_combout\ $end
$var wire 1 <" \RAM1|ram~560_combout\ $end
$var wire 1 =" \RAM1|ram~23_q\ $end
$var wire 1 >" \RAM1|ram~527_combout\ $end
$var wire 1 ?" \RAM1|ram~559_combout\ $end
$var wire 1 @" \RAM1|ram~15_q\ $end
$var wire 1 A" \RAM1|ram~528_combout\ $end
$var wire 1 B" \ROM1|memROM~8_combout\ $end
$var wire 1 C" \RAM1|ram~529_combout\ $end
$var wire 1 D" \RAM1|ram~551_combout\ $end
$var wire 1 E" \RAM1|dado_out[1]~9_combout\ $end
$var wire 1 F" \processador|ULA1|Add0~2\ $end
$var wire 1 G" \processador|ULA1|Add0~5_sumout\ $end
$var wire 1 H" \processador|ULA1|Add1~2\ $end
$var wire 1 I" \processador|ULA1|Add1~5_sumout\ $end
$var wire 1 J" \processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 K" \RAM1|ram~24_q\ $end
$var wire 1 L" \RAM1|ram~530_combout\ $end
$var wire 1 M" \RAM1|ram~16_q\ $end
$var wire 1 N" \RAM1|ram~531_combout\ $end
$var wire 1 O" \RAM1|ram~532_combout\ $end
$var wire 1 P" \RAM1|ram~552_combout\ $end
$var wire 1 Q" \RAM1|dado_out[2]~10_combout\ $end
$var wire 1 R" \processador|ULA1|Add0~6\ $end
$var wire 1 S" \processador|ULA1|Add0~9_sumout\ $end
$var wire 1 T" \processador|ULA1|Add1~6\ $end
$var wire 1 U" \processador|ULA1|Add1~9_sumout\ $end
$var wire 1 V" \processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 W" \RAM1|ram~25_q\ $end
$var wire 1 X" \RAM1|ram~533_combout\ $end
$var wire 1 Y" \RAM1|ram~17_q\ $end
$var wire 1 Z" \RAM1|ram~534_combout\ $end
$var wire 1 [" \RAM1|ram~535_combout\ $end
$var wire 1 \" \RAM1|ram~553_combout\ $end
$var wire 1 ]" \RAM1|dado_out[3]~11_combout\ $end
$var wire 1 ^" \processador|ULA1|Add0~10\ $end
$var wire 1 _" \processador|ULA1|Add0~13_sumout\ $end
$var wire 1 `" \processador|ULA1|Add1~10\ $end
$var wire 1 a" \processador|ULA1|Add1~13_sumout\ $end
$var wire 1 b" \processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 c" \RAM1|ram~26_q\ $end
$var wire 1 d" \RAM1|ram~536_combout\ $end
$var wire 1 e" \RAM1|ram~18_q\ $end
$var wire 1 f" \RAM1|ram~537_combout\ $end
$var wire 1 g" \RAM1|ram~538_combout\ $end
$var wire 1 h" \RAM1|ram~554_combout\ $end
$var wire 1 i" \RAM1|dado_out[4]~12_combout\ $end
$var wire 1 j" \processador|ULA1|Add0~14\ $end
$var wire 1 k" \processador|ULA1|Add0~17_sumout\ $end
$var wire 1 l" \processador|ULA1|Add1~14\ $end
$var wire 1 m" \processador|ULA1|Add1~17_sumout\ $end
$var wire 1 n" \processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 o" \RAM1|ram~27_q\ $end
$var wire 1 p" \RAM1|ram~539_combout\ $end
$var wire 1 q" \RAM1|ram~19_q\ $end
$var wire 1 r" \RAM1|ram~540_combout\ $end
$var wire 1 s" \RAM1|ram~541_combout\ $end
$var wire 1 t" \RAM1|ram~555_combout\ $end
$var wire 1 u" \RAM1|dado_out[5]~13_combout\ $end
$var wire 1 v" \processador|ULA1|Add0~18\ $end
$var wire 1 w" \processador|ULA1|Add0~21_sumout\ $end
$var wire 1 x" \processador|ULA1|Add1~18\ $end
$var wire 1 y" \processador|ULA1|Add1~21_sumout\ $end
$var wire 1 z" \processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 {" \RAM1|ram~28_q\ $end
$var wire 1 |" \RAM1|ram~542_combout\ $end
$var wire 1 }" \RAM1|ram~20_q\ $end
$var wire 1 ~" \RAM1|ram~543_combout\ $end
$var wire 1 !# \RAM1|ram~544_combout\ $end
$var wire 1 "# \RAM1|ram~556_combout\ $end
$var wire 1 ## \RAM1|dado_out[6]~14_combout\ $end
$var wire 1 $# \processador|ULA1|Add0~22\ $end
$var wire 1 %# \processador|ULA1|Add0~25_sumout\ $end
$var wire 1 &# \processador|ULA1|Add1~22\ $end
$var wire 1 '# \processador|ULA1|Add1~25_sumout\ $end
$var wire 1 (# \processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 )# \RAM1|ram~29_q\ $end
$var wire 1 *# \RAM1|ram~545_combout\ $end
$var wire 1 +# \RAM1|ram~21_q\ $end
$var wire 1 ,# \RAM1|ram~546_combout\ $end
$var wire 1 -# \RAM1|ram~547_combout\ $end
$var wire 1 .# \RAM1|ram~557_combout\ $end
$var wire 1 /# \RAM1|dado_out[7]~15_combout\ $end
$var wire 1 0# \processador|ULA1|Add0~26\ $end
$var wire 1 1# \processador|ULA1|Add0~29_sumout\ $end
$var wire 1 2# \processador|ULA1|Add1~26\ $end
$var wire 1 3# \processador|ULA1|Add1~29_sumout\ $end
$var wire 1 4# \processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 5# \RAM1|ram~30_q\ $end
$var wire 1 6# \RAM1|ram~548_combout\ $end
$var wire 1 7# \RAM1|ram~22_q\ $end
$var wire 1 8# \RAM1|ram~549_combout\ $end
$var wire 1 9# \RAM1|ram~550_combout\ $end
$var wire 1 :# \RAM1|ram~558_combout\ $end
$var wire 1 ;# \processador|incrementaPC|Add0~14\ $end
$var wire 1 <# \processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 =# \processador|incrementaPC|Add0~18\ $end
$var wire 1 ># \processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 ?# \processador|incrementaPC|Add0~22\ $end
$var wire 1 @# \processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 A# \processador|incrementaPC|Add0~26\ $end
$var wire 1 B# \processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 C# \processador|incrementaPC|Add0~30\ $end
$var wire 1 D# \processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 E# \ROM1|memROM~3_combout\ $end
$var wire 1 F# \logica_LED|comb~1_combout\ $end
$var wire 1 G# \logica_LED|comb~0_combout\ $end
$var wire 1 H# \logica_LED|FlipFlop1|DOUT~0_combout\ $end
$var wire 1 I# \logica_LED|FlipFlop1|DOUT~q\ $end
$var wire 1 J# \logica_LED|FlipFlop2|DOUT~0_combout\ $end
$var wire 1 K# \logica_LED|FlipFlop2|DOUT~q\ $end
$var wire 1 L# \processador|decoderInstru1|Equal10~0_combout\ $end
$var wire 1 M# \processador|decoderInstru1|saida~0_combout\ $end
$var wire 1 N# \processador|decoderInstru1|Equal10~3_combout\ $end
$var wire 1 O# \decoderBloco|Equal7~0_combout\ $end
$var wire 1 P# \processador|PC|DOUT\ [8] $end
$var wire 1 Q# \processador|PC|DOUT\ [7] $end
$var wire 1 R# \processador|PC|DOUT\ [6] $end
$var wire 1 S# \processador|PC|DOUT\ [5] $end
$var wire 1 T# \processador|PC|DOUT\ [4] $end
$var wire 1 U# \processador|PC|DOUT\ [3] $end
$var wire 1 V# \processador|PC|DOUT\ [2] $end
$var wire 1 W# \processador|PC|DOUT\ [1] $end
$var wire 1 X# \processador|PC|DOUT\ [0] $end
$var wire 1 Y# \logica_LED|REG_LEDS|DOUT\ [7] $end
$var wire 1 Z# \logica_LED|REG_LEDS|DOUT\ [6] $end
$var wire 1 [# \logica_LED|REG_LEDS|DOUT\ [5] $end
$var wire 1 \# \logica_LED|REG_LEDS|DOUT\ [4] $end
$var wire 1 ]# \logica_LED|REG_LEDS|DOUT\ [3] $end
$var wire 1 ^# \logica_LED|REG_LEDS|DOUT\ [2] $end
$var wire 1 _# \logica_LED|REG_LEDS|DOUT\ [1] $end
$var wire 1 `# \logica_LED|REG_LEDS|DOUT\ [0] $end
$var wire 1 a# \processador|REGA|DOUT\ [7] $end
$var wire 1 b# \processador|REGA|DOUT\ [6] $end
$var wire 1 c# \processador|REGA|DOUT\ [5] $end
$var wire 1 d# \processador|REGA|DOUT\ [4] $end
$var wire 1 e# \processador|REGA|DOUT\ [3] $end
$var wire 1 f# \processador|REGA|DOUT\ [2] $end
$var wire 1 g# \processador|REGA|DOUT\ [1] $end
$var wire 1 h# \processador|REGA|DOUT\ [0] $end
$var wire 1 i# \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 n# \RAM1|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 t# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 u# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 w# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 x# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 y# \processador|decoderInstru1|ALT_INV_Equal10~2_combout\ $end
$var wire 1 z# \processador|decoderInstru1|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 {# \processador|decoderInstru1|ALT_INV_Equal10~1_combout\ $end
$var wire 1 |# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 }# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ~# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 !$ \logica_LED|FlipFlop2|ALT_INV_DOUT~q\ $end
$var wire 1 "$ \logica_LED|FlipFlop1|ALT_INV_DOUT~q\ $end
$var wire 1 #$ \processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 $$ \processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 %$ \processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 &$ \processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 '$ \processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 ($ \processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 )$ \processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 *$ \processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 +$ \processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ,$ \processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 -$ \processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 .$ \processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 /$ \processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 0$ \processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 1$ \processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 2$ \processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 3$ \processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 4$ \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 5$ \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 6$ \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 7$ \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 8$ \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 9$ \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 :$ \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ;$ \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 <$ \logica_LED|ALT_INV_comb~1_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_dado_out~16_combout\ $end
$var wire 1 >$ \RAM1|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 D$ \RAM1|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 K$ \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 L$ \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 M$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 N$ \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 O$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 P$ \RAM1|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 Q$ \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 R$ \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 S$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 T$ \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 U$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 V$ \RAM1|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 W$ \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 X$ \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 Y$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 Z$ \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 [$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 \$ \RAM1|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 ]$ \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 ^$ \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 _$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 `$ \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 a$ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 b$ \RAM1|ALT_INV_dado_out[1]~9_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0*
1+
0]
1^
x_
1`
1a
1b
1c
1d
1e
xf
04!
15!
xD!
xE!
xF!
xG!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
1p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
1y!
0z!
0{!
0|!
0}!
0~!
1!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
12"
03"
14"
15"
06"
17"
18"
19"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
1##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
13#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
1i#
1j#
1k#
1l#
1m#
0n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
0y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1<$
1=$
0>$
1?$
1@$
1A$
1B$
1C$
0D$
1E$
1F$
1G$
1H$
1I$
0J$
1K$
1L$
1M$
1N$
1O$
0P$
1Q$
1R$
1S$
1T$
1U$
0V$
1W$
1X$
1Y$
1Z$
1[$
0\$
1]$
1^$
1_$
1`$
1a$
0b$
x,
x-
x.
1/
xg
xh
xi
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
1/!
00!
01!
02!
03!
06!
07!
08!
09!
0:!
1;!
z<!
z=!
z>!
z?!
z@!
zA!
zB!
zC!
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
z!
z"
z#
z$
z%
z&
z'
z(
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
1E
1F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
$end
#20000
0/
0j
0!"
#40000
1/
1j
1!"
1X#
1h#
02$
0;$
0""
1#"
1+"
1/"
1?"
05"
1F"
08"
1H"
1*$
0x#
0}#
1c!
1P!
0I"
1T"
1G"
1$"
02"
16"
0;"
1L#
00"
15"
0F"
18"
09"
1)$
1'!
1s
0U"
1`"
0*$
0z#
1y#
1\
1T
0G"
1($
0y!
05"
1F"
08"
1G"
1I"
0T"
1S"
1U"
0`"
1_"
1k"
0m"
1w"
0y"
1%#
0'#
11#
03#
1V"
1b"
1n"
1z"
1(#
14#
19"
0V"
1#$
1$$
1%$
1&$
0($
0)$
1*$
0;!
1k!
0p!
0q!
0a"
0U"
0G"
1R"
0?
0o!
09"
1J"
1V"
0n"
0z"
0(#
04#
1($
1'$
13!
0.!
0-!
0S"
1^"
0/!
1K
0F
0E
0b"
0V"
0G
0_"
1j"
0k"
1v"
0w"
1$#
0%#
10#
01#
#60000
0/
0j
0!"
#80000
1/
1j
1!"
1W#
0X#
1@"
0q#
1;$
0:$
0$"
1%"
1""
0#"
1*"
0+"
1,"
13"
0?"
1A"
0p#
0=$
0|#
1}#
0~#
0P!
1Q!
1$"
0%"
1&"
1:"
1;"
0L#
1M#
04"
0E"
0Q"
0]"
0i"
0u"
0##
0/#
1C"
0s
1r
0&"
0o#
1>$
1D$
1J$
1P$
1V$
1\$
1b$
1n#
0{#
0T
1S
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
15"
0F"
18"
1G"
0R"
0I"
1T"
1S"
0^"
1U"
1_"
0j"
1a"
1k"
0v"
1m"
1w"
0$#
1y"
1%#
00#
1'#
11#
13#
14"
1D"
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0n#
0#$
0$$
0%$
0&$
0'$
0($
1)$
0*$
0(
0'
0&
0%
0$
0#
0"
0!
1l!
0k!
1p!
1n!
01#
0%#
0w"
0k"
0_"
0U"
1`"
0S"
0G"
0J"
1V"
1b"
1n"
1z"
1(#
14#
05"
1F"
08"
19"
1($
12!
03!
1.!
10!
0a"
1l"
1*$
0K
1J
1H
1F
1H!
0V"
1G"
1'$
09"
0m"
1x"
1C!
0b"
1&$
1(
0y"
1&#
0n"
1%$
0'#
12#
0z"
1$$
03#
0(#
1#$
04#
#100000
0/
0j
0!"
#120000
1/
1j
1!"
1X#
0h#
1g#
01$
12$
0;$
0""
1#"
0*"
1+"
0,"
0/"
03"
1<"
15"
0F"
18"
0H"
0G"
1R"
1I"
0)$
0*$
1=$
1x#
1|#
0}#
1~#
1d!
0c!
1P!
1S"
0I"
1G"
0R"
0$"
1%"
0:"
0;"
1L#
0M#
10"
0C"
1E"
1Q"
1]"
1i"
1u"
1##
1/#
19"
1J"
1)$
1&!
0'!
1s
1&"
0S"
0>$
0D$
0J$
0P$
0V$
0\$
0b$
1o#
1{#
0\
1[
1T
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
0J"
1y!
0D"
0G"
1R"
1I"
0T"
1S"
1U"
0`"
1_"
1a"
0l"
1k"
1m"
0x"
1w"
1y"
0&#
1%#
1'#
02#
11#
13#
zC!
zB!
zA!
z@!
z?!
z>!
z=!
z<!
0#$
0$$
0%$
0&$
0'$
0($
0)$
1;!
z(
z'
z&
z%
z$
z#
z"
z!
0l!
1k!
0p!
0n!
03#
0'#
0y"
0m"
0a"
0U"
0S"
1^"
1?
1J"
1V"
1b"
1n"
1z"
1(#
14#
1($
1'$
1&$
1%$
1$$
1#$
02!
13!
0.!
00!
0_"
1j"
1K
0J
0H
0F
04#
0(#
0z"
0n"
0b"
0V"
0k"
1v"
0w"
1$#
0%#
10#
01#
#140000
0/
0j
0!"
#160000
1/
1j
1!"
1V#
0W#
0X#
1K"
0m#
1;$
1:$
09$
0&"
1'"
1$"
0%"
1""
0#"
1,"
1/"
13"
0<"
1L"
0l#
0=$
0x#
0|#
0P!
0Q!
1R!
0$"
1&"
0'"
1("
06"
1;"
0L#
1M#
00"
1C"
04"
0E"
0Q"
0]"
0i"
0u"
0##
0/#
0s
0r
1q
0("
1>$
1D$
1J$
1P$
1V$
1\$
1b$
1n#
0o#
1z#
0T
0S
1R
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0y!
14"
1D"
05"
08"
1H"
09"
1G"
0R"
0I"
1T"
0J"
1S"
0^"
1U"
1_"
0j"
1a"
1k"
0v"
1m"
1w"
0$#
1y"
1%#
00#
1'#
11#
13#
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0#$
0$$
0%$
0&$
0'$
0($
1)$
1*$
0n#
0;!
0(
0'
0&
0%
0$
0#
0"
0!
1l!
0k!
1p!
01#
0%#
0w"
0k"
0_"
0U"
1`"
0S"
1I"
0?
1o!
15"
18"
0H"
19"
0)$
1($
12!
03!
1.!
0a"
1l"
0*$
1/!
0K
1J
1F
1H!
0I"
1'$
1G
0m"
1x"
1)$
1C!
1&$
1(
0y"
1&#
1%$
0'#
12#
1$$
03#
1#$
#180000
0/
0j
0!"
#200000
1/
1j
1!"
1X#
1h#
0g#
11$
02$
0;$
0""
1#"
0,"
0/"
03"
1E#
1F#
0O#
05"
1F"
08"
1H"
0G"
1I"
0T"
0)$
1*$
0<$
1=$
1x#
1|#
0d!
1c!
1P!
1U"
0`"
0I"
1T"
1G"
1$"
16"
0;"
1L#
0M#
10"
0C"
1O"
1E"
1Q"
1]"
1i"
1u"
1##
1/#
1H#
1)$
0($
0&!
1'!
1s
0U"
1`"
1a"
0l"
0>$
0D$
0J$
0P$
0V$
0\$
0b$
0i#
1o#
0z#
1\
0[
1T
0x!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
0'$
1($
1y!
09"
0D"
1P"
0G"
1R"
1I"
0T"
1S"
1U"
0`"
1V"
1_"
1k"
1w"
1y"
0&#
1%#
1'#
02#
11#
13#
0x"
05!
zC!
zB!
zA!
z@!
z?!
z>!
z=!
z<!
0V"
1b"
0#$
0$$
0%$
0($
0)$
1;!
0+
z(
z'
z&
z%
z$
z#
z"
z!
0l!
1k!
0p!
0y"
03#
0'#
0a"
0U"
0S"
1^"
1?
0o!
1J"
1V"
1z"
1(#
14#
1($
1'$
1$$
1#$
1%$
02!
13!
0.!
0_"
1j"
0/!
1K
0J
0F
0z"
04#
0(#
0b"
0V"
0G
0k"
1v"
0w"
1$#
0%#
10#
01#
#220000
0/
0j
0!"
#240000
1/
1j
1!"
1W#
0X#
1I#
0"$
1;$
0:$
0$"
1%"
1""
0#"
1."
1/"
0A"
0L"
1l#
1p#
0x#
0w#
1a!
0P!
1Q!
1$"
0%"
0&"
1'"
00"
1J#
0O"
1u
0s
1r
1("
1&"
0'"
1i#
11
0T
1S
1z!
0y!
0P"
0("
1:!
0;!
1>
0?
#260000
0/
0j
0!"
#280000
1/
1j
1!"
1X#
1K#
0!$
0;$
0""
1#"
0+"
0."
0/"
11"
1A"
1L"
0E#
0F#
1<$
0l#
0p#
0v#
1x#
1w#
1}#
1b!
1P!
0$"
1%"
12"
06"
1;"
0L#
10"
1O"
1t
1s
0&"
1'"
0i#
1z#
0y#
10
1T
1{!
1}!
0z!
1y!
1G"
0R"
0I"
1T"
1_"
0j"
1a"
1w"
0$#
1y"
11#
13#
19"
0J"
1V"
1n"
1(#
1("
19!
17!
0:!
0#$
0%$
0'$
1)$
1;!
0>
1=
1;
0k!
1p!
1q!
1%#
00#
1k"
0v"
1U"
1S"
0^"
1?
1o!
0($
03!
1.!
1-!
0_"
0w"
01#
1/!
0K
1F
1E
1G
#300000
0/
0j
0!"
#320000
1/
1j
1!"
1U#
0V#
0W#
0X#
1f#
1d#
1b#
0,$
0.$
00$
1;$
1:$
19$
08$
0("
1;#
1&"
0'"
1$"
0%"
1""
0#"
1+"
1/"
01"
1E#
1F#
0S"
1^"
0U"
1`"
0k"
1v"
1m"
0%#
10#
1'#
0$$
0&$
1($
0<$
1v#
0x#
0}#
1i!
1g!
1e!
0P!
0Q!
0R!
1S!
11#
1w"
0a"
1l"
1_"
0$"
0&"
1("
0;#
1<#
02"
16"
0;"
1L#
00"
15"
0F"
18"
09"
1C"
0O"
1P"
1S"
0^"
1U"
1k"
0v"
0m"
1x"
1%#
00#
0'#
12#
1G#
0V"
0n"
0(#
1'$
1!!
1#!
1%!
0s
0r
0q
1p
0<#
1m"
1$$
1&$
0($
1i#
0o#
0*$
0z#
1y#
1Z
1X
1V
0T
0S
0R
1Q
0{!
0}!
03#
01#
0y"
1&#
0w"
0_"
0G"
0&$
0y!
05"
1F"
08"
1G"
1I"
0T"
0S"
1^"
0U"
1_"
1a"
0l"
0k"
1v"
0m"
1w"
1y"
0&#
0%#
10#
1'#
02#
11#
13#
1z"
14#
19"
1D"
0P"
1V"
1%$
1#$
09!
07!
1n"
0'#
12#
0#$
0$$
0%$
1&$
0'$
1($
0)$
1*$
0;!
0=
0;
1k!
0p!
0q!
04#
0z"
03#
01#
1'#
02#
0w"
1$#
1m"
0x"
0_"
1j"
1U"
0`"
0G"
1R"
1$$
0?
0o!
09"
1J"
0V"
1b"
0n"
1z"
1(#
14#
13#
0($
0&$
0$$
1#$
13!
0.!
0-!
0(#
1S"
0a"
1k"
0y"
1%#
03#
0#$
0/!
1K
0F
0E
04#
1(#
1n"
1V"
1#$
1%$
1'$
0G
14#
0b"
0z"
04#
#340000
0/
0j
0!"
#360000
1/
1j
1!"
1X#
1`#
1^#
1\#
1Z#
0;$
0""
1#"
1)"
0+"
1."
0A"
1B"
0L"
0E#
0F#
1<$
1l#
0t#
1p#
0w#
1}#
0u#
1_!
1]!
1[!
1Y!
1P!
1$"
12"
06"
1;"
0L#
0C"
0G#
1w
1y
1{
1}
1s
1o#
1z#
0y#
19
17
15
13
1T
1~!
1z!
1|!
15"
0F"
18"
0S"
0U"
1`"
0k"
0m"
1x"
0%#
0'#
12#
0V"
1b"
0n"
1z"
0(#
14#
0D"
16!
1:!
18!
1$$
1&$
1($
0*$
1>
1<
1:
0k!
1p!
1q!
13#
1y"
1a"
1G"
0R"
1o!
0'$
0%$
0#$
03!
1.!
1-!
1S"
0^"
1/!
0K
1F
1E
1G
1_"
0j"
1k"
0v"
1w"
0$#
1%#
00#
11#
#380000
0/
0j
0!"
#400000
1/
1j
1!"
1W#
0X#
0h#
1g#
0f#
1e#
0d#
1c#
0b#
1a#
0+$
1,$
0-$
1.$
0/$
10$
01$
12$
1;$
0:$
0$"
1%"
1""
0#"
0)"
1+"
0."
1A"
0B"
1L"
1E#
1F#
05"
08"
0G"
1R"
0I"
1T"
0S"
1U"
0`"
0_"
1j"
0a"
1l"
0k"
1m"
0x"
0w"
1$#
0y"
1&#
0%#
1'#
02#
01#
03#
1#$
0$$
1%$
0&$
1'$
0($
1)$
1*$
0<$
0l#
1t#
0p#
1w#
0}#
1u#
1j!
0i!
1h!
0g!
1f!
0e!
1d!
0c!
0P!
1Q!
13#
0'#
12#
1%#
1y"
0&#
0m"
1x"
1k"
1a"
0l"
0U"
1`"
1S"
1$"
0%"
1&"
1_"
0j"
0a"
1l"
02"
16"
0;"
1L#
1G"
0R"
1I"
1C"
1w"
0$#
0y"
1&#
11#
03#
1G#
0J"
0b"
0z"
04#
1($
0'$
1&$
0%$
1$$
0#$
1~
0!!
1"!
0#!
1$!
0%!
1&!
0'!
0s
1r
0&"
1a"
1m"
0x"
1y"
1'#
02#
13#
1#$
1%$
0o#
0)$
0z#
1y#
1'$
0\
1[
0Z
1Y
0X
1W
0V
1U
0T
1S
0~!
0z!
0|!
0'#
12#
0%#
0S"
0m"
1x"
0k"
0#$
0$$
0%$
0&$
0'$
15"
18"
0H"
0G"
1R"
0I"
1S"
1U"
0`"
0_"
1j"
0a"
1k"
1m"
0x"
0w"
1$#
1%#
1'#
02#
01#
1J"
1D"
0&#
1&$
1$$
06!
0:!
08!
1b"
1n"
1z"
1(#
14#
0y"
1&#
03#
0$$
0&$
1'$
0($
1)$
0*$
0>
0<
0:
1k!
0p!
0q!
0(#
0n"
0'#
13#
0%#
10#
1y"
0&#
0k"
1v"
1a"
0l"
0S"
1^"
1I"
0T"
1#$
1%$
0o!
19"
0J"
1V"
0b"
1n"
1(#
1'#
0)$
0'$
0%$
0#$
1$$
13!
0.!
0-!
0z"
04#
0U"
1_"
0m"
1w"
0'#
11#
0$$
0/!
1K
0F
0E
0(#
14#
1z"
1b"
1J"
1$$
1&$
1($
0G
1(#
0V"
0n"
0(#
#420000
0/
0j
0!"
#440000
1/
1j
1!"
1X#
0`#
1_#
0^#
1]#
0\#
1[#
0Z#
1Y#
0;$
0""
1#"
1)"
1*"
0+"
1."
0/"
0A"
0L"
0E#
0F#
1O#
1<$
1l#
1p#
1x#
0w#
1}#
0~#
0u#
1`!
0_!
1^!
0]!
1\!
0[!
1Z!
0Y!
1P!
0$"
1%"
1-"
0L#
10"
0C"
0G#
1v
0w
1x
0y
1z
0{
1|
0}
1s
1&"
1o#
09
18
07
16
05
14
03
12
1T
1x!
1z!
1|!
1y!
0D"
15!
1:!
18!
1;!
1+
1>
1<
0k!
1u!
1?
03!
1)!
0K
1A
#460000
0/
0j
0!"
#480000
1/
1j
1!"
#500000
0/
0j
0!"
#520000
1/
1j
1!"
#540000
0/
0j
0!"
#560000
1/
1j
1!"
#580000
0/
0j
0!"
#600000
1/
1j
1!"
#620000
0/
0j
0!"
#640000
1/
1j
1!"
#660000
0/
0j
0!"
#680000
1/
1j
1!"
#700000
0/
0j
0!"
#720000
1/
1j
1!"
#740000
0/
0j
0!"
#760000
1/
1j
1!"
#780000
0/
0j
0!"
#800000
1/
1j
1!"
#820000
0/
0j
0!"
#840000
1/
1j
1!"
#860000
0/
0j
0!"
#880000
1/
1j
1!"
#900000
0/
0j
0!"
#920000
1/
1j
1!"
#940000
0/
0j
0!"
#960000
1/
1j
1!"
#980000
0/
0j
0!"
#1000000
