/*===- init.c - SVA Execution Engine  ---------------------------------------===
 * 
 *                        Secure Virtual Architecture
 *
 * This file was developed by the LLVM research group and is distributed under
 * the University of Illinois Open Source License. See LICENSE.TXT for details.
 * 
 *===----------------------------------------------------------------------===
 *
 * This is code to initialize the SVA Execution Engine.  It is inherited from
 * the original SVA system.
 *
 *===----------------------------------------------------------------------===
 */

/*-
 * Copyright (c) 1989, 1990 William F. Jolitz
 * Copyright (c) 1990 The Regents of the University of California.
 * All rights reserved.
 *
 * This code is derived from software contributed to Berkeley by
 * William Jolitz.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 4. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *  from: @(#)segments.h  7.1 (Berkeley) 5/9/91
 * $FreeBSD: release/9.0.0/sys/amd64/include/segments.h 227946 2011-11-24 18:44:14Z rstone $
 */

/*-
 * Copyright (c) 2003 Peter Wemm.
 * Copyright (c) 1993 The Regents of the University of California.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 4. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD: release/9.0.0/sys/amd64/include/cpufunc.h 223796 2011-07-05 18:42:10Z jkim $
 */

#include <sva/types.h>
#include <sva/config.h>
#include <sva/state.h>
#include <sva/util.h>
#include <sva/mmu.h>
#include <sva/interrupt.h>
#include <sva/mpx.h>
#include <sva/msr.h>
#include <sva/self_profile.h>

#include "thread_stack.h"

#include <string.h>
#include <limits.h>

void register_x86_interrupt (int number, void (*interrupt)(void), unsigned char priv);
void register_x86_trap (int number, void (*trap)(void));
static void fptrap (unsigned int vector);
#if 0
static void init_debug (void);
#endif
extern void init_mmu (void);
static void init_dispatcher ();

/* Default LLVA interrupt, exception, and system call handlers */
extern void default_interrupt (unsigned int number, void * icontext);

/* Map logical processor ID to an array in the SVA data structures */
struct procMap svaProcMap[numProcessors];

/*
 * Structure: interrupt_table
 *
 * Description:
 *  This is a table that contains the list of interrupt functions registered
 *  with the Execution Engine.  Whenever an interrupt occurs, one of these
 *  functions will be dispatched.
 *
 *  Note that we need one of these per processor.
 */
extern void (*interrupt_table[256])();

/*
 * Taken from FreeBSD: amd64/segments.h
 *
 * Gate descriptors (e.g. indirect descriptors, trap, interrupt etc. 128 bit)
 * Only interrupt and trap gates have gd_ist.
 */
struct  gate_descriptor {
  unsigned long gd_looffset:16; /* gate offset (lsb) */
  unsigned long gd_selector:16; /* gate segment selector */
  unsigned long gd_ist:3;   /* IST table index */
  unsigned long gd_xx:5;    /* unused */
  unsigned long gd_type:5;    /* segment type */
  unsigned long gd_dpl:2;   /* segment descriptor priority level */
  unsigned long gd_p:1;   /* segment descriptor present */
  unsigned long gd_hioffset:48 __attribute__ ((__packed__));  /* gate offset (msb) */
  unsigned long sd_xx1:32;
} __attribute__ ((packed));

/* Taken from FreeBSD: amd64/segments.h */
#define GSEL(s,r) (((s)<<3) | r)      /* a global selector */
#ifdef XEN
#define GCODE_SEL 0x1c01 /* Xen Code Descriptor */
#else
#define GCODE_SEL 4 /* Kernel Code Descriptor */
#endif

/*
 * Structure: sva_idt
 *
 * Description:
 *  This is the x86 interrupt descriptor table.  We use it to hold all of the
 *  interrupt vectors internally within the Execution Engine.
 *
 *  Note that we need one of these per processor.
 */
static struct gate_descriptor __svadata sva_idt[256];

/* Taken from segments.h in FreeBSD */
static const unsigned int SDT_SYSIGT=14;  /* system 64 bit interrupt gate */
static const unsigned int SDT_SYSTGT=15;  /* system 64 bit trap gate */

void
sva_debug (void) {
  printf ("SVA: Debug!\n");
  return;
}

/**
 * Initialize SVA's TLS and set up %gs.base
 */
static void init_TLS(tss_t *tss) {
  /* For now, just use a static allocation */
  static char __svadata TLSBlock[64];

  *(struct CPUState**)&TLSBlock[0] = sva_getCPUState(tss);

  /*
   * The rest of the TLS block is scratch space for saving registers in trap
   * handlers.
   */

  wrgsbase((uintptr_t)TLSBlock);
}

/*
 * Function: register_x86_interrupt()
 *
 * Description:
 *  Install the specified handler into the x86 Interrupt Descriptor Table (IDT)
 *  as an interrupt.
 *
 * Inputs:
 *  number    - The interrupt number.
 *  interrupt - A pointer to the interrupt handler.
 *  priv      - The x86_64 privilege level which can access this interrupt.
 *
 * Notes:
 *  This is based off of the amd64 setidt() code in FreeBSD.
 */
void
register_x86_interrupt (int number, void (*interrupt)(void), unsigned char priv) {
  /*
   * First determine which interrupt table we should be modifying.
   */
  struct gate_descriptor *ip = &sva_idt[number];

  /*
   * Add the entry into the table.
   */
  ip->gd_looffset = (uintptr_t)interrupt;
  ip->gd_selector = GSEL(GCODE_SEL, 0);
  ip->gd_ist = 3;
  ip->gd_xx = 0;
  ip->gd_type = SDT_SYSIGT;
  ip->gd_dpl = priv;
  ip->gd_p = 1;
  ip->gd_hioffset = ((uintptr_t)interrupt)>>16 ;

  return;
}

/*
 * Function: register_x86_trap()
 *
 * Description:
 *  Install the specified handler in the x86 Interrupt Descriptor Table (IDT)
 *  as a trap handler that can be called from privilege levels 0-3.
 *
 * Inputs:
 *  number  - The interrupt number.
 *  trap    - A function pointer to the system call handler.
 */
void
register_x86_trap (int number, void (*trap)(void)) {
  /*
   * First determine which interrupt table we should be modifying.
   */
  struct gate_descriptor *ip = &sva_idt[number];

  /*
   * Add the entry into the table.
   */
  ip->gd_looffset = (uintptr_t)trap;
  ip->gd_selector = GSEL(GCODE_SEL, 3);
  ip->gd_ist = 3;
  ip->gd_xx = 0;
  ip->gd_type = SDT_SYSTGT;
  ip->gd_dpl = 3;
  ip->gd_p = 1;
  ip->gd_hioffset = ((uintptr_t)trap)>>16 ;

  return;
}

/*
 * Function: fptrap()
 *
 * Description:
 *  This function captures FP traps and flags use of the FP unit accordingly.
 */
static void
fptrap (unsigned int vector) {
  /*
   * Currently, we only support user-space applications using the floating
   * point unit.  If the kernel uses the floating point unit, panic the
   * system.
   */
  if (sva_was_privileged()) {
    panic ("SVA: Kernel attempted to use Floating Point Unit!");
  }

  /*
   * Get the thread that last used the FPU.  If there is no such thread
   * (which happens if this is the first thread using the FPU) or if that
   * thread is the current thread, then just enable the FPU.
   */
  struct SVAThread * runningThread    = getCPUState()->currentThread;
  struct SVAThread * previousFPThread = getCPUState()->prevFPThread;
  if ((!previousFPThread) || (previousFPThread == runningThread)) {
    fpu_enable();
    return;
  }

  /*
   * This is the implementation of saving the floating point state lazily.
   * Since we're in an fptrap, we need to save the floating point state of the 
   * thread that was the last one to use the floating point unit.
   */
  sva_integer_state_t * prev = &(previousFPThread->integerState);
  save_fp (&(prev->fpstate));

  /*
   * Flag that the floating point unit has now been used.
   */
  getCPUState()->fp_used = 1;


  /*
   * Load the floating point state for the current thread and mark this thread
   * as the last one to use the floating point unit.
   */
  sva_integer_state_t * intstate = &(runningThread->integerState);
  load_fp (&(intstate->fpstate));
  getCPUState()->prevFPThread = runningThread;

  /*
   * Turn off the TS bit in CR0; this allows the FPU to proceed with floating
   * point operations.
   */
  fpu_enable();
  return;
}

/*
 * Function: init_procID()
 *
 * Description:
 *  Determine the APIC processor ID and map that to an available SVA logical
 *  processor ID.
 */
static void
init_procID (void) {
  /*
   * Use the CPUID instruction to get a local APIC2 ID for the processor.
   */
  unsigned int apicID;
  __asm__ __volatile__ ("movl $0xB, %%eax\ncpuid" : "=d" (apicID));

  /*
   * Find an available processor ID and use that.
   */
  for (unsigned index = 0; index < numProcessors; ++index) {
#if 1
    if (__sync_bool_compare_and_swap (&(svaProcMap[index].allocated), 0, 1)) {
#else
    if (!(svaProcMap[index].allocated)) {
#endif
      svaProcMap[index].allocated = 1;
      svaProcMap[index].apicID = apicID;
      return;
    }
  }

  return;
}

/*
 * Function: init_interrupt_table()
 *
 * Description:
 *  This function initializes the table of system software functions to call
 *  when an interrupt or trap occurs.  Since the system software hasn't set up
 *  any callback functions, we use a default handler that belongs to SVA.
 */
static void
init_interrupt_table (unsigned int procID) {
  for (int index = 0; index < 256; index++) {
    interrupt_table[index] = default_interrupt;
  }

  return;
}

/*
 * Function: init_idt()
 *
 * Description:
 *  Initialize the x86 Interrupt Descriptor Table (IDT) to some nice default
 *  values for the specified processor.
 *
 * Inputs:
 *  procID - The ID of the processor which should have its IDT initialized.
 */
static void
init_idt (unsigned int procID) {
  /* Argument to lidt/sidt taken from FreeBSD. */
  static struct region_descriptor {
    unsigned long rd_limit:16;    /* segment extent */
    unsigned long rd_base :64 __attribute__ ((packed));  /* base address  */
  } __attribute__ ((packed)) sva_idtreg;

  /* Kernel's idea of where the IDT is */
#ifdef FreeBSD
  extern void * idt;
#endif

  /*
   * Load our descriptor table on to the processor. NB: The IDT limit is
   * actually the last addressable byte and should therefore be set to
   * `sizeof(sva_idt) - 1`.
   */
  sva_idtreg.rd_limit = sizeof(sva_idt) - 1;
  sva_idtreg.rd_base = (uintptr_t) &(sva_idt[0]);
  __asm__ __volatile__ ("lidt %0" : : "m" (sva_idtreg));
#ifdef FreeBSD
  idt = (void *) sva_idtreg.rd_base;
#endif

  return;
}

#if 0
static void
init_debug (void)
{
  __asm__ ("movl $0, %eax\n"
           "movl %eax, %db0\n"
           "movl %eax, %db1\n"
           "movl %eax, %db2\n"
           "movl %eax, %db3\n"
           "movl %eax, %db6\n"
           "movl %eax, %db7\n");
  return;
}

/*
 * Functoin: init_mmu()
 *
 * Description:
 *  Initialize the i386 MMU.
 */
static void
init_mmu (void)
{
  const int pse   = (1 << 4);
  const int pge   = (1 << 7);
  const int tsd   = (1 << 2);
  const int pvi   = (1 << 1);
  const int de    = (1 << 3);
  const int pce   = (1 << 8);
  const int osfxr = ((1 << 9) | (1 << 10));
  int value;

  /*
   * Enable:
   *  PSE: Page Size Extension (i.e. large pages).
   *  PGE: Page Global Extension (i.e. global pages).
   *
   * Disable:
   *  TSD: Allow user mode applications to read the timestamp counter.
   *  PVI: Virtual Interrupt Flag in Protected Mode.
   *   DE: By disabling, allows for legacy debug register support for i386.
   *
   * We will assume that page size extensions and page global bit extensions
   * exist within the processor.  If they don't, you're in big trouble!
   */
  __asm__ __volatile__ ("mov %%cr4, %0\n"
                        "orl  %1, %0\n"
                        "andl %2, %0\n"
                        "mov %0, %%cr4\n"
                        : "=&r" (value)
                        : "r" (osfxr | pse | pge | pce),
                          "r" (~(pvi | de | tsd)));

  return;
}
#endif

/*
 * Function: init_fpu()
 *
 * Description:
 *  Initialize various things that needs to be initialized for the FPU.
 */
static void
init_fpu (void) {
  /*
   * Configure the processor so that the first use of the FPU generates an
   * exception.
   */
  fpu_disable();

  /*
   * Register the co-processor trap so that we know when an FP operation has
   * been performed.
   */
  sva_register_general_exception (0x7, fptrap);
  return;
}

/*
 * Function: init_mpx()
 *
 * Description:
 *  This function initializes the Intel MPX bounds checking registers for use
 *  with software fault isolation (SFI).
 *
 * Notes:
 *  This function will initialize the bounds register so that it contains
 *  the 1 TB direct map, the SVA VM internal memory, and the 512 GB kernel
 *  memory.  This is because the initial SVA implementation puts the SVA VM
 *  internal memory between the direct map and the kernel memory.  Therefore,
 *  this configuration will allow us to measure performance but will not
 *  actually protect SVA VM memory; we need to move SVA internal memory so
 *  that it does not sit between two regions of memory which the kernel needs
 *  to access.
 */
static void
init_mpx (void) {
#ifdef MPX

  unsigned long cr4;

  /*
   * Only configure MPX if we are configured to do so.
   */
  if (usempx) {
    /*
     * Enable the OSXSAVE feature in CR4.  This is needed to enable MPX.
     */
    write_cr4(read_cr4() | CR4_OSXSAVE);

    /*
     * Enable the XCR0.BNDREG and XCR0.BNDCSR bits in XCR0.  We must also
     * enable XCR0.X87 to prevent a general protection fault.
     */
    __asm__ __volatile__ ("xgetbv\n"
                          "orq %1, %%rax\n"
                          "xsetbv\n"
                          :
                          : "c" (0), "i" (XCR0_BNDREG | XCR0_BNDCSR | XCR0_X87)
                          : "%rax", "%rdx");

    /*
     * Enable bounds checking for kernel mode code.  We enable the
     * bndEnable bit to enable bounds checking and the bndPreserve bit to
     * ensure that control flow instructions do not clear the bounds registers.
     */
    wrmsr(MSR_IA32_BNDCFGS, BNDCFG_BNDENABLE | BNDCFG_BNDPRESERVE);

    /*
     * Load bounds information for kernel memory into the first bounds register
     * (BND0).
     */
    __asm__ __volatile__ ("bndmk (%0,%1), %%bnd0\n"
                          :
                          : "a" (KERNELBASE), "d" (KERNELSIZE));

  }
#endif
  return;
}

/*
 * Function: testmpx()
 *
 * Description:
 *  This function can be called by the kernel to test the MPX functionality.
 */
void
testmpx (void) {
#ifdef MPX
  struct sillyStruct {
    unsigned long a;
    unsigned long b;
  } foo;

  /*
   * Load bounds information into the second bounds register (BND1).
   */
  __asm__ __volatile__ ("bndmk (%0,%1), %%bnd1\n"
                        :
                        : "a" (&foo), "d" (sizeof(foo) - 1));

  __asm__ __volatile__ ("bndcl %0, %%bnd0\n" :: "a" (&(testmpx)));
  __asm__ __volatile__ ("bndcu %0, %%bnd0\n" :: "a" (&(foo.b)));
#endif
  return;
}

/*
 * Intrinsic: sva_init_primary()
 *
 * Description:
 *  This routine initializes all of the information needed by the SVA
 *  Execution Engine.  We do things here like setting up the interrupt
 *  descriptor table.  Note that this should be called by the primary processor
 *  (the first one that starts execution on system boot).
 */
void
sva_init_primary () {
  SVA_PROF_ENTER();

#if 0
  init_segs ();
  init_debug ();
#endif

  /* Initialize the processor ID */
  init_procID();

  init_threads();

  /* Initialize the IDT of the primary processor */
  init_interrupt_table(0);
  init_dispatcher ();
  init_idt (0);

  init_mmu ();
  init_mpx ();
  init_fpu ();
#if 0
  llva_reset_counters();
  llva_reset_local_counters();
#endif

  SVA_PROF_EXIT(init_primary);
}

/*
 * Intrinsic: sva_init_primary_xen()
 *
 * Description:
 *  This routine initializes all of the information needed by the SVA
 *  Execution Engine.  We do things here like setting up the interrupt
 *  descriptor table.  Note that this should be called by the primary processor
 *  (the first one that starts execution on system boot).
 */
void
sva_init_primary_xen(void *tss) {
  SVA_PROF_ENTER();

#if 0
  init_segs();
  init_debug();
#endif

  init_TLS((tss_t*)tss);

#if 0
  /* Initialize the processor ID */
  init_procID();

  init_threads();
#endif

  /* Initialize the IDT of the primary processor */
  init_interrupt_table(0);
  init_dispatcher();
  init_idt(0);

  init_mmu();

#if 0
  init_mpx();
  init_fpu();
  llva_reset_counters();
  llva_reset_local_counters();
#endif

  SVA_PROF_EXIT(init_primary);
}

/*
 * Intrinsic: sva_init_secondary()
 *
 * Description:
 *  This routine initializes all of the information needed by the SVA
 *  Execution Engine.  We do things here like setting up the interrupt
 *  descriptor table.  Note that this should be called by secondary processors.
 */
void
sva_init_secondary () {
  SVA_PROF_ENTER();

#if 0
  init_segs ();
  init_debug ();
#endif

#if 0
  init_interrupt_table(0);
  init_dispatcher ();
#endif
  /*
   * Initialize the IDT of the primary processor
   * FIXME: For now, we use the primary processor's IDT.  When we can, we
   * should have the kernel register whatever is in the primary IDT into the
   * other processor's IDTs.
   */
  init_idt (0);

#if 0
  init_mmu ();
#endif
  init_mpx ();
  init_fpu ();
#if 0
  llva_reset_counters();
  llva_reset_local_counters();
#endif

  SVA_PROF_EXIT(init_secondary);
}

#define REGISTER_EXCEPTION(number) \
  extern void trap##number(void); \
  register_x86_interrupt ((number),trap##number, 0);

#define REGISTER_SWEXCEPTION(number)                  \
  extern void trap##number(void);                     \
  register_x86_interrupt((number), trap##number, 3);

#define REGISTER_INTERRUPT(number) \
  extern void interrupt##number(void); \
  register_x86_interrupt ((number),interrupt##number, 0);

static void
init_dispatcher ()
{
  /* Register the secure memory allocation and deallocation traps */
  extern void trap123(void);
  extern void trap124(void);
  extern void trap125(void);
  extern void trap126(void);
  extern void trap127(void);
  extern void SVAbadtrap(void);
  extern void SVAsyscall(void);
  extern unsigned char * allocSecureMemory (uintptr_t size);
  extern void freeSecureMemory (unsigned char * p, uintptr_t size);
  extern void installNewPushTarget (void * f);
  extern void getThreadSecret();
  extern void getThreadRID();

  /*
   * Register the bad trap handler for all interrupts and traps.
   */
  for (unsigned index = 0; index < 255; ++index) {
    register_x86_interrupt (index, SVAbadtrap, 0);
  }

  /* Register general exception */
  REGISTER_EXCEPTION(0);
  REGISTER_EXCEPTION(1);
  REGISTER_EXCEPTION(2);
  REGISTER_SWEXCEPTION(3);
  REGISTER_SWEXCEPTION(4);
  REGISTER_EXCEPTION(5);
  REGISTER_EXCEPTION(6);
  REGISTER_EXCEPTION(7);
  REGISTER_EXCEPTION(8);
  REGISTER_EXCEPTION(9);
  REGISTER_EXCEPTION(10);
  REGISTER_EXCEPTION(11);
  REGISTER_EXCEPTION(12);
  REGISTER_EXCEPTION(13);
  REGISTER_EXCEPTION(14);   /* Page fault trap */
  REGISTER_EXCEPTION(15);
  REGISTER_EXCEPTION(16);
  REGISTER_EXCEPTION(17);   /* Alignment trap */
  REGISTER_EXCEPTION(18);
  REGISTER_EXCEPTION(19);
  REGISTER_EXCEPTION(20);
  REGISTER_EXCEPTION(21);
  REGISTER_EXCEPTION(22);
  REGISTER_EXCEPTION(23);
  REGISTER_EXCEPTION(24);
  REGISTER_EXCEPTION(25);
  REGISTER_EXCEPTION(26);
  REGISTER_EXCEPTION(27);
  REGISTER_EXCEPTION(28);
  REGISTER_EXCEPTION(29);
  REGISTER_EXCEPTION(30);
  REGISTER_EXCEPTION(31);

  /* Register interrupt handlers */
  REGISTER_INTERRUPT(32)
  REGISTER_INTERRUPT(33)
  REGISTER_INTERRUPT(34)
  REGISTER_INTERRUPT(35)
  REGISTER_INTERRUPT(36)
  REGISTER_INTERRUPT(37)
  REGISTER_INTERRUPT(38)
  REGISTER_INTERRUPT(39)
  REGISTER_INTERRUPT(40)
  REGISTER_INTERRUPT(41)
  REGISTER_INTERRUPT(42)
  REGISTER_INTERRUPT(43)
  REGISTER_INTERRUPT(44)
  REGISTER_INTERRUPT(45)
  REGISTER_INTERRUPT(46)
  REGISTER_INTERRUPT(47)
  REGISTER_INTERRUPT(48)
  REGISTER_INTERRUPT(49)
  REGISTER_INTERRUPT(50)
  REGISTER_INTERRUPT(51)
  REGISTER_INTERRUPT(52)
  REGISTER_INTERRUPT(53)
  REGISTER_INTERRUPT(54)
  REGISTER_INTERRUPT(55)
  REGISTER_INTERRUPT(56)
  REGISTER_INTERRUPT(57)
  REGISTER_INTERRUPT(58)
  REGISTER_INTERRUPT(59)
  REGISTER_INTERRUPT(60)
  REGISTER_INTERRUPT(61)
  REGISTER_INTERRUPT(62)
  REGISTER_INTERRUPT(63)
  REGISTER_INTERRUPT(64)
  REGISTER_INTERRUPT(65)
  REGISTER_INTERRUPT(66)
  REGISTER_INTERRUPT(67)
  REGISTER_INTERRUPT(68)
  REGISTER_INTERRUPT(69)
  REGISTER_INTERRUPT(70)
  REGISTER_INTERRUPT(71)
  REGISTER_INTERRUPT(72)
  REGISTER_INTERRUPT(73)
  REGISTER_INTERRUPT(74)
  REGISTER_INTERRUPT(75)
  REGISTER_INTERRUPT(76)
  REGISTER_INTERRUPT(77)
  REGISTER_INTERRUPT(78)
  REGISTER_INTERRUPT(79)
  REGISTER_INTERRUPT(80)
  REGISTER_INTERRUPT(81)
  REGISTER_INTERRUPT(82)
  REGISTER_INTERRUPT(83)
  REGISTER_INTERRUPT(84)
  REGISTER_INTERRUPT(85)
  REGISTER_INTERRUPT(86)
  REGISTER_INTERRUPT(87)
  REGISTER_INTERRUPT(88)
  REGISTER_INTERRUPT(89)
  REGISTER_INTERRUPT(90)
  REGISTER_INTERRUPT(91)
  REGISTER_INTERRUPT(92)
  REGISTER_INTERRUPT(93)
  REGISTER_INTERRUPT(94)
  REGISTER_INTERRUPT(95)
  REGISTER_INTERRUPT(96)
  REGISTER_INTERRUPT(97)
  REGISTER_INTERRUPT(98)
  REGISTER_INTERRUPT(99)
  REGISTER_INTERRUPT(100)
  REGISTER_INTERRUPT(101)
  REGISTER_INTERRUPT(102)
  REGISTER_INTERRUPT(103)
  REGISTER_INTERRUPT(104)
  REGISTER_INTERRUPT(105)
  REGISTER_INTERRUPT(106)
  REGISTER_INTERRUPT(107)
  REGISTER_INTERRUPT(108)
  REGISTER_INTERRUPT(109)
  REGISTER_INTERRUPT(110)
  REGISTER_INTERRUPT(111)
  REGISTER_INTERRUPT(112)
  REGISTER_INTERRUPT(113)
  REGISTER_INTERRUPT(114)
  REGISTER_INTERRUPT(115)
  REGISTER_INTERRUPT(116)
  REGISTER_INTERRUPT(117)
  REGISTER_INTERRUPT(118)
  REGISTER_INTERRUPT(119)
  REGISTER_INTERRUPT(120)
  REGISTER_INTERRUPT(121)
  REGISTER_INTERRUPT(122)
#if 0
  REGISTER_INTERRUPT(123)
  REGISTER_INTERRUPT(124)
  REGISTER_INTERRUPT(125)
  REGISTER_INTERRUPT(126)
  REGISTER_INTERRUPT(127)
#endif
  REGISTER_INTERRUPT(128)
  REGISTER_INTERRUPT(129)
  REGISTER_INTERRUPT(130)
  REGISTER_INTERRUPT(131)
  REGISTER_INTERRUPT(132)
  REGISTER_INTERRUPT(133)
  REGISTER_INTERRUPT(134)
  REGISTER_INTERRUPT(135)
  REGISTER_INTERRUPT(136)
  REGISTER_INTERRUPT(137)
  REGISTER_INTERRUPT(138)
  REGISTER_INTERRUPT(139)
  REGISTER_INTERRUPT(140)
  REGISTER_INTERRUPT(141)
  REGISTER_INTERRUPT(142)
  REGISTER_INTERRUPT(143)
  REGISTER_INTERRUPT(144)
  REGISTER_INTERRUPT(145)
  REGISTER_INTERRUPT(146)
  REGISTER_INTERRUPT(147)
  REGISTER_INTERRUPT(148)
  REGISTER_INTERRUPT(149)
  REGISTER_INTERRUPT(150)
  REGISTER_INTERRUPT(151)
  REGISTER_INTERRUPT(152)
  REGISTER_INTERRUPT(153)
  REGISTER_INTERRUPT(154)
  REGISTER_INTERRUPT(155)
  REGISTER_INTERRUPT(156)
  REGISTER_INTERRUPT(157)
  REGISTER_INTERRUPT(158)
  REGISTER_INTERRUPT(159)
  REGISTER_INTERRUPT(160)
  REGISTER_INTERRUPT(161)
  REGISTER_INTERRUPT(162)
  REGISTER_INTERRUPT(163)
  REGISTER_INTERRUPT(164)
  REGISTER_INTERRUPT(165)
  REGISTER_INTERRUPT(166)
  REGISTER_INTERRUPT(167)
  REGISTER_INTERRUPT(168)
  REGISTER_INTERRUPT(169)
  REGISTER_INTERRUPT(170)
  REGISTER_INTERRUPT(171)
  REGISTER_INTERRUPT(172)
  REGISTER_INTERRUPT(173)
  REGISTER_INTERRUPT(174)
  REGISTER_INTERRUPT(175)
  REGISTER_INTERRUPT(176)
  REGISTER_INTERRUPT(177)
  REGISTER_INTERRUPT(178)
  REGISTER_INTERRUPT(179)
  REGISTER_INTERRUPT(180)
  REGISTER_INTERRUPT(181)
  REGISTER_INTERRUPT(182)
  REGISTER_INTERRUPT(183)
  REGISTER_INTERRUPT(184)
  REGISTER_INTERRUPT(185)
  REGISTER_INTERRUPT(186)
  REGISTER_INTERRUPT(187)
  REGISTER_INTERRUPT(188)
  REGISTER_INTERRUPT(189)
  REGISTER_INTERRUPT(190)
  REGISTER_INTERRUPT(191)
  REGISTER_INTERRUPT(192)
  REGISTER_INTERRUPT(193)
  REGISTER_INTERRUPT(194)
  REGISTER_INTERRUPT(195)
  REGISTER_INTERRUPT(196)
  REGISTER_INTERRUPT(197)
  REGISTER_INTERRUPT(198)
  REGISTER_INTERRUPT(199)
  REGISTER_INTERRUPT(200)
  REGISTER_INTERRUPT(201)
  REGISTER_INTERRUPT(202)
  REGISTER_INTERRUPT(203)
  REGISTER_INTERRUPT(204)
  REGISTER_INTERRUPT(205)
  REGISTER_INTERRUPT(206)
  REGISTER_INTERRUPT(207)
  REGISTER_INTERRUPT(208)
  REGISTER_INTERRUPT(209)
  REGISTER_INTERRUPT(210)
  REGISTER_INTERRUPT(211)
  REGISTER_INTERRUPT(212)
  REGISTER_INTERRUPT(213)
  REGISTER_INTERRUPT(214)
  REGISTER_INTERRUPT(215)
  REGISTER_INTERRUPT(216)
  REGISTER_INTERRUPT(217)
  REGISTER_INTERRUPT(218)
  REGISTER_INTERRUPT(219)
  REGISTER_INTERRUPT(220)
  REGISTER_INTERRUPT(221)
  REGISTER_INTERRUPT(222)
  REGISTER_INTERRUPT(223)
  REGISTER_INTERRUPT(224)
  REGISTER_INTERRUPT(225)
  REGISTER_INTERRUPT(226)
  REGISTER_INTERRUPT(227)
  REGISTER_INTERRUPT(228)
  REGISTER_INTERRUPT(229)
  REGISTER_INTERRUPT(230)
  REGISTER_INTERRUPT(231)
  REGISTER_INTERRUPT(232)
  REGISTER_INTERRUPT(233)
  REGISTER_INTERRUPT(234)
  REGISTER_INTERRUPT(235)
  REGISTER_INTERRUPT(236)
  REGISTER_INTERRUPT(237)
  REGISTER_INTERRUPT(238)
  REGISTER_INTERRUPT(239)
  REGISTER_INTERRUPT(240)
  REGISTER_INTERRUPT(241)
  REGISTER_INTERRUPT(242)
  REGISTER_INTERRUPT(243)
  REGISTER_INTERRUPT(244)
  REGISTER_INTERRUPT(245)
  REGISTER_INTERRUPT(246)
  REGISTER_INTERRUPT(247)
  REGISTER_INTERRUPT(248)
  REGISTER_INTERRUPT(249)
  REGISTER_INTERRUPT(250)
  REGISTER_INTERRUPT(251)
  REGISTER_INTERRUPT(252)
  REGISTER_INTERRUPT(253)
  REGISTER_INTERRUPT(254)
  REGISTER_INTERRUPT(255)

  /*
   * Register the secure memory allocation and deallocation handlers.
   */
  register_x86_interrupt (0x7b, trap123, 3);
  register_x86_interrupt (0x7c, trap124, 3);
  register_x86_interrupt (0x7d, trap125, 3);
  register_x86_interrupt (0x7e, trap126, 3);
  register_x86_interrupt (0x7f, trap127, 3);
  register_hypercall     (0x7b, getThreadRID);
  register_hypercall     (0x7c, getThreadSecret);
  register_hypercall     (0x7d, installNewPushTarget);
  register_hypercall     (0x7e, freeSecureMemory);
  register_hypercall     (0x7f, (void(*)())allocSecureMemory);

  /*
   * Set up the syscall handler.
   */
  wrmsr(MSR_FMASK, EFLAGS_IF | EFLAGS_IOPL(3) | EFLAGS_AC | EFLAGS_DF |
                   EFLAGS_NT | EFLAGS_VM | EFLAGS_TF | EFLAGS_RF);
  wrmsr(MSR_STAR, ((uint64_t)GSEL(GCODE_SEL, 0) << SYSCALL_CS_SHIFT) |
                  ((uint64_t)SVA_USER_CS_32 << SYSRET_CS_SHIFT));
  wrmsr(MSR_LSTAR, (uintptr_t)&SVAsyscall);
#if 0
  wrmsr(MSR_CSTAR, (uintptr_t)&SVAsyscall);
#else
  /* For now, we don't handle syscalls from 32-bit code */
  wrmsr(MSR_CSTAR, (uintptr_t)NULL);
#endif

  /*
   * We don't handle sysenter.
   */
  wrmsr(MSR_IA32_SYSENTER_CS, 0);
  wrmsr(MSR_IA32_SYSENTER_EIP, 0);
  wrmsr(MSR_IA32_SYSENTER_ESP, 0);
}
