{
    "hands_on_practices": [
        {
            "introduction": "High-speed switching in power converters subjects IGBTs to a rapid rate of change in collector voltage ($dV_{CE}/dt$). This practice demonstrates how this high $dV_{CE}/dt$ drives a displacement current through the parasitic gate-collector (Miller) capacitance, which can dangerously elevate the gate voltage. By analyzing the gate-drive network, you will quantify this transient voltage spike and assess its risk of causing spurious turn-on, a primary initiator of latch-up. ",
            "id": "3848721",
            "problem": "Consider an Insulated Gate Bipolar Transistor (IGBT) whose gate is driven by a voltage source at voltage $V_{\\text{drive}}$ through a series resistance $R_{g}$. The IGBT exhibits a gate-to-emitter capacitance $C_{ge}$ and a gate-to-collector (Miller) capacitance $C_{gc}$. Neglect all inductances and any other parasitics. The emitter is at reference potential. The collector voltage undergoes a linear rise from $V_{c}(0)=0$ to $V_{c}(T)=\\Delta V_{c}$ over a rise time $T$, so that $dV_{c}/dt$ is constant for $0 \\le t \\le T$ and zero thereafter. Assume the device is initially off with $V_{g}(0)=V_{\\text{drive}}$ and that the gate-channel remains non-conducting throughout the transient; model the gate node purely by the capacitors and the resistor to the source.\n\nStarting from the capacitor current law $i_{C}=C\\,dV/dt$ and Kirchhoff’s current law at the gate node, derive the differential equation governing the gate voltage $V_{g}(t)$ during the collector-voltage ramp. Then solve for $V_{g}(t)$ and determine the peak transient gate voltage attained at $t=T$.\n\nUse the following parameter values, each given at the relevant bias condition for the off-state:\n- $V_{\\text{drive}}=-4\\,\\text{V}$\n- $R_{g}=5\\,\\Omega$\n- $C_{ge}=9.6\\,\\text{nF}$\n- $C_{gc}=0.4\\,\\text{nF}$\n- $\\Delta V_{c}=450\\,\\text{V}$\n- $T=75\\,\\text{ns}$\n\nAssume the threshold voltage for channel formation is $V_{\\text{th}}=5.0\\,\\text{V}$; after computing the peak $V_{g}(T)$, discuss whether the transient gate excursion is likely to increase latch-up risk by enabling unintended channel conduction that can drive the parasitic thyristor. Express the final numerical value of $V_{g}(T)$ in volts and round your answer to four significant figures.",
            "solution": "The problem statement is validated as scientifically grounded, well-posed, objective, and complete. All parameters and conditions are consistent and physically realistic for the analysis of transient behavior in an Insulated Gate Bipolar Transistor (IGBT).\n\nThe first step is to derive the differential equation governing the gate voltage $V_g(t)$. We apply Kirchhoff’s Current Law (KCL) at the gate node. The sum of currents leaving the node is zero. The circuit consists of the gate resistor $R_g$ connected to the drive voltage $V_{\\text{drive}}$, the gate-emitter capacitor $C_{ge}$, and the gate-collector capacitor $C_{gc}$.\n\nThe current through the gate resistor, $i_{R_g}$, is given by Ohm's law:\n$$ i_{R_g} = \\frac{V_g(t) - V_{\\text{drive}}}{R_g} $$\nThe current through the gate-emitter capacitor, $i_{C_{ge}}$, is given by the capacitor current law. Since the emitter is at reference potential ($0\\,\\text{V}$):\n$$ i_{C_{ge}} = C_{ge} \\frac{d V_g(t)}{dt} $$\nThe current through the gate-collector (Miller) capacitor, $i_{C_{gc}}$, depends on the voltage difference across it, $V_g(t) - V_c(t)$:\n$$ i_{C_{gc}} = C_{gc} \\frac{d}{dt} (V_g(t) - V_c(t)) = C_{gc} \\left( \\frac{d V_g(t)}{dt} - \\frac{d V_c(t)}{dt} \\right) $$\nAccording to KCL, the sum of these currents is zero:\n$$ i_{R_g} + i_{C_{ge}} + i_{C_{gc}} = 0 $$\nSubstituting the expressions for the currents:\n$$ \\frac{V_g(t) - V_{\\text{drive}}}{R_g} + C_{ge} \\frac{d V_g(t)}{dt} + C_{gc} \\left( \\frac{d V_g(t)}{dt} - \\frac{d V_c(t)}{dt} \\right) = 0 $$\nWe can rearrange this equation to group terms involving $V_g(t)$ and its derivative:\n$$ (C_{ge} + C_{gc}) \\frac{d V_g(t)}{dt} + \\frac{1}{R_g} V_g(t) = \\frac{V_{\\text{drive}}}{R_g} + C_{gc} \\frac{d V_c(t)}{dt} $$\nThis is the differential equation governing the gate voltage.\n\nThe problem states that the collector voltage $V_c(t)$ ramps linearly from $V_c(0)=0$ to $V_c(T)=\\Delta V_c$ over the interval $0 \\le t \\le T$. Therefore, for this interval, the rate of change of collector voltage is a constant:\n$$ \\frac{d V_c(t)}{dt} = \\frac{\\Delta V_c}{T} $$\nSubstituting this constant into the differential equation, we get a first-order linear ordinary differential equation with constant coefficients:\n$$ (C_{ge} + C_{gc}) \\frac{d V_g(t)}{dt} + \\frac{1}{R_g} V_g(t) = \\frac{V_{\\text{drive}}}{R_g} + C_{gc} \\frac{\\Delta V_c}{T} $$\nLet's define the gate input time constant $\\tau = R_g (C_{ge} + C_{gc})$. The equation can be written in the standard form $\\frac{dy}{dt} + p y = q$:\n$$ \\frac{d V_g(t)}{dt} + \\frac{1}{\\tau} V_g(t) = \\frac{1}{C_{ge} + C_{gc}} \\left( \\frac{V_{\\text{drive}}}{R_g} + C_{gc} \\frac{\\Delta V_c}{T} \\right) $$\nThe right-hand side is a constant. The general solution to this equation is the sum of a particular solution, $V_{g,p}(t)$, and a homogeneous solution, $V_{g,h}(t)$.\nFor the particular solution, we can assume a constant steady-state value, $V_{g,ss}$, that would be reached if the ramp continued indefinitely. In this case, $\\frac{d V_g}{dt} = 0$:\n$$ \\frac{1}{R_g} V_{g,ss} = \\frac{V_{\\text{drive}}}{R_g} + C_{gc} \\frac{\\Delta V_c}{T} $$\n$$ V_{g,ss} = V_{\\text{drive}} + R_g C_{gc} \\frac{\\Delta V_c}{T} $$\nThe homogeneous solution is of the form $V_{g,h}(t) = A \\exp(-t/\\tau)$, where $A$ is a constant.\nThe complete solution is $V_g(t) = V_{g,ss} + A \\exp(-t/\\tau)$. We find $A$ using the initial condition $V_g(0) = V_{\\text{drive}}$:\n$$ V_g(0) = V_{g,ss} + A \\exp(0) = V_{g,ss} + A $$\n$$ A = V_g(0) - V_{g,ss} = V_{\\text{drive}} - \\left( V_{\\text{drive}} + R_g C_{gc} \\frac{\\Delta V_c}{T} \\right) = - R_g C_{gc} \\frac{\\Delta V_c}{T} $$\nSo, the solution for $V_g(t)$ for $0 \\le t \\le T$ is:\n$$ V_g(t) = \\left( V_{\\text{drive}} + R_g C_{gc} \\frac{\\Delta V_c}{T} \\right) - \\left( R_g C_{gc} \\frac{\\Delta V_c}{T} \\right) \\exp\\left(-\\frac{t}{R_g(C_{ge}+C_{gc})}\\right) $$\nThis can be simplified to:\n$$ V_g(t) = V_{\\text{drive}} + \\left( R_g C_{gc} \\frac{\\Delta V_c}{T} \\right) \\left( 1 - \\exp\\left(-\\frac{t}{R_g(C_{ge}+C_{gc})}\\right) \\right) $$\nThe term $C_{gc} \\frac{dV_c}{dt}$ acts as a current source injecting charge onto the gate node, causing $V_g(t)$ to rise. Since the exponential term decreases with time, the function $V_g(t)$ is monotonically increasing for $t \\ge 0$. Therefore, the peak voltage during the ramp occurs at $t=T$.\n$$ V_g(T) = V_{\\text{drive}} + \\left( R_g C_{gc} \\frac{\\Delta V_c}{T} \\right) \\left( 1 - \\exp\\left(-\\frac{T}{R_g(C_{ge}+C_{gc})}\\right) \\right) $$\nNow, we substitute the given numerical values:\n$V_{\\text{drive}} = -4\\,\\text{V}$\n$R_g = 5\\,\\Omega$\n$C_{ge} = 9.6\\,\\text{nF} = 9.6 \\times 10^{-9}\\,\\text{F}$\n$C_{gc} = 0.4\\,\\text{nF} = 0.4 \\times 10^{-9}\\,\\text{F}$\n$\\Delta V_c = 450\\,\\text{V}$\n$T = 75\\,\\text{ns} = 75 \\times 10^{-9}\\,\\text{s}$\n\nFirst, calculate the time constant $\\tau$:\n$$ \\tau = R_g (C_{ge} + C_{gc}) = 5\\,\\Omega \\times (9.6 \\times 10^{-9}\\,\\text{F} + 0.4 \\times 10^{-9}\\,\\text{F}) = 5 \\times 10.0 \\times 10^{-9}\\,\\text{s} = 50 \\times 10^{-9}\\,\\text{s} $$\nNext, calculate the voltage-rise driving term, $R_g C_{gc} \\frac{\\Delta V_c}{T}$:\n$$ R_g C_{gc} \\frac{\\Delta V_c}{T} = (5\\,\\Omega) \\times (0.4 \\times 10^{-9}\\,\\text{F}) \\times \\frac{450\\,\\text{V}}{75 \\times 10^{-9}\\,\\text{s}} = (2 \\times 10^{-9}) \\times (6 \\times 10^9)\\,\\text{V} = 12\\,\\text{V} $$\nNow, we can find $V_g(T)$:\n$$ V_g(T) = -4\\,\\text{V} + (12\\,\\text{V}) \\times \\left( 1 - \\exp\\left(-\\frac{75 \\times 10^{-9}\\,\\text{s}}{50 \\times 10^{-9}\\,\\text{s}}\\right) \\right) $$\n$$ V_g(T) = -4 + 12 \\times (1 - \\exp(-1.5)) $$\nUsing the value $\\exp(-1.5) \\approx 0.22313$:\n$$ V_g(T) \\approx -4 + 12 \\times (1 - 0.22313) = -4 + 12 \\times 0.77687 = -4 + 9.32244 $$\n$$ V_g(T) \\approx 5.32244\\,\\text{V} $$\nRounding to four significant figures, the peak gate voltage is $V_g(T) = 5.322\\,\\text{V}$.\n\nThe problem asks to discuss the latch-up risk. The device threshold voltage is given as $V_{\\text{th}} = 5.0\\,\\text{V}$. Our calculated peak gate voltage is $V_g(T) \\approx 5.322\\,\\text{V}$. Since $V_g(T) > V_{\\text{th}}$, the gate voltage transiently exceeds the threshold voltage. This will cause the IGBT's internal n-channel MOSFET to turn on, even though the device is intended to be in the off-state. This unintended conduction creates a current path for electrons flowing laterally through the p-body region of the IGBT. This current flow induces a voltage drop across the resistance of the p-body. If this voltage drop is sufficient (typically $\\sim 0.7\\,\\text{V}$) to forward-bias the base-emitter junction of the parasitic NPN transistor inherent in the IGBT structure, it will turn on. The turn-on of the parasitic NPN transistor can trigger the turn-on of the parasitic PNP transistor, leading to a regenerative feedback loop that constitutes thyristor latch-up. Once latched, the device loses gate control and can be destroyed by excessive current. The high rate of rise of collector voltage ($dV_c/dt = 450\\,\\text{V}/75\\,\\text{ns} = 6\\,\\text{kV}/\\mu\\text{s}$) is the direct cause of this dangerous gate voltage spike. Thus, the transient gate excursion significantly increases the risk of device latch-up.",
            "answer": "$$ \\boxed{5.322} $$"
        },
        {
            "introduction": "A key aspect of power device engineering is designing for robustness against failure modes like latch-up. This exercise explores the role of emitter shorts, a critical structural feature in modern IGBTs that provides a low-resistance path to shunt current away from the base of the parasitic NPN transistor, thereby reducing its gain. By working backward from a required safety margin for the latch-up condition, $\\alpha_{\\mathrm{pnp}} + \\alpha_{\\mathrm{npn}} < 1$, you will determine a necessary physical design parameter, connecting reliability requirements to device layout. ",
            "id": "3848743",
            "problem": "An Insulated Gate Bipolar Transistor (IGBT) contains an inherent Silicon Controlled Rectifier (SCR)-like parasitic two-transistor structure whose latch-up condition is governed by the sum of the common-base current gains of the parasitic $pnp$ and $npn$ transistors. Specifically, latch-up is avoided when the loop gain satisfies $\\alpha_{\\mathrm{pnp}} + \\alpha_{\\mathrm{npn}} < 1$. In a cellular IGBT, introducing emitter shorts along the $n^{+}$ emitter stripes ties the $p$-base locally to the emitter, thereby reducing the lateral $p$-base resistance and shunting hole-injected base current away from the base-emitter junction of the parasitic $npn$, which lowers its effective $\\alpha_{\\mathrm{npn}}$.\n\nConsider a unit-depth slice of an emitter stripe in the IGBT with the following properties:\n- The $p$-base has sheet resistance $R_{\\mathrm{sh}} = 350 \\ \\Omega/\\square$ and lateral width $W_{b} = 18 \\ \\mu\\mathrm{m}$ across which holes must travel to reach a short.\n- The emitter shorts are uniformly distributed along the stripe with linear density $\\rho_{s}$ (shorts per unit length along the stripe).\n- The average lateral path length from a point under the emitter to the nearest short is $L = \\frac{1}{2 \\rho_{s}}$.\n\nAssume the parasitic $npn$ transistor, biased at a local collector current $I_{c} = 1.2 \\ \\mathrm{mA}$ at temperature $T = 300 \\ \\mathrm{K}$, has a nominal common-emitter current gain $\\beta_{0} = 6$ and small-signal transconductance $g_{m} = \\frac{I_{c}}{V_{T}}$, where $V_{T}$ is the thermal voltage. In the hybrid-$\\pi$ small-signal model, the base-emitter dynamic resistance is $r_{\\pi} = \\frac{\\beta_{0}}{g_{m}}$. Model the local $p$-base-to-emitter short as a resistance $R_{b}$ in parallel with the base-emitter dynamic resistance $r_{\\pi}$, so that a hole-injected base current divides between the shunt path $R_{b}$ and the base-emitter junction. Under these conditions, the effective common-emitter gain of the parasitic $npn$ with respect to the hole-injected base current is\n$$\n\\beta_{\\mathrm{eff}} = \\beta_{0} \\frac{R_{b}}{R_{b} + r_{\\pi}},\n$$\nand the corresponding common-base gain is\n$$\n\\alpha_{\\mathrm{npn}} = \\frac{\\beta_{\\mathrm{eff}}}{1 + \\beta_{\\mathrm{eff}}}.\n$$\n\nThe parasitic $pnp$ transistor has a common-base current gain $\\alpha_{\\mathrm{pnp}} = 0.55$. Determine the minimum short density $\\rho_{s}$ required so that the effective loop gain satisfies $\\alpha_{\\mathrm{pnp}} + \\alpha_{\\mathrm{npn}} = 0.95$, thereby providing a margin below unity. Use the relations $V_{T} = \\frac{k_{B} T}{q}$, $g_{m} = \\frac{I_{c}}{V_{T}}$, $r_{\\pi} = \\frac{\\beta_{0}}{g_{m}}$, $R_{b} = R_{\\mathrm{sh}} \\frac{L}{W_{b}} = R_{\\mathrm{sh}} \\frac{1}{2 W_{b} \\rho_{s}}$, and $\\beta_{\\mathrm{eff}} = \\beta_{0} \\frac{R_{b}}{R_{b} + r_{\\pi}}$. Express the final short density in $\\mathrm{mm}^{-1}$ and round your answer to three significant figures. State and use $V_{T}$ numerically at $T = 300 \\ \\mathrm{K}$.",
            "solution": "The problem is validated as scientifically grounded, well-posed, objective, and complete. All parameters and conditions are consistent and physically realistic for the analysis of latch-up prevention in an IGBT.\n\nThe goal is to find the minimum emitter short density, $\\rho_s$, required to meet a specific loop gain target. We will work backward from the latch-up condition.\n\n1.  **Determine the required gain for the parasitic NPN transistor.**\n    The target for the total loop gain is given as $\\alpha_{\\mathrm{pnp}} + \\alpha_{\\mathrm{npn}} = 0.95$.\n    With a given $\\alpha_{\\mathrm{pnp}} = 0.55$, the required common-base gain for the NPN transistor is:\n    $$ \\alpha_{\\mathrm{npn}} = 0.95 - \\alpha_{\\mathrm{pnp}} = 0.95 - 0.55 = 0.40 $$\n\n2.  **Convert the required common-base gain to common-emitter gain.**\n    The relationship between common-base gain ($\\alpha$) and common-emitter gain ($\\beta$) is $\\alpha = \\beta / (1 + \\beta)$. We need to find the effective common-emitter gain, $\\beta_{\\mathrm{eff}}$, that corresponds to $\\alpha_{\\mathrm{npn}} = 0.40$.\n    $$ \\beta_{\\mathrm{eff}} = \\frac{\\alpha_{\\mathrm{npn}}}{1 - \\alpha_{\\mathrm{npn}}} = \\frac{0.40}{1 - 0.40} = \\frac{0.40}{0.60} = \\frac{2}{3} $$\n\n3.  **Calculate the intrinsic base-emitter dynamic resistance, $r_{\\pi}$.**\n    First, we calculate the thermal voltage, $V_T$, at $T = 300\\,\\mathrm{K}$. We use the standard values for the Boltzmann constant, $k_B \\approx 1.3806 \\times 10^{-23}\\,\\mathrm{J/K}$, and the elementary charge, $q \\approx 1.602 \\times 10^{-19}\\,\\mathrm{C}$.\n    $$ V_T = \\frac{k_B T}{q} = \\frac{(1.3806 \\times 10^{-23}\\,\\mathrm{J/K})(300\\,\\mathrm{K})}{1.602 \\times 10^{-19}\\,\\mathrm{C}} \\approx 0.02585\\,\\mathrm{V} $$\n    Next, we find the transconductance, $g_m$:\n    $$ g_m = \\frac{I_c}{V_T} = \\frac{1.2 \\times 10^{-3}\\,\\mathrm{A}}{0.02585\\,\\mathrm{V}} \\approx 0.04642\\,\\mathrm{S} $$\n    Now, we can calculate the dynamic resistance $r_{\\pi}$ using the nominal gain $\\beta_0$:\n    $$ r_{\\pi} = \\frac{\\beta_0}{g_m} = \\frac{6}{0.04642\\,\\mathrm{S}} \\approx 129.26\\,\\Omega $$\n\n4.  **Determine the required shunt resistance, $R_b$.**\n    The effective gain $\\beta_{\\mathrm{eff}}$ is given by the current divider rule between the shunt resistance $R_b$ and the intrinsic resistance $r_{\\pi}$. We can solve for $R_b$:\n    $$ \\beta_{\\mathrm{eff}} = \\beta_0 \\frac{R_b}{R_b + r_{\\pi}} \\implies R_b = \\frac{\\beta_{\\mathrm{eff}} r_{\\pi}}{\\beta_0 - \\beta_{\\mathrm{eff}}} $$\n    Plugging in the values:\n    $$ R_b = \\frac{(2/3) \\times 129.26\\,\\Omega}{6 - (2/3)} = \\frac{86.173\\,\\Omega}{16/3} \\approx 16.157\\,\\Omega $$\n\n5.  **Calculate the minimum short density, $\\rho_s$.**\n    The shunt resistance $R_b$ is related to the short density $\\rho_s$ by the formula $R_b = R_{\\mathrm{sh}} \\frac{1}{2 W_b \\rho_s}$. We solve for $\\rho_s$:\n    $$ \\rho_s = \\frac{R_{\\mathrm{sh}}}{2 W_b R_b} $$\n    We must be careful with units. $W_b = 18\\,\\mu\\mathrm{m}$.\n    $$ \\rho_s = \\frac{350\\,\\Omega}{2 \\times (18\\,\\mu\\mathrm{m}) \\times (16.157\\,\\Omega)} \\approx 0.60178\\,\\mu\\mathrm{m}^{-1} $$\n    The problem asks for the answer in $\\mathrm{mm}^{-1}$. Since $1\\,\\mu\\mathrm{m}^{-1} = 1000\\,\\mathrm{mm}^{-1}$:\n    $$ \\rho_s \\approx 0.60178 \\times 1000\\,\\mathrm{mm}^{-1} = 601.78\\,\\mathrm{mm}^{-1} $$\n    Rounding to three significant figures, we get:\n    $$ \\rho_s = 602\\,\\mathrm{mm}^{-1} $$",
            "answer": "$$\n\\boxed{602}\n$$"
        },
        {
            "introduction": "Understanding failure mechanisms often involves interpreting electrical measurements to deduce internal device physics. This problem focuses on diagnosing latch-up during a short-circuit event by analyzing the collector voltage desaturation transient. You will derive a relationship between the externally observable desaturation slope ($dV_{CE}/dt$) and the internal parasitic base current responsible for triggering the latch, providing a quantitative method to assess whether the latch-up condition was met. ",
            "id": "3848756",
            "problem": "An Insulated Gate Bipolar Transistor (IGBT) undergoing a hard short-circuit enters desaturation, during which the collector–emitter voltage, denoted by $V_{CE}(t)$, increases approximately linearly with time over an initial interval. The parasitic thyristor embedded in the IGBT can latch when the net base drive current into the parasitic bipolar junction transistor (BJT) base node exceeds a critical trigger level. Consider the following idealized high-frequency small-signal representation of the parasitic coupling during the desaturation transient:\n\n- The PNP segment’s collector–base depletion capacitance is aggregated as $C_{cb}$ referenced to the IGBT’s base region of the parasitic BJT.\n- An additional geometric and intercell coupling capacitance to the base region is aggregated as $C_{pb}$, also referenced to the same base node.\n- The net fraction of displacement current injected into the base–emitter drive channel of the parasitic BJT is represented by a dimensionless partition factor $\\eta \\in (0,1)$ that results from the impedance division between the base–emitter dynamic admittance and the alternative shunt paths present at the relevant timescale. Assume $\\eta$ is frequency-independent within the observed transient window.\n- The parasitic base drive current is denoted by $i_{b}(t)$, and the critical base current required to trigger regenerative latch-up is denoted by $i_{b,\\mathrm{crit}}$.\n\nStarting from the capacitor current relation $i = C\\, d v/d t$ and Kirchhoff’s current law at the base node, derive an analytical expression for the instantaneous parasitic base drive current $i_{b}$ as a function of the observed desaturation slope $S = d V_{CE}/d t$, the capacitances $C_{cb}$ and $C_{pb}$, and the partition factor $\\eta$. Use the derived expression to compute the numerical value of the dimensionless margin\n$$\nM \\equiv \\frac{i_{b}}{i_{b,\\mathrm{crit}}}\n$$\nfor the following measured and device parameters that are scientifically plausible for a $1200\\,\\mathrm{V}$-class large-area IGBT in short-circuit:\n\n- Observed desaturation slope: $S = 1.2 \\times 10^{8}\\,\\mathrm{V/s}$.\n- Aggregated collector–base depletion capacitance: $C_{cb} = 24\\,\\mathrm{nF}$.\n- Aggregated parasitic base coupling capacitance: $C_{pb} = 6\\,\\mathrm{nF}$.\n- Base-path partition factor: $\\eta = 0.62$.\n- Critical base trigger current: $i_{b,\\mathrm{crit}} = 1.0\\,\\mathrm{A}$.\n\nRound your final numerical value of $M$ to three significant figures. Express the final result as a unitless number. Do not include any units in your final answer.",
            "solution": "The problem is validated as scientifically grounded, well-posed, and objective. The model and parameters provided are physically plausible for analyzing latch-up during a short-circuit desaturation event in a high-voltage IGBT.\n\n### Derivation of the Parasitic Base Drive Current\nThe problem requires the derivation of an expression for the instantaneous parasitic base drive current, $i_{b}(t)$. We begin from fundamental principles as instructed.\n\nThe core of the issue is the displacement current generated by parasitic capacitances experiencing a rapidly changing voltage. The IGBT structure contains a parasitic PNP transistor. The base of this PNP transistor (which is the n-drift region of the IGBT) is susceptible to current injection.\n\nThe problem models two primary capacitive paths that contribute to this current injection:\n1.  The collector–base depletion capacitance, $C_{cb}$.\n2.  An additional geometric and intercell coupling capacitance, $C_{pb}$.\n\nThese two capacitances are effectively in parallel with respect to the AC signal, which is the changing collector-emitter voltage, $V_{CE}(t)$. The total capacitance coupling the collector potential to the parasitic base node is the sum of these individual capacitances:\n$$\nC_{\\mathrm{total}} = C_{cb} + C_{pb}\n$$\nThe rate of change of voltage across these capacitors is given by the desaturation slope, $S = dV_{CE}/dt$. According to the fundamental capacitor current relation, $i = C \\frac{dv}{dt}$, the total displacement current, $i_{\\mathrm{disp}}$, flowing from the collector towards the base node is:\n$$\ni_{\\mathrm{disp}}(t) = C_{\\mathrm{total}} \\frac{d V_{CE}}{dt} = (C_{cb} + C_{pb}) S\n$$\nThe problem states that not all of this displacement current contributes to turning on the parasitic transistor. A dimensionless partition factor, $\\eta$, represents the fraction of this current that is injected into the base–emitter drive channel of the parasitic BJT. This accounts for alternative current paths, such as the resistance of the base region shunting current away from the active base-emitter junction.\n\nTherefore, the parasitic base drive current, $i_{b}(t)$, is given by:\n$$\ni_{b}(t) = \\eta \\cdot i_{\\mathrm{disp}}(t)\n$$\nSubstituting the expression for $i_{\\mathrm{disp}}(t)$, we arrive at the analytical expression for the parasitic base drive current:\n$$\ni_{b} = \\eta (C_{cb} + C_{pb}) S\n$$\nThis expression is independent of time $t$ because the desaturation slope $S$ is assumed to be constant over the initial interval of interest.\n\n### Calculation of the Latch-Up Margin\nNext, we compute the numerical value of the margin $M \\equiv i_{b} / i_{b,\\mathrm{crit}}$ using the provided parameters.\n\nFirst, calculate the parasitic base current $i_{b}$:\nGiven parameters:\n- $\\eta = 0.62$\n- $C_{cb} = 24\\,\\mathrm{nF} = 24 \\times 10^{-9}\\,\\mathrm{F}$\n- $C_{pb} = 6\\,\\mathrm{nF} = 6 \\times 10^{-9}\\,\\mathrm{F}$\n- $S = 1.2 \\times 10^{8}\\,\\mathrm{V/s}$\n\nSubstitute these values into the derived expression for $i_{b}$:\n$$\ni_{b} = 0.62 \\times (24 \\times 10^{-9}\\,\\mathrm{F} + 6 \\times 10^{-9}\\,\\mathrm{F}) \\times (1.2 \\times 10^{8}\\,\\mathrm{V/s})\n$$\n$$\ni_{b} = 0.62 \\times (30 \\times 10^{-9}\\,\\mathrm{F}) \\times (1.2 \\times 10^{8}\\,\\mathrm{V/s})\n$$\n$$\ni_{b} = 0.62 \\times 30 \\times 1.2 \\times 10^{-9} \\times 10^{8}\\,\\mathrm{A}\n$$\n$$\ni_{b} = 0.62 \\times 36 \\times 10^{-1}\\,\\mathrm{A}\n$$\n$$\ni_{b} = 22.32 \\times 10^{-1}\\,\\mathrm{A} = 2.232\\,\\mathrm{A}\n$$\nNow, calculate the margin $M$ using the critical base trigger current $i_{b,\\mathrm{crit}} = 1.0\\,\\mathrm{A}$:\n$$\nM = \\frac{i_{b}}{i_{b,\\mathrm{crit}}} = \\frac{2.232\\,\\mathrm{A}}{1.0\\,\\mathrm{A}}\n$$\n$$\nM = 2.232\n$$\nThe problem requires the final answer to be rounded to three significant figures.\n$$\nM \\approx 2.23\n$$\nThe margin $M > 1$ indicates that the calculated parasitic base current exceeds the critical trigger current, implying that latch-up is predicted to occur under these conditions.",
            "answer": "$$\\boxed{2.23}$$"
        }
    ]
}