<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5867422 - Computer memory chip with field programmable memory cell arrays (fpmcas ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring"><meta name="DC.contributor" content="Lizy Kurian John" scheme="inventor"><meta name="DC.contributor" content="University Of South Florida" scheme="assignee"><meta name="DC.date" content="1995-8-8" scheme="dateSubmitted"><meta name="DC.description" content="A programmable memory circuit including the facility to reconfigure it&#39;s format"><meta name="DC.date" content="1999-2-2" scheme="issued"><meta name="DC.relation" content="US:4622648" scheme="references"><meta name="DC.relation" content="US:4758745" scheme="references"><meta name="DC.relation" content="US:4873459" scheme="references"><meta name="DC.relation" content="US:5021689" scheme="references"><meta name="DC.relation" content="US:5144582" scheme="references"><meta name="DC.relation" content="US:5237219" scheme="references"><meta name="DC.relation" content="US:5255221" scheme="references"><meta name="DC.relation" content="US:5307320" scheme="references"><meta name="DC.relation" content="US:5317212" scheme="references"><meta name="DC.relation" content="US:5331226" scheme="references"><meta name="citation_reference" content="Computer Design -Mar., 1993 &quot;Cache architectures under pressure to match CPU performance&quot;, pp. 91-97."><meta name="citation_reference" content="Computer Design Mar., 1993 Cache architectures under pressure to match CPU performance , pp. 91 97."><meta name="citation_reference" content="Computer Design Mar., 1993 Wen Jai Hsieh on: Reconfigurable hardware, pp. 27 28 and 30."><meta name="citation_reference" content="Computer Design -Mar., 1993 Wen Jai Hsieh on: Reconfigurable hardware, pp. 27-28 and 30."><meta name="citation_reference" content="IEE Spectrum =Oct., 1992 &quot;Fast DRAMs for Sharper TV&quot;, pp. 40-42."><meta name="citation_reference" content="IEE Spectrum Oct., 1992 Fast DRAMs for Sharper TV , pp. 40 42."><meta name="citation_reference" content="IEEE Spctrum -Oct., 1992 &quot;A new era of fast dynamic RAMs&quot;, pp. 43-45."><meta name="citation_reference" content="IEEE Spctrum -Oct., 1992 &quot;A RAM link for high speed&quot;, pp. 52-53."><meta name="citation_reference" content="IEEE Spctrum Oct., 1992 A new era of fast dynamic RAMs , pp. 43 45."><meta name="citation_reference" content="IEEE Spctrum Oct., 1992 A RAM link for high speed , pp. 52 53."><meta name="citation_reference" content="IEEE Spectrum -Feb., 1994 &quot;Memory in the fast lane&quot;, pp. 38-41."><meta name="citation_reference" content="IEEE Spectrum Feb., 1994 Memory in the fast lane , pp. 38 41."><meta name="citation_reference" content="IEEE Spectrum -Oct., 1992 &quot;A fast path to one memory&quot;, pp. 50-51."><meta name="citation_reference" content="IEEE Spectrum -Oct., 1992 &quot;Fast computer memories&quot;, pp. 36-39."><meta name="citation_reference" content="IEEE Spectrum -Oct., 1992 &quot;Memory Catches Up&quot;, pp. 34-35."><meta name="citation_reference" content="IEEE Spectrum -Oct., 1992 &quot;We see your expectations of visualization and we raise them&quot; 46-49."><meta name="citation_reference" content="IEEE Spectrum Oct., 1992 A fast path to one memory , pp. 50 51."><meta name="citation_reference" content="IEEE Spectrum Oct., 1992 Fast computer memories , pp. 36 39."><meta name="citation_reference" content="IEEE Spectrum Oct., 1992 Memory Catches Up , pp. 34 35."><meta name="citation_reference" content="IEEE Spectrum Oct., 1992 We see your expectations of visualization and we raise them 46 49."><meta name="citation_reference" content="IEEE Spectrum -Oct., 19921 &quot;Fast interfaces for DRAMs&quot;, pp. 54-57."><meta name="citation_reference" content="IEEE Spectrum Oct., 19921 Fast interfaces for DRAMs , pp. 54 57."><meta name="citation_reference" content="Motorola Semiconductor Technical Data Product Review 1m 4/2m 2 Bit Fast Static Random Access Memory with ECL I/O."><meta name="citation_reference" content="Motorola Semiconductor Technical Data -Product Review 1m×4/2m×2 Bit Fast Static Random Access Memory with ECL I/O."><meta name="citation_reference" content="Motorola, Inc. 1993 Product Review &quot;64K ×18 Bit BurstRAM Synchronous Fast Static RAM With Burst Counter and Self-Timed Write&quot;."><meta name="citation_reference" content="Motorola, Inc. 1993 Product Review 64K 18 Bit BurstRAM Synchronous Fast Static RAM With Burst Counter and Self Timed Write ."><meta name="citation_patent_number" content="US:5867422"><meta name="citation_patent_application_number" content="US:08/512,505"><link rel="canonical" href="http://www.google.com/patents/US5867422"/><meta property="og:url" content="http://www.google.com/patents/US5867422"/><meta name="title" content="Patent US5867422 - Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring"/><meta name="description" content="A programmable memory circuit including the facility to reconfigure it&#39;s format"/><meta property="og:title" content="Patent US5867422 - Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("tIbtU-KhD-PasQSAz4LQDQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GBR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("tIbtU-KhD-PasQSAz4LQDQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GBR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5867422?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5867422"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=IntJBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5867422&amp;usg=AFQjCNEiOg0Aa44dpMamK0i6eWJCSKOvEg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5867422.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5867422.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5867422" style="display:none"><span itemprop="description">A programmable memory circuit including the facility to reconfigure it&#39;s format...</span><span itemprop="url">http://www.google.com/patents/US5867422?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5867422 - Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5867422 - Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring" title="Patent US5867422 - Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5867422 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/512,505</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Feb 2, 1999</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Aug 8, 1995</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Aug 8, 1995</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08512505, </span><span class="patent-bibdata-value">512505, </span><span class="patent-bibdata-value">US 5867422 A, </span><span class="patent-bibdata-value">US 5867422A, </span><span class="patent-bibdata-value">US-A-5867422, </span><span class="patent-bibdata-value">US5867422 A, </span><span class="patent-bibdata-value">US5867422A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Lizy+Kurian+John%22">Lizy Kurian John</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22University+Of+South+Florida%22">University Of South Florida</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5867422.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5867422.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5867422.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (26),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (61),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (6),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5867422&usg=AFQjCNEa30cSC4HugohvzGKEoolDJSD4ZA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5867422&usg=AFQjCNE_NxXSpOodjV03nPc9o7kXVLUIxw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5867422A%26KC%3DA%26FT%3DD&usg=AFQjCNEh11EwRavQU-sqfI_ZsaJ_kmRTdQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54396768" lang="EN" load-source="patent-office">Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring</invention-title></span><br><span class="patent-number">US 5867422 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37872410" lang="EN" load-source="patent-office"> <div class="abstract">A programmable memory circuit including the facility to reconfigure it's format</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(8)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5867422-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5867422-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(10)</span></span></div><div class="patent-text"><div mxw-id="PCLM59503988" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A field programmable memory cell array including a memory array composed of a sea of N memory cells addressed by a row decoder and a column decoder to input or output data by means of input/output circuits, input data control circuits and output data control circuits as determined by select/write enable logic, comprising in combination a programmable address decoder and a programmable interconnect for selective reconfiguration of the sea of N memory cells to N/k×k bits, where k is a power of two.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The field programmable memory cell array of claim 1, wherein said programmable address decoder comprises a plurality of mode control lines respectively connected to control inputs of a plurality of paired demultiplexers, with one data input of each of said paired demultiplexers being respectively connected to four column address lines and the other data input of each of said paired demultiplexers being respectively connected to the complement of said column address lines and with outputs of said demultiplexers being logically connected to enable inputs of the column decoder such that k columns of the memory cells are addressed thereby defining a word width of k bits wide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The field programmable memory cell array of claim 2, wherein said programmable interconnect comprises a plurality of switches, controlled by said mode control lines, connected between respective data lines of the input/output circuits to yield a word width of k bits wide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The field programmable memory cell array of claim 3, wherein said switches comprise PASS transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The field programmable memory cell array of claim 1, wherein said programmable interconnect comprises a plurality of switches, controlled by a plurality of mode control lines, connected between respective data lines of the input/output circuits to yield a word width of k bits wide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The field programmable memory cell array of claim 5, wherein said switches comprise PASS transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The field programmable memory cell array of claim 5, wherein said programmable address decoder comprises a plurality of paired demultiplexers, with said mode control lines respectively connected to control inputs thereof, with one data input of each of said paired demultiplexers being respectively connected to four column address lines and the other data input of each of said paired demultiplexers being respectively connected to the complement of said column address lines and with outputs of said demultiplexers being logically connected to enable inputs of the column decoder such that k columns of the memory cells are addressed thereby defining a word width of k bits wide.</div>
    </div>
    </div> <div class="claim"> <div num="8" class="claim">
      <div class="claim-text">8. A method for programming a field programmable memory cell array including a memory array composed of a sea of N memory cells addressed by a row decoder and a column decoder to input or output data by means of input/output circuits, input data control circuits and output data control circuits as determined by select/write enable logic, comprising the steps of programming an address decoder and an interconnect to selectively reconfigure the sea of N memory cells to N/k×k bits, where k is a power of two.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The programming method of claim 8, wherein the step of programming the address decoder comprises the steps of addressing enable inputs of the column decoder such that k columns of the memory cells are addressed thereby defining a word width of k bits wide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The programming method of claim 9, wherein the step of programming the interconnect comprises the step of programming a plurality of switches connected between respective data lines of the input/output circuits to yield a word width of k bits wide.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67239197" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUD OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>This invention relates to a programmable computer memory chip and to a method of dynamically configuring the memory chip to different I/O bus widths.</p>
    <p>2. Description of the Background Art</p>
    <p>As shown in FIG. 1, conventional computer random access memory (RAM) chip 10 contains a memory array 12 having memory cells that can each be individually addressed by a row decoder 14 and a column decoder 16 to input or output data by means of I/O circuits 18 and input and output data control circuits 20 and 22, respectively as determined by chip select/write enable logic, generally indicated by numeral 24. Most of these chips 10 organize the memory cells in a matrix fashion and employ a decoding scheme utilizing the row and column decoders 14 &amp; 16. More particularly, approximately one-half the address lines 26 are decoded by the row decoder 14 and the remaining address lines 28 are decoded by the column decoder 16.</p>
    <p>For example, a 1 Mb (megabits of memory)×1 (word width of 1) chip has 1048576 cells divided into 1024 rows and 1024 columns. There are 20 address lines, 10 of which are used to select one of the 1024 rows of memory cells. The remaining 10 bits are used as column address inputs to select one of the 1024 columns. The row decoder 14 has 10 inputs and 1024 outputs. The column decoder also has 10 inputs and 1024 outputs. For any specific address, only one of the 1024 rows and only one of the 1024 columns will be activated, and only one cell gets active row and column address and the output of that cell will appear at the memory output. The I/O circuit 18 permits a stored bit to be output to the data output pin 22 during a read and to be changed by the input 20 from the data during a write. In dynamic RAMs, the I/O circuits 28 will include sense amplifiers, etc.</p>
    <p>Several innovative static RAM (SRAM) and dynamic RAM (DRAM) architectures have been proposed recently, examples being fast static RAMs from Motorola such as BurstRAMs and DSPRAMs, the cached DRAM from Mitsubishi and Ramtron, the synchronous DRAM from the Joint Electron Devices Engineering Council (Jedec) and in the Rambus and Ramlink architectures (B. Prince, "Memory in the fast lane", IEEE Spectrum, February 1994, pp. 38-41; W. J. Hsieh, "Reconfigurable Hardware", Computer Design, March 1993, pp. 27-30). The key feature in many of these architectures is that the I/O architecture of a RAM is modified so that rapid bursts of data may issue from the internal RAM bus without having to wait the entire access cycle. RAMs are often built as a square or rectangular array of cells, and the processor first sends a row address and then a column address to specify the cell address. To raise their operating mode, DRAMs have a special operating mode that takes advantage of the internal row-and-column structure, known as the page mode (B. Prince, "Memory in the fast lane", IEEE Spectrum, February 1994, pp. 38-413). In this mode, an entire row is read into the sense amplifiers, the row may be kept active and column addresses changed to access all the data. As long as the accesses remain in the same row, the DRAM can work faster.</p>
    <p>The fact that the word width of existing memory chips are fixed, creates a granularity problem in wide-bus memory systems Granularity is the minimum increment of memory that may be added to a system. Personal computers and workstations normally use Single In-line Memory Modules (SIMMs), which are small printed circuit boards stocked with multiple RAM chips arranged in parallel to yield a word width of 32 to 144 bits, matching the memory system word width to the processor's bus width. Hence, memory granularity can sometimes be very troublesome (B. Prince, "Memory in the fast lane", IEEE Spectrum, February 1994, pp. 38-41).</p>
    <p>Memory granularity increases as the word width of the memory chip becomes narrower with respect to the memory bus. Quoting the example used by Prince, in a 16-bit wide bus that uses 4 Mb DRAMs, if the chips are organized as 1 M×4 bits, then it takes four of them to fill out the 16-bit memory bus with a minimum granularity of 2 MByte (1 Byte=8 bits) of memory ((1024×1024×4)bits/chip×4 chips÷8 bits\Byte=2 MByte). If, however, the memory chip is organized as 4M×1 bits, then 16 of them are needed to fill out a 16-bit bus with a minimum granularity of 8 MBytes of memory. The width of the chips used thus affects the expandability of the memory system.</p>
    <p>It is desirable to be able to configure the memory chip to a different widths. The only known memory chip that is capable of being reconfigured is the Motorola 1M×4/2M×2 bit Fast Static RAM memory chip (Part Number MCM101524). This Motorola chip is a 4 Mb RAM whose I/O can be electrically reconfigured from a normal configuration as 1M×4 bits to 2M×2 bits by applying power supply voltage to a mode select pin on the chip. Unfortunately, no other reconfigurations are possible.</p>
    <p>Therefore, it is an object of this invention to provide an improvement which overcomes the aforementioned inadequacies of the prior art memory chips and provides an improvement which is a significant contribution to the advancement of the memory chip art.</p>
    <p>Another object of this invention is to provide a memory chip of N cells that may be dynamically reconfigured to N×1 bit, N/2×2 bits, N/4×4 bits or in general, N/k×k bits, where k is a power of two.</p>
    <p>Another object of this invention is to provide a new and useful method for dynamically reconfiguring a computer memory chip of N cells to N×1 bit, N/2×2 bits, N/4×4 bits or in general, N/k×k bits, where k is a power of two.</p>
    <p>The foregoing has outlined some of the pertinent objects of the invention. These objects should be construed to merely illustrative of some of the more prominent features and applications of the intended invention. Many other beneficial results can be attained by applying the disclosed invention in a different manner or modifying the invention within the scope of the disclosure. Accordingly, other objects and a fuller understanding of the invention made be had by referring to the following summary and the detailed description of the preferred embodiment of the invention, taken in conjunction with the accompanying drawings.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>For the purpose of summarizing this invention, this invention comprises a new and useful computer memory chip, referred to herein as a Field Programmable Memory Cell Array (FPMCA) chip. The FPMCA chip of the invention includes a plurality of memory cells in a predetermined arrangement, a programmable address decoder to enable the memory cells to be addressed and a programmable interconnect having a plurality of programmable connection devices to enable the I/O to be interfaced to a processor. According to one preferred embodiment, the programmable address decoder comprises multiplexers and decoders for addressing the memory cells of the chip and the programmable connection devices comprises PASS transistors for reconfiguring the I/O of the chip.</p>
    <p>A method for configuring a computer memory chip, according to the present invention, comprises providing a FPMCA chip as described above, and programming the programmable address decoder and the connection devices as described above so as to reconfigure the arrangement of the memory cells to a selected configuration, and to configure the control logic to interface the memory cells in that selected configuration to a processor in a predetermined manner.</p>
    <p>The FPMCA chip of the invention, and the corresponding method for reconfiguring the FPMCA chip, achieves the desired objective of providing a memory chip of N cells that may be dynamically reconfigured to N×1 bit, N/2×2 bits, N/4×4 bits or in general, N/k×k bits, where k is a power of two.</p>
    <p>The FPMCA chip of the invention will therefore add more flexibility to all uses of memory chips. Memory manufacturers need not make X1, X4, X16 and X32 chips. Only one generic array need be manufactured, and then the generic memory array can be easily programmed to the desired configuration.</p>
    <p>Additionally, FPMCA chips of the invention can be used as variable-width memory chips, dynamically configurable caches, dynamically alterable interleaving schemes and other reconfigurable memory architectures.</p>
    <p>Accordingly, it should be appreciated that the design of the programmable circuitry allows the use of the FPMCA chip in a variety of different modes since the FPMCA chip can be reconfigured to several different widths and can be interfaced to different processors with different bus widths.</p>
    <p>The foregoing has outlined rather broadly the more pertinent and important features of the present invention in order that the detailed description of the invention that follows may be better understood so that the present contribution to the art can be more fully appreciated. Additional features of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>For a fuller understanding of the nature and objects of the invention, reference should be had to the following detailed description taken in connection with the accompanying drawings in which:</p>
    <p>FIG. 1 is a block diagram illustrating the organization of a typical memory chip according to the prior art;</p>
    <p>FIGS. 2A, B and C are block diagrams illustrating the use of a PASS transistor, transmission gate and multiplexer for reconfigurable interconnect according to the prior art;</p>
    <p>FIG. 3 is a block diagram illustrating a fully programmable memory cell array according to the present invention in which a sea-of-memory-cells along with a programmable interconnect is present inside the chip;</p>
    <p>FIG. 4 is a block diagram illustrating the design of a FPMCA chip according to the present invention, with programmable column decoder and data width;</p>
    <p>FIG. 5 is a block diagram illustrating the programmable address decoders of the invention as including demultiplexers and decoders;</p>
    <p>FIG. 6 is a logic chart illustrating the input and outputs of the control logic in FIG. 5A;</p>
    <p>FIG. 7 is a decoding chart illustrating the generation of select signals for the multiplexers of FIG. 5A from three mode pins;</p>
    <p>FIG. 8 is a schematic diagram illustrating the programmable connection devices for reconfiguring the I/O width of the FPMCA chip of the invention;</p>
    <p>FIG. 9 is a block diagram listing the values for the select signals to the programmable I/O controller for achieving five different configurations of the FPMCA chip of the invention; and</p>
    <p>FIG. 10 is a decoding chart illustrating how address pins can be combined with mode pins to minimize the number of necessary pins on the FPMCA chip of the invention.</p>
    <p>Similar reference characters refer to similar parts throughout the several views of the drawings.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p>As shown in FIG. 1, the field programmable memory cell array (FPMCA) chip 30 of the invention conventionally comprises, as described above, a memory array 12 addressed by a row decoder 14 and a column decoder 16 to input or output data by means of I/O circuits 18 and input and output data control circuits 20 and 22, respectively, as determined by chip select/write enable logic, generally indicated by numeral 24.</p>
    <p>The inventive concept of the FPMCA chip 30 of the invention is the inclusion of a programmable address decoder 32 (see FIG. 5) and programmable interconnect 34 (see FIG. 8) that allow selective reconfiguration of the sea of N memory cells 36 (see FIG. 3) of the FPMCA chip 30 to N×1 bit, N/2×2 bits, N/4×4 bits or in general, N/k×k bits, where k is a power of two.</p>
    <p>FIG. 4 is a block diagram of one embodiment of the FPMCA chip 30 according to the present invention. The FPMCA chip 30 has a hard-wired or rigid row decoder 14 and has a column decoder 16 that comprises the programmable address decoder 32 of the invention. Those skilled in the art will realize that several designs allowing for different levels of programmability in either row or column decoder or both can be realized by incorporating the principles of the present invention.</p>
    <p>For purposes of explaining the present invention, a 1M×1 bit chip is assumed. When the word width is increased to double the existing width, the number of address lines is reduced by one. Thus, when the word width increases k times, the number of address lines gets reduced by log(k). The reconfigurable FPMCA chip 30 supports the number of data pins corresponding to the largest width to be supported and the number address pins corresponding to the smallest width. In the embodiment in FIG. 4, assume that the 1M×1 bit chip is to be reconfigurable to 512K×2 bits, or 256K×4 bits, or 128K×8 bits, or 64K×16 bits. In the different configurations, 20, 19, 18, 17, or 16 address pins and 1, 2, 4, 8, 16 data pins respectively, are required. The twenty address pins are designated A0, A1, A2, . . . A19. The lower 10 address pins A0, A1, . . . A9 are connected to the row decoder 14. The higher 10 address bits, A10, A11, . . . A19 are connected to the column decoder 16. The row decoder 14 is hardwired, so it will always have 10 address bits. The column decoder 16 will use 10, 9, 8, 7, and 6 bits when the word width of the chip is 1, 2, 4, 8, and 16 bits respectively.</p>
    <p>The purpose of the programmable address decoder 32 and the programmable interconnect 34 is to configure the word width to the desired width and correspondingly configure the column decoder, column address pins and data pins.</p>
    <p>Programmable Address Decoder</p>
    <p>The programmable address decoder 32 of the invention comprises four mode control lines 38 (MC1, . . . MC4) connected to the control inputs 40 of four paired demultiplexers 42 (see FIG. A of FIG. 5 and also FIG. 2C). The data input 44 of one of each paired demultiplexers 42 is respectively connected to the four column address lines 28 (A1, . . . A19) and the data input 46 of the other of each paired demultiplexers 42 is respectively connected to the complement of such column address lines 28 (A16, . . . A19). The other data inputs 48 of each of the demultiplexers 42 are held high H.</p>
    <p>The output terminals 50 (labeled a0, a0, . . . a3, a3 for convenience) of the demultiplexers 42 are logically connected as indicated in FIG. B of FIG. 5 to the enable inputs 52 of sixteen 6×64 decoders 54. The remaining six column address lines 28 (A10, . . . A15) are respectively connected to the six inputs 56 of the each of the sixteen decoders 54. The 1024 outputs 58 of the sixteen 6×64 decoders 54 (16×64=1024) are respectively connected to the columns 36C of the memory array 12.</p>
    <p>It is noted that since there are sixteen 6×64 decoders 54 and since they are enabled depending upon the logic state of the four mode control lines 38, only 1, 2, 4, 8 or 16 of such decoders 54 will be enabled at any one time. Further, since only one of the outputs 58 of the enabled decoders 56 may will high depending upon the respective inputs 56, only 1, 2, 4, 8, or 16 columns 36C of the memory array 12 are addressed. With 1, 2, 4, 8, or 16 columns of the memory cells 36 being addressed, the word length of the FPMCA chip 30 may be 1, 2, 4, 8, or 16 bits wide (see the logic table of FIG. 6).</p>
    <p>Since there are five different modes to be supported, at least three external mode pins are required for mode control. More specifically, as shown in the logic table of FIG. 7, the three external mode pins (M1, M2, M3) may be translated by suitable logic 60 (see FIG. 5), to the four mode control lines (MC1, MC2, MC3, MC4).</p>
    <p>Programmable Interconnect</p>
    <p>Referring now to FIG. 8, the output circuitry of the 16-bit wide FPMCA chip can be programmed to 8, or 4, or 2, or 1 bit word widths by means of a PASS transistors 62 (see FIG. 2A) or a transmission gate 64 (see FIG. 2B), or other suitable switch. More particularly, PASS transistors 62 are placed between the data lines 66 of the I/O circuits of the FPMCA chip 30 so that they can be connected together or not, depending on the desired word width. As illustrated, four levels of PASS transistors are required to change the word width to include 1, 2, 4, 8 and 16 widths.</p>
    <p>In general, log(k) levels of PASS transistors 62 are required for varying the word width to k times. In fact, all of the PASS transistors 62 in any one level will be having identical contents. This principle may be used to reduce the number of mode control lines used in the circuit. The PASS transistors 62 can be programmed to the aforementioned level of flexibility by log(k) control lines, one for each level of PASS transistors 62.</p>
    <p>FIG. 8 illustrates the manner in which sixteen data lines 66 can be controlled by the four mode control lines 38 (described above in connection with the programmable address decoder 32) to yield any word width from 16, 8, 4, 2 to 1, which are powers of two. FIG. 9 illustrates the values required to control the PASS transistors 62. It is noted that a circuit similar to FIG. 8 has to be incorporated into the input circuitry also. The mode control lines 38 controlling the PASS transistors in the input data lines can be the same as those in the output circuitry.</p>
    <p>At this point it is noted that the mode control lines 38 for the programmable address decoder 32 has identical values as the mode control lines for word-width adjustment and hence the same lines may be used. The mode control lines could be replaced by a mode control register built of static RAM cells (as in Xilinx FPGAs). In an embodiment that uses the static RAM cells to control the chip width, the values in the static RAM cells will correspond to FIG. 9.</p>
    <p>Looking at the values on the mode control lines 38 as in FIG. 9, it can be seen that out of the 16 possible values for the 4 mode control lines, only 5 are being used. In general, out of all possible k combinations of contents for the log(k) select lines, only log(k)+1 combinations are being used. Hence the number of control lines may be minimized to log (log(k)+1). Thus just 3 lines are sufficient for programming from 1 bit to 16 bit. From 3 lines, the four control signals can be generated according to FIG. 7. Even in a case for programming from 1 bit to 1024 bit width, all that is required is 4 lines.</p>
    <p>Finally, as shown in FIG. 10, the log (log(k)+1) lines or 4 control lines in the embodiment in FIG. 4 can be overlapped with the address bits. Specifically, each increase in the data width by k times, reduces the number of address lines required by log(k). Those lines can be shared to deliver the mode information to the chip. FIG. 10 illustrates the manner in which the address lines and the mode control bits can be shared. Only one extra line will be required to indicate the mode. That line if 0 commands the chip to be in the narrowest possible configuration. If the line is 1, the chip is in a wider mode. Hence at least the highest address line A20 is not required for addressing. So A20 can be used for mode information. If A20 is 0, the chip is twice as wide as the narrowest configuration. If A20 is a 1, the chip is even wider. So A19 is not required for addressing and will be used for mode information. If A19 is 0, the chip is 4 times as wide as the narrowest configuration. If A19 is 1, the chip is wider than 4 times the original width. So A18 will not be required for addressing and can be used for mode information. If A18 is a 0, the chip is 8 times the original width and if A18 is a 1, the chip is 16 times the original width. Thus mode control can be accomplished by just one extra pin. Even that one pin can be overlapped with some of the data pins.</p>
    <p>The present disclosure includes that contained in the appended claims, as well as that of the foregoing description. Although this invention has been described in its preferred form with a certain degree of particularity, it is understood that the present disclosure of the preferred form has been made only by way of example and that numerous changes in the details of construction and the combination and arrangement of parts may be resorted to without departing from the spirit and scope of the invention.</p>
    <p>Now that the invention has been described,</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4622648">US4622648</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 8, 1985</td><td class="patent-data-table-td patent-date-value">Nov 11, 1986</td><td class="patent-data-table-td ">American Microsystems, Inc.</td><td class="patent-data-table-td ">Combinational logic structure using PASS transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4758745">US4758745</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 1986</td><td class="patent-data-table-td patent-date-value">Jul 19, 1988</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">User programmable integrated circuit interconnect architecture and test method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4873459">US4873459</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 18, 1988</td><td class="patent-data-table-td patent-date-value">Oct 10, 1989</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Programmable interconnect architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5021689">US5021689</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 16, 1990</td><td class="patent-data-table-td patent-date-value">Jun 4, 1991</td><td class="patent-data-table-td ">National Semiconductor Corp.</td><td class="patent-data-table-td ">Multiple page programmable logic architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5144582">US5144582</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 1990</td><td class="patent-data-table-td patent-date-value">Sep 1, 1992</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics, Inc.</td><td class="patent-data-table-td ">Sram based cell for programmable logic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5237219">US5237219</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 8, 1992</td><td class="patent-data-table-td patent-date-value">Aug 17, 1993</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Methods and apparatus for programming cellular programmable logic integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5255221">US5255221</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 2, 1991</td><td class="patent-data-table-td patent-date-value">Oct 19, 1993</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Fully configurable versatile field programmable function element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5307320">US5307320</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 1992</td><td class="patent-data-table-td patent-date-value">Apr 26, 1994</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">High integration DRAM controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5317212">US5317212</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 19, 1993</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">Wahlstrom Sven E</td><td class="patent-data-table-td ">Dynamic control of configurable logic</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5331226">US5331226</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 23, 1992</td><td class="patent-data-table-td patent-date-value">Jul 19, 1994</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Logic cell for field programmable gate array having optional input inverters</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Computer Design -Mar., 1993 "<a href='http://scholar.google.com/scholar?q="Cache+architectures+under+pressure+to+match+CPU+performance"'>Cache architectures under pressure to match CPU performance</a>", pp. 91-97.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Computer Design Mar., 1993 Cache architectures under pressure to match CPU performance , pp. 91 97.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Computer Design Mar., 1993 Wen Jai Hsieh on: Reconfigurable hardware, pp. 27 28 and 30.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Computer Design -Mar., 1993 Wen Jai Hsieh on: Reconfigurable hardware, pp. 27-28 and 30.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEE Spectrum =Oct., 1992 "<a href='http://scholar.google.com/scholar?q="Fast+DRAMs+for+Sharper+TV"'>Fast DRAMs for Sharper TV</a>", pp. 40-42.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEE Spectrum Oct., 1992 Fast DRAMs for Sharper TV , pp. 40 42.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spctrum -Oct., 1992 "<a href='http://scholar.google.com/scholar?q="A+new+era+of+fast+dynamic+RAMs"'>A new era of fast dynamic RAMs</a>", pp. 43-45.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spctrum -Oct., 1992 "<a href='http://scholar.google.com/scholar?q="A+RAM+link+for+high+speed"'>A RAM link for high speed</a>", pp. 52-53.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spctrum Oct., 1992 A new era of fast dynamic RAMs , pp. 43 45.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spctrum Oct., 1992 A RAM link for high speed , pp. 52 53.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spectrum -Feb., 1994 "<a href='http://scholar.google.com/scholar?q="Memory+in+the+fast+lane"'>Memory in the fast lane</a>", pp. 38-41.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spectrum Feb., 1994 Memory in the fast lane , pp. 38 41.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spectrum -Oct., 1992 "<a href='http://scholar.google.com/scholar?q="A+fast+path+to+one+memory"'>A fast path to one memory</a>", pp. 50-51.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spectrum -Oct., 1992 "<a href='http://scholar.google.com/scholar?q="Fast+computer+memories"'>Fast computer memories</a>", pp. 36-39.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spectrum -Oct., 1992 "<a href='http://scholar.google.com/scholar?q="Memory+Catches+Up"'>Memory Catches Up</a>", pp. 34-35.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spectrum -Oct., 1992 "<a href='http://scholar.google.com/scholar?q="We+see+your+expectations+of+visualization+and+we+raise+them"'>We see your expectations of visualization and we raise them</a>" 46-49.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spectrum Oct., 1992 A fast path to one memory , pp. 50 51.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spectrum Oct., 1992 Fast computer memories , pp. 36 39.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spectrum Oct., 1992 Memory Catches Up , pp. 34 35.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spectrum Oct., 1992 We see your expectations of visualization and we raise them 46 49.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Spectrum -Oct., 19921 "<a href='http://scholar.google.com/scholar?q="Fast+interfaces+for+DRAMs"'>Fast interfaces for DRAMs</a>", pp. 54-57.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Spectrum Oct., 19921 Fast interfaces for DRAMs , pp. 54 57.</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Motorola Semiconductor Technical Data Product Review 1m 4/2m 2 Bit Fast Static Random Access Memory with ECL I/O.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Motorola Semiconductor Technical Data -Product Review 1m×4/2m×2 Bit Fast Static Random Access Memory with ECL I/O.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Motorola, Inc. 1993 Product Review "<a href='http://scholar.google.com/scholar?q="64K+%C3%9718+Bit+BurstRAM+Synchronous+Fast+Static+RAM+With+Burst+Counter+and+Self-Timed+Write"'>64K ×18 Bit BurstRAM Synchronous Fast Static RAM With Burst Counter and Self-Timed Write</a>".</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Motorola, Inc. 1993 Product Review 64K 18 Bit BurstRAM Synchronous Fast Static RAM With Burst Counter and Self Timed Write .</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6400630">US6400630</a></td><td class="patent-data-table-td patent-date-value">Jan 19, 2001</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Circuit configuration having a variable number of data outputs and device for reading out data from the circuit configuration with the variable number of data outputs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7000062">US7000062</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 2005</td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003618">US7003618</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2005</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System featuring memory modules that include an integrated circuit buffer devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010642">US7010642</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010658">US7010658</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2003</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7013374">US7013374</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2003</td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Integrated memory and method for setting the latency in the integrated memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7017002">US7017002</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td patent-date-value">Mar 21, 2006</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">System featuring a master device, a buffer device and a plurality of integrated circuit memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7051151">US7051151</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td patent-date-value">May 23, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7062597">US7062597</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2003</td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7065622">US7065622</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7124270">US7124270</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2005</td><td class="patent-data-table-td patent-date-value">Oct 17, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7127629">US7127629</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7143207">US7143207</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Data accumulation between data path having redrive circuit and memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7165153">US7165153</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with unidirectional links</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7194581">US7194581</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td patent-date-value">Mar 20, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with hot add/remove</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200710">US7200710</a></td><td class="patent-data-table-td patent-date-value">May 17, 2005</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Buffer device and method of operation in a buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200787">US7200787</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel utilizing permuting status patterns</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7206896">US7206896</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2005</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7206897">US7206897</a></td><td class="patent-data-table-td patent-date-value">May 13, 2005</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory module having an integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7212423">US7212423</a></td><td class="patent-data-table-td patent-date-value">May 31, 2004</td><td class="patent-data-table-td patent-date-value">May 1, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory agent core clock aligned to lane</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7219207">US7219207</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 3, 2003</td><td class="patent-data-table-td patent-date-value">May 15, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Reconfigurable trace cache</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7219294">US7219294</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">May 15, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Early CRC delivery for partial frame</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7266634">US7266634</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2004</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable width buffered module having flyby elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7320047">US7320047</a></td><td class="patent-data-table-td patent-date-value">May 25, 2005</td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System having a controller device, a buffer device and a plurality of memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7340537">US7340537</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with redundant presence detect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7356639">US7356639</a></td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable width buffered module having a bypass circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7363422">US7363422</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2004</td><td class="patent-data-table-td patent-date-value">Apr 22, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable width buffered module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7383399">US7383399</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2004</td><td class="patent-data-table-td patent-date-value">Jun 3, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for memory compression</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7386768">US7386768</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2003</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with bit lane fail-over</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7395485">US7395485</a></td><td class="patent-data-table-td patent-date-value">May 31, 2004</td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Check codes mapped across multiple frames</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7404032">US7404032</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2004</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable width buffered module having switch elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7404055">US7404055</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory transfer with early access to critical portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7447953">US7447953</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Lane testing with variable mapping</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7463544">US7463544</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 2, 2003</td><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Device programmable to operate as a multiplexer, demultiplexer, or memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7464225">US7464225</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2005</td><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7523248">US7523248</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2008</td><td class="patent-data-table-td patent-date-value">Apr 21, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System having a controller device, a buffer device and a plurality of memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7526597">US7526597</a></td><td class="patent-data-table-td patent-date-value">Oct 5, 2007</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Buffered memory having a control bus and dedicated data lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7542324">US7542324</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 17, 2006</td><td class="patent-data-table-td patent-date-value">Jun 2, 2009</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">FPGA equivalent input and output grid muxing on structural ASIC memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7562271">US7562271</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 2007</td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory system topologies including a buffer device and an integrated circuit memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7606081">US7606081</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 2008</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Device programmable to operate as a multiplexer, demultiplexer, or memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7685364">US7685364</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 2009</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory system topologies including a buffer device and an integrated circuit memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7702978">US7702978</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 2007</td><td class="patent-data-table-td patent-date-value">Apr 20, 2010</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Soft error location and sensitivity detection for programmable devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7729151">US7729151</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2006</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System including a buffered memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7761753">US7761753</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2008</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with bit lane fail-over</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7813266">US7813266</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 2007</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self-healing chip-to-chip interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7901999">US7901999</a></td><td class="patent-data-table-td patent-date-value">Apr 24, 2009</td><td class="patent-data-table-td patent-date-value">Mar 8, 2011</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">FPGA equivalent input and output grid muxing on structural ASIC memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8018837">US8018837</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2009</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self-healing chip-to-chip interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8020056">US8020056</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2010</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with bit lane fail-over</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8050174">US8050174</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2010</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self-healing chip-to-chip interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8086812">US8086812</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2006</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8108607">US8108607</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 2010</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory system topologies including a buffer device and an integrated circuit memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8135999">US8135999</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2010</td><td class="patent-data-table-td patent-date-value">Mar 13, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Disabling outbound drivers for a last memory buffer on a memory channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8171331">US8171331</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel having deskew separate from redrive</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8286039">US8286039</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2011</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Disabling outbound drivers for a last memory buffer on a memory channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8510612">US8510612</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 2012</td><td class="patent-data-table-td patent-date-value">Aug 13, 2013</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Disabling outbound drivers for a last memory buffer on a memory channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8539152">US8539152</a></td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td patent-date-value">Sep 17, 2013</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory system topologies including a buffer device and an integrated circuit memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE40423">USRE40423</a></td><td class="patent-data-table-td patent-date-value">May 15, 2001</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Multiport RAM with programmable data port configuration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10002082A1?cl=en">DE10002082A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 19, 2000</td><td class="patent-data-table-td patent-date-value">Aug 2, 2001</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Schaltungsanordnung mit variabler Anzahl von Datenausgängen und Vorrichtung zum Auslesen von Daten aus einer Schaltungsanordnung mit variabler Anzahl von Datenausgängen</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10124278B4?cl=en">DE10124278B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 18, 2001</td><td class="patent-data-table-td patent-date-value">Mar 29, 2007</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Integrierter Speicher</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10239322A1?cl=en">DE10239322A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 27, 2002</td><td class="patent-data-table-td patent-date-value">Mar 18, 2004</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Integrated memory such as DRAM has evaluation unit that produces latency signal corresponding to latency value, after receiving column address and latency value</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10239322B4?cl=en">DE10239322B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 27, 2002</td><td class="patent-data-table-td patent-date-value">Jul 8, 2004</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Integrierter Speicher und Verfahren zur Einstellung der Latenzzeit im integrierten Speicher</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S168000">365/168</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S189080">365/189.08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S189140">365/189.14</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0007100000">G11C7/10</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=IntJBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/1006">G11C7/1006</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C7/10L</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20120717</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 2-4 AND 7 IS CONFIRMED. CLAIMS 1, 5, 6 AND 8-10 ARE CANCELLED. NEW CLAIMS 11-20 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 4, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 4, 2010</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">11</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 3, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">JOHN, LIZY, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNIVERSITY OF SOUTH FLORIDA;REEL/FRAME:020309/0583</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080103</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 13, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070924</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 15, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 2, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 12, 1995</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">UNIVERSITY OF SOUTH FLORIDA, FLORIDA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JOHN, LIZY KURIAN;REEL/FRAME:008571/0188</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19950928</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1p2UjUXL8wtYJ4mHFYFburzbDLmQ\u0026id=IntJBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1Ylgn3aCcXM2abWdUZ4RqF6RO1Vg\u0026id=IntJBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1LpWFvvVzXj416kv2d3Vc9UteR3w","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Computer_memory_chip_with_field_programm.pdf?id=IntJBAABERAJ\u0026output=pdf\u0026sig=ACfU3U13mfJkU4CoR2v5MXeh_9x597OlIA"},"sample_url":"http://www.google.com/patents/reader?id=IntJBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>