-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_fxp_sqrt_9_9_17_17_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_val_V : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of Sobel_fxp_sqrt_9_9_17_17_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv11_601 : STD_LOGIC_VECTOR (10 downto 0) := "11000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv12_300 : STD_LOGIC_VECTOR (11 downto 0) := "001100000000";
    constant ap_const_lv12_B00 : STD_LOGIC_VECTOR (11 downto 0) := "101100000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_280 : STD_LOGIC_VECTOR (11 downto 0) := "001010000000";
    constant ap_const_lv12_680 : STD_LOGIC_VECTOR (11 downto 0) := "011010000000";
    constant ap_const_lv12_180 : STD_LOGIC_VECTOR (11 downto 0) := "000110000000";
    constant ap_const_lv12_580 : STD_LOGIC_VECTOR (11 downto 0) := "010110000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_40 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_C0 : STD_LOGIC_VECTOR (10 downto 0) := "00011000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv11_20 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_const_lv11_60 : STD_LOGIC_VECTOR (10 downto 0) := "00001100000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_10 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_const_lv11_30 : STD_LOGIC_VECTOR (10 downto 0) := "00000110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv11_18 : STD_LOGIC_VECTOR (10 downto 0) := "00000011000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal p_0353_1_2_fu_278_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0353_1_2_reg_967 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_841_fu_286_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_841_reg_972 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_930_reg_978 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_934_fu_487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_934_reg_984 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_V_1_5_fu_519_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_5_reg_989 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_2_5_fu_543_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_2_5_reg_994 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_844_fu_549_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_844_reg_999 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_0353_1_7_fu_728_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0353_1_7_reg_1005 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_846_fu_736_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_846_reg_1010 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_940_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_160_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_cast_fu_170_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_64_s_fu_174_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_180_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_927_fu_190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0353_1_1_v_fu_214_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_1_fu_198_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0353_1_1_fu_222_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_929_fu_244_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_2_cast_cast_fu_250_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_2_cast_cast_fu_264_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_928_fu_236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_V_2_2_fu_272_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_2_fu_258_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0305_1_in_in_1_fu_206_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal q_V_1_1_fu_228_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal q_star_V_2_fu_302_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal q_V_1_2_fu_309_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_1_fu_320_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_3_fu_328_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_931_fu_315_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_3_cast_fu_334_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_3_fu_344_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_3_fu_351_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_3_cast_fu_357_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_2_3_fu_361_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_3_fu_338_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_842_fu_374_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal q_star_V_3_fu_381_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0353_1_3_fu_367_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_V_1_3_fu_389_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_2_fu_409_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_4_fu_417_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_933_fu_403_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_4_cast_fu_423_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_4_fu_433_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_4_fu_441_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_4_cast_fu_447_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_932_fu_395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_V_2_4_fu_451_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_4_fu_427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_843_fu_465_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_star_V_4_fu_473_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_0353_1_4_fu_457_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_V_1_4_fu_481_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_3_fu_501_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_5_fu_509_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_935_fu_495_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_5_cast_fu_515_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_5_fu_525_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_5_fu_533_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_5_cast_fu_539_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_star_V_5_fu_562_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0353_1_5_fu_557_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_V_1_5_fu_569_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_6_fu_589_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_6_fu_597_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_937_fu_583_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_6_cast_fu_603_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_6_fu_613_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_6_fu_620_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_6_cast_fu_626_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_936_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_V_2_6_fu_630_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_6_fu_607_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_845_fu_644_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal q_star_V_6_fu_652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_0353_1_6_fu_636_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_V_1_6_fu_660_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_7_fu_680_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_7_fu_688_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_939_fu_674_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_7_cast_fu_694_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_7_fu_704_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_7_fu_712_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_7_cast_fu_718_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_938_fu_666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_V_2_7_fu_722_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_7_fu_698_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_star_V_7_fu_752_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_V_1_7_fu_759_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_fu_770_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_8_fu_778_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_941_fu_765_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_8_cast_fu_784_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_8_fu_794_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_8_fu_801_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_73_8_cast_fu_807_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_2_8_fu_811_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_8_fu_788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_847_fu_824_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_star_V_8_fu_831_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_0353_1_8_fu_817_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_V_1_8_fu_839_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_9_fu_859_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_9_fu_867_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_943_fu_853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_1_9_cast_fu_873_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_9_fu_883_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_3_9_fu_891_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_3_9_cast_fu_897_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_942_fu_845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_V_2_9_fu_901_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_V_1_9_fu_877_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_848_fu_915_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_star_V_9_fu_923_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0353_1_9_fu_907_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal q_V_1_9_fu_931_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal q_V_fu_943_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_849_fu_949_p4 : STD_LOGIC_VECTOR (8 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                    p_0353_1_2_reg_967(11 downto 3) <= p_0353_1_2_fu_278_p3(11 downto 3);
                    p_0353_1_7_reg_1005(11 downto 5) <= p_0353_1_7_fu_728_p3(11 downto 5);
                    s_V_1_5_reg_989(11 downto 6) <= s_V_1_5_fu_519_p2(11 downto 6);
                    s_V_2_5_reg_994(11 downto 6) <= s_V_2_5_fu_543_p2(11 downto 6);
                tmp_841_reg_972 <= tmp_841_fu_286_p3;
                tmp_844_reg_999 <= tmp_844_fu_549_p3;
                tmp_846_reg_1010 <= tmp_846_fu_736_p3;
                tmp_930_reg_978 <= p_0353_1_2_fu_278_p3(11 downto 11);
                tmp_934_reg_984 <= p_0353_1_4_fu_457_p3(11 downto 11);
                tmp_940_reg_1016 <= p_0353_1_7_fu_728_p3(11 downto 11);
            end if;
        end if;
    end process;
    p_0353_1_2_reg_967(2 downto 0) <= "000";
    s_V_1_5_reg_989(5 downto 0) <= "110000";
    s_V_2_5_reg_994(5 downto 0) <= "110000";
    p_0353_1_7_reg_1005(4 downto 0) <= "11100";
    ap_return <= 
        tmp_849_fu_949_p4 when (tmp_7_fu_937_p2(0) = '1') else 
        tmp_848_fu_915_p3;
    p_0305_1_in_in_1_fu_206_p3 <= 
        ap_const_lv2_0 when (tmp_927_fu_190_p3(0) = '1') else 
        ap_const_lv2_2;
    p_0353_1_1_fu_222_p2 <= std_logic_vector(unsigned(p_0353_1_1_v_fu_214_p3) + unsigned(tmp_64_1_fu_198_p3));
    p_0353_1_1_v_fu_214_p3 <= 
        ap_const_lv12_300 when (tmp_927_fu_190_p3(0) = '1') else 
        ap_const_lv12_B00;
    p_0353_1_2_fu_278_p3 <= 
        s_V_2_2_fu_272_p2 when (tmp_928_fu_236_p3(0) = '1') else 
        s_V_1_2_fu_258_p2;
    p_0353_1_3_fu_367_p3 <= 
        s_V_2_3_fu_361_p2 when (tmp_930_reg_978(0) = '1') else 
        s_V_1_3_fu_338_p2;
    p_0353_1_4_fu_457_p3 <= 
        s_V_2_4_fu_451_p2 when (tmp_932_fu_395_p3(0) = '1') else 
        s_V_1_4_fu_427_p2;
    p_0353_1_5_fu_557_p3 <= 
        s_V_2_5_reg_994 when (tmp_934_reg_984(0) = '1') else 
        s_V_1_5_reg_989;
    p_0353_1_6_fu_636_p3 <= 
        s_V_2_6_fu_630_p2 when (tmp_936_fu_575_p3(0) = '1') else 
        s_V_1_6_fu_607_p2;
    p_0353_1_7_fu_728_p3 <= 
        s_V_2_7_fu_722_p2 when (tmp_938_fu_666_p3(0) = '1') else 
        s_V_1_7_fu_698_p2;
    p_0353_1_8_fu_817_p3 <= 
        s_V_2_8_fu_811_p2 when (tmp_940_reg_1016(0) = '1') else 
        s_V_1_8_fu_788_p2;
    p_0353_1_9_fu_907_p3 <= 
        s_V_2_9_fu_901_p2 when (tmp_942_fu_845_p3(0) = '1') else 
        s_V_1_9_fu_877_p2;
    q_V_1_1_fu_228_p3 <= 
        ap_const_lv2_1 when (tmp_927_fu_190_p3(0) = '1') else 
        ap_const_lv2_3;
    q_V_1_2_fu_309_p2 <= (q_star_V_2_fu_302_p3 or ap_const_lv3_1);
    q_V_1_3_fu_389_p2 <= (q_star_V_3_fu_381_p3 or ap_const_lv4_1);
    q_V_1_4_fu_481_p2 <= (q_star_V_4_fu_473_p3 or ap_const_lv5_1);
    q_V_1_5_fu_569_p2 <= (q_star_V_5_fu_562_p3 or ap_const_lv6_1);
    q_V_1_6_fu_660_p2 <= (q_star_V_6_fu_652_p3 or ap_const_lv7_1);
    q_V_1_7_fu_759_p2 <= (q_star_V_7_fu_752_p3 or ap_const_lv8_1);
    q_V_1_8_fu_839_p2 <= (q_star_V_8_fu_831_p3 or ap_const_lv9_1);
    q_V_1_9_fu_931_p2 <= (q_star_V_9_fu_923_p3 or ap_const_lv10_1);
    q_V_fu_943_p2 <= std_logic_vector(unsigned(q_V_1_9_fu_931_p2) + unsigned(ap_const_lv10_1));
    q_star_V_2_fu_302_p3 <= (tmp_841_reg_972 & ap_const_lv1_0);
    q_star_V_3_fu_381_p3 <= (tmp_842_fu_374_p3 & ap_const_lv1_0);
    q_star_V_4_fu_473_p3 <= (tmp_843_fu_465_p3 & ap_const_lv1_0);
    q_star_V_5_fu_562_p3 <= (tmp_844_reg_999 & ap_const_lv1_0);
    q_star_V_6_fu_652_p3 <= (tmp_845_fu_644_p3 & ap_const_lv1_0);
    q_star_V_7_fu_752_p3 <= (tmp_846_reg_1010 & ap_const_lv1_0);
    q_star_V_8_fu_831_p3 <= (tmp_847_fu_824_p3 & ap_const_lv1_0);
    q_star_V_9_fu_923_p3 <= (tmp_848_fu_915_p3 & ap_const_lv1_0);
    r_V_1_9_cast_fu_873_p1 <= std_logic_vector(resize(unsigned(r_V_1_9_fu_867_p2),12));
    r_V_1_9_fu_867_p2 <= (r_V_9_fu_859_p3 or ap_const_lv11_1);
    r_V_1_fu_320_p3 <= (q_V_1_2_fu_309_p2 & ap_const_lv8_0);
    r_V_2_3_fu_344_p3 <= (tmp_841_reg_972 & ap_const_lv9_0);
    r_V_2_4_fu_433_p3 <= (tmp_842_fu_374_p3 & ap_const_lv8_0);
    r_V_2_5_fu_525_p3 <= (tmp_843_fu_465_p3 & ap_const_lv7_0);
    r_V_2_6_fu_613_p3 <= (tmp_844_reg_999 & ap_const_lv6_0);
    r_V_2_7_fu_704_p3 <= (tmp_845_fu_644_p3 & ap_const_lv5_0);
    r_V_2_8_fu_794_p3 <= (tmp_846_reg_1010 & ap_const_lv4_0);
    r_V_2_9_fu_883_p3 <= (tmp_847_fu_824_p3 & ap_const_lv3_0);
    r_V_2_fu_409_p3 <= (q_V_1_3_fu_389_p2 & ap_const_lv7_0);
    r_V_3_9_cast_fu_897_p1 <= std_logic_vector(resize(unsigned(r_V_3_9_fu_891_p2),12));
    r_V_3_9_fu_891_p2 <= (r_V_2_9_fu_883_p3 or ap_const_lv11_3);
    r_V_3_fu_501_p3 <= (q_V_1_4_fu_481_p2 & ap_const_lv6_0);
    r_V_6_fu_589_p3 <= (q_V_1_5_fu_569_p2 & ap_const_lv5_0);
    r_V_7_fu_680_p3 <= (q_V_1_6_fu_660_p2 & ap_const_lv4_0);
    r_V_8_fu_770_p3 <= (q_V_1_7_fu_759_p2 & ap_const_lv3_0);
    r_V_9_fu_859_p3 <= (q_V_1_8_fu_839_p2 & ap_const_lv2_0);
    s_V_1_2_fu_258_p2 <= std_logic_vector(unsigned(tmp_929_fu_244_p2) - unsigned(tmp_70_2_cast_cast_fu_250_p3));
    s_V_1_3_fu_338_p2 <= std_logic_vector(unsigned(tmp_931_fu_315_p2) - unsigned(tmp_70_3_cast_fu_334_p1));
    s_V_1_4_fu_427_p2 <= std_logic_vector(unsigned(tmp_933_fu_403_p2) - unsigned(tmp_70_4_cast_fu_423_p1));
    s_V_1_5_fu_519_p2 <= std_logic_vector(unsigned(tmp_935_fu_495_p2) - unsigned(tmp_70_5_cast_fu_515_p1));
    s_V_1_6_fu_607_p2 <= std_logic_vector(unsigned(tmp_937_fu_583_p2) - unsigned(tmp_70_6_cast_fu_603_p1));
    s_V_1_7_fu_698_p2 <= std_logic_vector(unsigned(tmp_939_fu_674_p2) - unsigned(tmp_70_7_cast_fu_694_p1));
    s_V_1_8_fu_788_p2 <= std_logic_vector(unsigned(tmp_941_fu_765_p2) - unsigned(tmp_70_8_cast_fu_784_p1));
    s_V_1_9_fu_877_p2 <= std_logic_vector(unsigned(tmp_943_fu_853_p2) - unsigned(r_V_1_9_cast_fu_873_p1));
    s_V_2_2_fu_272_p2 <= std_logic_vector(unsigned(tmp_73_2_cast_cast_fu_264_p3) + unsigned(tmp_929_fu_244_p2));
    s_V_2_3_fu_361_p2 <= std_logic_vector(unsigned(tmp_73_3_cast_fu_357_p1) + unsigned(tmp_931_fu_315_p2));
    s_V_2_4_fu_451_p2 <= std_logic_vector(unsigned(tmp_73_4_cast_fu_447_p1) + unsigned(tmp_933_fu_403_p2));
    s_V_2_5_fu_543_p2 <= std_logic_vector(unsigned(tmp_73_5_cast_fu_539_p1) + unsigned(tmp_935_fu_495_p2));
    s_V_2_6_fu_630_p2 <= std_logic_vector(unsigned(tmp_73_6_cast_fu_626_p1) + unsigned(tmp_937_fu_583_p2));
    s_V_2_7_fu_722_p2 <= std_logic_vector(unsigned(tmp_73_7_cast_fu_718_p1) + unsigned(tmp_939_fu_674_p2));
    s_V_2_8_fu_811_p2 <= std_logic_vector(unsigned(tmp_73_8_cast_fu_807_p1) + unsigned(tmp_941_fu_765_p2));
    s_V_2_9_fu_901_p2 <= std_logic_vector(unsigned(r_V_3_9_cast_fu_897_p1) + unsigned(tmp_943_fu_853_p2));
    tmp_64_1_fu_198_p3 <= (tmp_s_fu_180_p4 & ap_const_lv2_0);
    tmp_64_s_fu_174_p2 <= std_logic_vector(unsigned(tmp_cast_fu_170_p1) + unsigned(ap_const_lv11_601));
    tmp_70_2_cast_cast_fu_250_p3 <= 
        ap_const_lv12_280 when (tmp_927_fu_190_p3(0) = '1') else 
        ap_const_lv12_680;
    tmp_70_3_cast_fu_334_p1 <= std_logic_vector(resize(unsigned(tmp_70_3_fu_328_p2),12));
    tmp_70_3_fu_328_p2 <= (r_V_1_fu_320_p3 or ap_const_lv11_40);
    tmp_70_4_cast_fu_423_p1 <= std_logic_vector(resize(unsigned(tmp_70_4_fu_417_p2),12));
    tmp_70_4_fu_417_p2 <= (r_V_2_fu_409_p3 or ap_const_lv11_20);
    tmp_70_5_cast_fu_515_p1 <= std_logic_vector(resize(unsigned(tmp_70_5_fu_509_p2),12));
    tmp_70_5_fu_509_p2 <= (r_V_3_fu_501_p3 or ap_const_lv11_10);
    tmp_70_6_cast_fu_603_p1 <= std_logic_vector(resize(unsigned(tmp_70_6_fu_597_p2),12));
    tmp_70_6_fu_597_p2 <= (r_V_6_fu_589_p3 or ap_const_lv11_8);
    tmp_70_7_cast_fu_694_p1 <= std_logic_vector(resize(unsigned(tmp_70_7_fu_688_p2),12));
    tmp_70_7_fu_688_p2 <= (r_V_7_fu_680_p3 or ap_const_lv11_4);
    tmp_70_8_cast_fu_784_p1 <= std_logic_vector(resize(unsigned(tmp_70_8_fu_778_p2),12));
    tmp_70_8_fu_778_p2 <= (r_V_8_fu_770_p3 or ap_const_lv11_2);
    tmp_73_2_cast_cast_fu_264_p3 <= 
        ap_const_lv12_180 when (tmp_927_fu_190_p3(0) = '1') else 
        ap_const_lv12_580;
    tmp_73_3_cast_fu_357_p1 <= std_logic_vector(resize(unsigned(tmp_73_3_fu_351_p2),12));
    tmp_73_3_fu_351_p2 <= (r_V_2_3_fu_344_p3 or ap_const_lv11_C0);
    tmp_73_4_cast_fu_447_p1 <= std_logic_vector(resize(unsigned(tmp_73_4_fu_441_p2),12));
    tmp_73_4_fu_441_p2 <= (r_V_2_4_fu_433_p3 or ap_const_lv11_60);
    tmp_73_5_cast_fu_539_p1 <= std_logic_vector(resize(unsigned(tmp_73_5_fu_533_p2),12));
    tmp_73_5_fu_533_p2 <= (r_V_2_5_fu_525_p3 or ap_const_lv11_30);
    tmp_73_6_cast_fu_626_p1 <= std_logic_vector(resize(unsigned(tmp_73_6_fu_620_p2),12));
    tmp_73_6_fu_620_p2 <= (r_V_2_6_fu_613_p3 or ap_const_lv11_18);
    tmp_73_7_cast_fu_718_p1 <= std_logic_vector(resize(unsigned(tmp_73_7_fu_712_p2),12));
    tmp_73_7_fu_712_p2 <= (r_V_2_7_fu_704_p3 or ap_const_lv11_C);
    tmp_73_8_cast_fu_807_p1 <= std_logic_vector(resize(unsigned(tmp_73_8_fu_801_p2),12));
    tmp_73_8_fu_801_p2 <= (r_V_2_8_fu_794_p3 or ap_const_lv11_6);
    tmp_7_fu_937_p2 <= "1" when (signed(p_0353_1_9_fu_907_p3) > signed(ap_const_lv12_0)) else "0";
    tmp_841_fu_286_p3 <= 
        p_0305_1_in_in_1_fu_206_p3 when (tmp_928_fu_236_p3(0) = '1') else 
        q_V_1_1_fu_228_p3;
    tmp_842_fu_374_p3 <= 
        q_star_V_2_fu_302_p3 when (tmp_930_reg_978(0) = '1') else 
        q_V_1_2_fu_309_p2;
    tmp_843_fu_465_p3 <= 
        q_star_V_3_fu_381_p3 when (tmp_932_fu_395_p3(0) = '1') else 
        q_V_1_3_fu_389_p2;
    tmp_844_fu_549_p3 <= 
        q_star_V_4_fu_473_p3 when (tmp_934_fu_487_p3(0) = '1') else 
        q_V_1_4_fu_481_p2;
    tmp_845_fu_644_p3 <= 
        q_star_V_5_fu_562_p3 when (tmp_936_fu_575_p3(0) = '1') else 
        q_V_1_5_fu_569_p2;
    tmp_846_fu_736_p3 <= 
        q_star_V_6_fu_652_p3 when (tmp_938_fu_666_p3(0) = '1') else 
        q_V_1_6_fu_660_p2;
    tmp_847_fu_824_p3 <= 
        q_star_V_7_fu_752_p3 when (tmp_940_reg_1016(0) = '1') else 
        q_V_1_7_fu_759_p2;
    tmp_848_fu_915_p3 <= 
        q_star_V_8_fu_831_p3 when (tmp_942_fu_845_p3(0) = '1') else 
        q_V_1_8_fu_839_p2;
    tmp_849_fu_949_p4 <= q_V_fu_943_p2(9 downto 1);
    tmp_927_fu_190_p3 <= tmp_64_s_fu_174_p2(10 downto 10);
    tmp_928_fu_236_p3 <= p_0353_1_1_fu_222_p2(11 downto 11);
    tmp_929_fu_244_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_1_fu_222_p2),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_931_fu_315_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_2_reg_967),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_932_fu_395_p3 <= p_0353_1_3_fu_367_p3(11 downto 11);
    tmp_933_fu_403_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_3_fu_367_p3),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_934_fu_487_p3 <= p_0353_1_4_fu_457_p3(11 downto 11);
    tmp_935_fu_495_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_4_fu_457_p3),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_936_fu_575_p3 <= p_0353_1_5_fu_557_p3(11 downto 11);
    tmp_937_fu_583_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_5_fu_557_p3),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_938_fu_666_p3 <= p_0353_1_6_fu_636_p3(11 downto 11);
    tmp_939_fu_674_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_6_fu_636_p3),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_941_fu_765_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_7_reg_1005),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_942_fu_845_p3 <= p_0353_1_8_fu_817_p3(11 downto 11);
    tmp_943_fu_853_p2 <= std_logic_vector(shift_left(unsigned(p_0353_1_8_fu_817_p3),to_integer(unsigned('0' & ap_const_lv12_1(12-1 downto 0)))));
    tmp_cast_fu_170_p1 <= std_logic_vector(resize(unsigned(tmp_fu_160_p4),11));
    tmp_fu_160_p4 <= in_val_V(16 downto 7);
    tmp_s_fu_180_p4 <= tmp_64_s_fu_174_p2(10 downto 1);
end behav;
