
Swipe_App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e64  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  08005fa0  08005fa0  00015fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062c4  080062c4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080062c4  080062c4  000162c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062cc  080062cc  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062cc  080062cc  000162cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062d0  080062d0  000162d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080062d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000090  08006364  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  08006364  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014aa0  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003081  00000000  00000000  00034b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00037be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b68  00000000  00000000  000388e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000177b3  00000000  00000000  00039450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000125e6  00000000  00000000  00050c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089f85  00000000  00000000  000631e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed16e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003194  00000000  00000000  000ed1c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000090 	.word	0x20000090
 8000158:	00000000 	.word	0x00000000
 800015c:	08005f88 	.word	0x08005f88

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000094 	.word	0x20000094
 8000178:	08005f88 	.word	0x08005f88

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]

	if (htim == &htim6)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4a08      	ldr	r2, [pc, #32]	; (80004a0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d102      	bne.n	800048a <HAL_TIM_PeriodElapsedCallback+0x16>
		Swipe_State_Machine(&mySwipe);
 8000484:	4807      	ldr	r0, [pc, #28]	; (80004a4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000486:	f005 f807 	bl	8005498 <Swipe_State_Machine>

	if (htim == &htim7)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4a06      	ldr	r2, [pc, #24]	; (80004a8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d102      	bne.n	8000498 <HAL_TIM_PeriodElapsedCallback+0x24>
		LED_Handle(&mySwipe);
 8000492:	4804      	ldr	r0, [pc, #16]	; (80004a4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000494:	f005 f888 	bl	80055a8 <LED_Handle>
}
 8000498:	bf00      	nop
 800049a:	3708      	adds	r7, #8
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	200000ec 	.word	0x200000ec
 80004a4:	200000dc 	.word	0x200000dc
 80004a8:	20000168 	.word	0x20000168

080004ac <Display_Mode>:
 * @brief  Function displays current time config of swipe on LCD with 1 second delay
 * @param  hlcd: Current LCD object
 * @param  Swipe: Current Swipe object
 * @retval None
 */
void Display_Mode(LCD_HandleTypeDef *hlcd, SwipeObj *Swipe) {
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
	LCD_GLASS_Clear(hlcd);
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f005 fcc6 	bl	8005e48 <LCD_GLASS_Clear>
	switch (Swipe->TimeConf) {
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	885b      	ldrh	r3, [r3, #2]
 80004c0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80004c4:	d011      	beq.n	80004ea <Display_Mode+0x3e>
 80004c6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80004ca:	dc13      	bgt.n	80004f4 <Display_Mode+0x48>
 80004cc:	2b64      	cmp	r3, #100	; 0x64
 80004ce:	d002      	beq.n	80004d6 <Display_Mode+0x2a>
 80004d0:	2bfa      	cmp	r3, #250	; 0xfa
 80004d2:	d005      	beq.n	80004e0 <Display_Mode+0x34>
		LCD_GLASS_DisplayString(hlcd,(uint8_t *)" 500MS");
		break;
	case MS1000:
		LCD_GLASS_DisplayString(hlcd,(uint8_t *)"1000MS");
		break;
	default: break;
 80004d4:	e00e      	b.n	80004f4 <Display_Mode+0x48>
		LCD_GLASS_DisplayString(hlcd,(uint8_t *)" 200MS");
 80004d6:	490c      	ldr	r1, [pc, #48]	; (8000508 <Display_Mode+0x5c>)
 80004d8:	6878      	ldr	r0, [r7, #4]
 80004da:	f005 fc81 	bl	8005de0 <LCD_GLASS_DisplayString>
		break;
 80004de:	e00a      	b.n	80004f6 <Display_Mode+0x4a>
		LCD_GLASS_DisplayString(hlcd,(uint8_t *)" 500MS");
 80004e0:	490a      	ldr	r1, [pc, #40]	; (800050c <Display_Mode+0x60>)
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f005 fc7c 	bl	8005de0 <LCD_GLASS_DisplayString>
		break;
 80004e8:	e005      	b.n	80004f6 <Display_Mode+0x4a>
		LCD_GLASS_DisplayString(hlcd,(uint8_t *)"1000MS");
 80004ea:	4909      	ldr	r1, [pc, #36]	; (8000510 <Display_Mode+0x64>)
 80004ec:	6878      	ldr	r0, [r7, #4]
 80004ee:	f005 fc77 	bl	8005de0 <LCD_GLASS_DisplayString>
		break;
 80004f2:	e000      	b.n	80004f6 <Display_Mode+0x4a>
	default: break;
 80004f4:	bf00      	nop
	}
	HAL_Delay(1000);
 80004f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004fa:	f000 fb9f 	bl	8000c3c <HAL_Delay>
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	08005fa0 	.word	0x08005fa0
 800050c:	08005fa8 	.word	0x08005fa8
 8000510:	08005fb0 	.word	0x08005fb0

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051a:	f000 fb20 	bl	8000b5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051e:	f000 f835 	bl	800058c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000522:	f000 f945 	bl	80007b0 <MX_GPIO_Init>
  MX_LCD_Init();
 8000526:	f000 f899 	bl	800065c <MX_LCD_Init>
  MX_TS_Init();
 800052a:	f000 f93b 	bl	80007a4 <MX_TS_Init>
  MX_TIM6_Init();
 800052e:	f000 f8cd 	bl	80006cc <MX_TIM6_Init>
  MX_TIM7_Init();
 8000532:	f000 f901 	bl	8000738 <MX_TIM7_Init>
  MX_TOUCHSENSING_Init();
 8000536:	f005 f869 	bl	800560c <MX_TOUCHSENSING_Init>
  /* USER CODE BEGIN 2 */
  swipe_config_t currentConf = NO_CONFIG; //additional variable for configuration checking
 800053a:	2300      	movs	r3, #0
 800053c:	80fb      	strh	r3, [r7, #6]

  /* Initialize Swipe object */
  Swipe_Init(&mySwipe);
 800053e:	480f      	ldr	r0, [pc, #60]	; (800057c <main+0x68>)
 8000540:	f004 ff71 	bl	8005426 <Swipe_Init>

  /* Start needed Interrupts */
  HAL_TIM_Base_Start_IT(&htim6); // For Swipe state machine
 8000544:	480e      	ldr	r0, [pc, #56]	; (8000580 <main+0x6c>)
 8000546:	f001 fe4f 	bl	80021e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7); // For LED blinking
 800054a:	480e      	ldr	r0, [pc, #56]	; (8000584 <main+0x70>)
 800054c:	f001 fe4c 	bl	80021e8 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  /* Execute reading of data from linear slider */
	  tsl_user_Exec();
 8000550:	f005 f872 	bl	8005638 <tsl_user_Exec>

	  /* Handle operations with B1 button */
	  Procces_Button(&mySwipe);
 8000554:	4809      	ldr	r0, [pc, #36]	; (800057c <main+0x68>)
 8000556:	f004 fff3 	bl	8005540 <Procces_Button>

	  /* Display new time configuration on display, if it changed */
	  if (currentConf != mySwipe.TimeConf) {
 800055a:	4b08      	ldr	r3, [pc, #32]	; (800057c <main+0x68>)
 800055c:	885b      	ldrh	r3, [r3, #2]
 800055e:	88fa      	ldrh	r2, [r7, #6]
 8000560:	429a      	cmp	r2, r3
 8000562:	d006      	beq.n	8000572 <main+0x5e>
		  currentConf = mySwipe.TimeConf;
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <main+0x68>)
 8000566:	885b      	ldrh	r3, [r3, #2]
 8000568:	80fb      	strh	r3, [r7, #6]
		  Display_Mode(&hlcd, &mySwipe);
 800056a:	4904      	ldr	r1, [pc, #16]	; (800057c <main+0x68>)
 800056c:	4806      	ldr	r0, [pc, #24]	; (8000588 <main+0x74>)
 800056e:	f7ff ff9d 	bl	80004ac <Display_Mode>
	  }

	  /* Display slider positions on a LED */
	  ProcessSensorsButtons(&hlcd);
 8000572:	4805      	ldr	r0, [pc, #20]	; (8000588 <main+0x74>)
 8000574:	f005 fc90 	bl	8005e98 <ProcessSensorsButtons>
	  tsl_user_Exec();
 8000578:	e7ea      	b.n	8000550 <main+0x3c>
 800057a:	bf00      	nop
 800057c:	200000dc 	.word	0x200000dc
 8000580:	200000ec 	.word	0x200000ec
 8000584:	20000168 	.word	0x20000168
 8000588:	2000012c 	.word	0x2000012c

0800058c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b096      	sub	sp, #88	; 0x58
 8000590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000592:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000596:	2234      	movs	r2, #52	; 0x34
 8000598:	2100      	movs	r1, #0
 800059a:	4618      	mov	r0, r3
 800059c:	f005 fcec 	bl	8005f78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
 80005ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ba:	4b27      	ldr	r3, [pc, #156]	; (8000658 <SystemClock_Config+0xcc>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80005c2:	4a25      	ldr	r2, [pc, #148]	; (8000658 <SystemClock_Config+0xcc>)
 80005c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005c8:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80005ca:	2306      	movs	r3, #6
 80005cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005ce:	2301      	movs	r3, #1
 80005d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d2:	2301      	movs	r3, #1
 80005d4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d6:	2310      	movs	r3, #16
 80005d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005da:	2302      	movs	r3, #2
 80005dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005de:	2300      	movs	r3, #0
 80005e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80005e2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80005e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80005e8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80005ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 ff1c 	bl	8001430 <HAL_RCC_OscConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80005fe:	f000 f93d 	bl	800087c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000602:	230f      	movs	r3, #15
 8000604:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000606:	2303      	movs	r3, #3
 8000608:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000616:	f107 0310 	add.w	r3, r7, #16
 800061a:	2101      	movs	r1, #1
 800061c:	4618      	mov	r0, r3
 800061e:	f001 fa37 	bl	8001a90 <HAL_RCC_ClockConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000628:	f000 f928 	bl	800087c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 800062c:	2303      	movs	r3, #3
 800062e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000634:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000636:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800063a:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	4618      	mov	r0, r3
 8000640:	f001 fc88 	bl	8001f54 <HAL_RCCEx_PeriphCLKConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800064a:	f000 f917 	bl	800087c <Error_Handler>
  }
}
 800064e:	bf00      	nop
 8000650:	3758      	adds	r7, #88	; 0x58
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40007000 	.word	0x40007000

0800065c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000660:	4b18      	ldr	r3, [pc, #96]	; (80006c4 <MX_LCD_Init+0x68>)
 8000662:	4a19      	ldr	r2, [pc, #100]	; (80006c8 <MX_LCD_Init+0x6c>)
 8000664:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000666:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <MX_LCD_Init+0x68>)
 8000668:	2200      	movs	r2, #0
 800066a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_31;
 800066c:	4b15      	ldr	r3, [pc, #84]	; (80006c4 <MX_LCD_Init+0x68>)
 800066e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000672:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <MX_LCD_Init+0x68>)
 8000676:	220c      	movs	r2, #12
 8000678:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_3;
 800067a:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <MX_LCD_Init+0x68>)
 800067c:	2240      	movs	r2, #64	; 0x40
 800067e:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000680:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <MX_LCD_Init+0x68>)
 8000682:	2200      	movs	r2, #0
 8000684:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_4;
 8000686:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <MX_LCD_Init+0x68>)
 8000688:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800068c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800068e:	4b0d      	ldr	r3, [pc, #52]	; (80006c4 <MX_LCD_Init+0x68>)
 8000690:	2200      	movs	r2, #0
 8000692:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_4;
 8000694:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <MX_LCD_Init+0x68>)
 8000696:	2240      	movs	r2, #64	; 0x40
 8000698:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_ENABLE;
 800069a:	4b0a      	ldr	r3, [pc, #40]	; (80006c4 <MX_LCD_Init+0x68>)
 800069c:	2280      	movs	r2, #128	; 0x80
 800069e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <MX_LCD_Init+0x68>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV32;
 80006a6:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <MX_LCD_Init+0x68>)
 80006a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006ac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	; (80006c4 <MX_LCD_Init+0x68>)
 80006b0:	f000 fda4 	bl	80011fc <HAL_LCD_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80006ba:	f000 f8df 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	2000012c 	.word	0x2000012c
 80006c8:	40002400 	.word	0x40002400

080006cc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006d2:	463b      	mov	r3, r7
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80006da:	4b15      	ldr	r3, [pc, #84]	; (8000730 <MX_TIM6_Init+0x64>)
 80006dc:	4a15      	ldr	r2, [pc, #84]	; (8000734 <MX_TIM6_Init+0x68>)
 80006de:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80006e0:	4b13      	ldr	r3, [pc, #76]	; (8000730 <MX_TIM6_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006e6:	4b12      	ldr	r3, [pc, #72]	; (8000730 <MX_TIM6_Init+0x64>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80006ec:	4b10      	ldr	r3, [pc, #64]	; (8000730 <MX_TIM6_Init+0x64>)
 80006ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006f2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006f4:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_TIM6_Init+0x64>)
 80006f6:	2280      	movs	r2, #128	; 0x80
 80006f8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80006fa:	480d      	ldr	r0, [pc, #52]	; (8000730 <MX_TIM6_Init+0x64>)
 80006fc:	f001 fd34 	bl	8002168 <HAL_TIM_Base_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000706:	f000 f8b9 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800070e:	2300      	movs	r3, #0
 8000710:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000712:	463b      	mov	r3, r7
 8000714:	4619      	mov	r1, r3
 8000716:	4806      	ldr	r0, [pc, #24]	; (8000730 <MX_TIM6_Init+0x64>)
 8000718:	f001 ff28 	bl	800256c <HAL_TIMEx_MasterConfigSynchronization>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000722:	f000 f8ab 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200000ec 	.word	0x200000ec
 8000734:	40001000 	.word	0x40001000

08000738 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800073e:	463b      	mov	r3, r7
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <MX_TIM7_Init+0x64>)
 8000748:	4a15      	ldr	r2, [pc, #84]	; (80007a0 <MX_TIM7_Init+0x68>)
 800074a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800074c:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_TIM7_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000752:	4b12      	ldr	r3, [pc, #72]	; (800079c <MX_TIM7_Init+0x64>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 16000;
 8000758:	4b10      	ldr	r3, [pc, #64]	; (800079c <MX_TIM7_Init+0x64>)
 800075a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800075e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <MX_TIM7_Init+0x64>)
 8000762:	2280      	movs	r2, #128	; 0x80
 8000764:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000766:	480d      	ldr	r0, [pc, #52]	; (800079c <MX_TIM7_Init+0x64>)
 8000768:	f001 fcfe 	bl	8002168 <HAL_TIM_Base_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000772:	f000 f883 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000776:	2300      	movs	r3, #0
 8000778:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4619      	mov	r1, r3
 8000782:	4806      	ldr	r0, [pc, #24]	; (800079c <MX_TIM7_Init+0x64>)
 8000784:	f001 fef2 	bl	800256c <HAL_TIMEx_MasterConfigSynchronization>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800078e:	f000 f875 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000168 	.word	0x20000168
 80007a0:	40001400 	.word	0x40001400

080007a4 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
 80007c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	4b2a      	ldr	r3, [pc, #168]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007c8:	69db      	ldr	r3, [r3, #28]
 80007ca:	4a29      	ldr	r2, [pc, #164]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007cc:	f043 0304 	orr.w	r3, r3, #4
 80007d0:	61d3      	str	r3, [r2, #28]
 80007d2:	4b27      	ldr	r3, [pc, #156]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007d4:	69db      	ldr	r3, [r3, #28]
 80007d6:	f003 0304 	and.w	r3, r3, #4
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b24      	ldr	r3, [pc, #144]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007e0:	69db      	ldr	r3, [r3, #28]
 80007e2:	4a23      	ldr	r2, [pc, #140]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	61d3      	str	r3, [r2, #28]
 80007ea:	4b21      	ldr	r3, [pc, #132]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007f8:	69db      	ldr	r3, [r3, #28]
 80007fa:	4a1d      	ldr	r2, [pc, #116]	; (8000870 <MX_GPIO_Init+0xc0>)
 80007fc:	f043 0302 	orr.w	r3, r3, #2
 8000800:	61d3      	str	r3, [r2, #28]
 8000802:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <MX_GPIO_Init+0xc0>)
 8000804:	69db      	ldr	r3, [r3, #28]
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	21c0      	movs	r1, #192	; 0xc0
 8000812:	4818      	ldr	r0, [pc, #96]	; (8000874 <MX_GPIO_Init+0xc4>)
 8000814:	f000 fcd9 	bl	80011ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000818:	2301      	movs	r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800081c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 030c 	add.w	r3, r7, #12
 800082a:	4619      	mov	r1, r3
 800082c:	4812      	ldr	r0, [pc, #72]	; (8000878 <MX_GPIO_Init+0xc8>)
 800082e:	f000 fb35 	bl	8000e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : IDD_Measurement_Pin */
  GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 8000832:	2310      	movs	r3, #16
 8000834:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000836:	2303      	movs	r3, #3
 8000838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 800083e:	f107 030c 	add.w	r3, r7, #12
 8000842:	4619      	mov	r1, r3
 8000844:	480c      	ldr	r0, [pc, #48]	; (8000878 <MX_GPIO_Init+0xc8>)
 8000846:	f000 fb29 	bl	8000e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800084a:	23c0      	movs	r3, #192	; 0xc0
 800084c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084e:	2301      	movs	r3, #1
 8000850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000856:	2300      	movs	r3, #0
 8000858:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085a:	f107 030c 	add.w	r3, r7, #12
 800085e:	4619      	mov	r1, r3
 8000860:	4804      	ldr	r0, [pc, #16]	; (8000874 <MX_GPIO_Init+0xc4>)
 8000862:	f000 fb1b 	bl	8000e9c <HAL_GPIO_Init>

}
 8000866:	bf00      	nop
 8000868:	3720      	adds	r7, #32
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	40020400 	.word	0x40020400
 8000878:	40020000 	.word	0x40020000

0800087c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000880:	b672      	cpsid	i
}
 8000882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000884:	e7fe      	b.n	8000884 <Error_Handler+0x8>
	...

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <HAL_MspInit+0x6c>)
 8000890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000892:	4a18      	ldr	r2, [pc, #96]	; (80008f4 <HAL_MspInit+0x6c>)
 8000894:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000898:	6253      	str	r3, [r2, #36]	; 0x24
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <HAL_MspInit+0x6c>)
 800089c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800089e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <HAL_MspInit+0x6c>)
 80008a8:	6a1b      	ldr	r3, [r3, #32]
 80008aa:	4a12      	ldr	r2, [pc, #72]	; (80008f4 <HAL_MspInit+0x6c>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6213      	str	r3, [r2, #32]
 80008b2:	4b10      	ldr	r3, [pc, #64]	; (80008f4 <HAL_MspInit+0x6c>)
 80008b4:	6a1b      	ldr	r3, [r3, #32]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008be:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <HAL_MspInit+0x6c>)
 80008c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c2:	4a0c      	ldr	r2, [pc, #48]	; (80008f4 <HAL_MspInit+0x6c>)
 80008c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c8:	6253      	str	r3, [r2, #36]	; 0x24
 80008ca:	4b0a      	ldr	r3, [pc, #40]	; (80008f4 <HAL_MspInit+0x6c>)
 80008cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008d6:	2007      	movs	r0, #7
 80008d8:	f000 fa9e 	bl	8000e18 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80008dc:	2200      	movs	r2, #0
 80008de:	2100      	movs	r1, #0
 80008e0:	2005      	movs	r0, #5
 80008e2:	f000 faa4 	bl	8000e2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80008e6:	2005      	movs	r0, #5
 80008e8:	f000 fabd 	bl	8000e66 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ec:	bf00      	nop
 80008ee:	3710      	adds	r7, #16
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08c      	sub	sp, #48	; 0x30
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a34      	ldr	r2, [pc, #208]	; (80009e8 <HAL_LCD_MspInit+0xf0>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d162      	bne.n	80009e0 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800091a:	4b34      	ldr	r3, [pc, #208]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 800091c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800091e:	4a33      	ldr	r2, [pc, #204]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000920:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000924:	6253      	str	r3, [r2, #36]	; 0x24
 8000926:	4b31      	ldr	r3, [pc, #196]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800092a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800092e:	61bb      	str	r3, [r7, #24]
 8000930:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	4b2e      	ldr	r3, [pc, #184]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000934:	69db      	ldr	r3, [r3, #28]
 8000936:	4a2d      	ldr	r2, [pc, #180]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	61d3      	str	r3, [r2, #28]
 800093e:	4b2b      	ldr	r3, [pc, #172]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000940:	69db      	ldr	r3, [r3, #28]
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b28      	ldr	r3, [pc, #160]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 800094c:	69db      	ldr	r3, [r3, #28]
 800094e:	4a27      	ldr	r2, [pc, #156]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	61d3      	str	r3, [r2, #28]
 8000956:	4b25      	ldr	r3, [pc, #148]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000958:	69db      	ldr	r3, [r3, #28]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000962:	4b22      	ldr	r3, [pc, #136]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000964:	69db      	ldr	r3, [r3, #28]
 8000966:	4a21      	ldr	r2, [pc, #132]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	61d3      	str	r3, [r2, #28]
 800096e:	4b1f      	ldr	r3, [pc, #124]	; (80009ec <HAL_LCD_MspInit+0xf4>)
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 800097a:	f640 73cf 	movw	r3, #4047	; 0xfcf
 800097e:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800098c:	230b      	movs	r3, #11
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	4816      	ldr	r0, [pc, #88]	; (80009f0 <HAL_LCD_MspInit+0xf8>)
 8000998:	f000 fa80 	bl	8000e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 800099c:	f248 730e 	movw	r3, #34574	; 0x870e
 80009a0:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a2:	2302      	movs	r3, #2
 80009a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80009ae:	230b      	movs	r3, #11
 80009b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	480e      	ldr	r0, [pc, #56]	; (80009f4 <HAL_LCD_MspInit+0xfc>)
 80009ba:	f000 fa6f 	bl	8000e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 80009be:	f64f 7338 	movw	r3, #65336	; 0xff38
 80009c2:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c4:	2302      	movs	r3, #2
 80009c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80009d0:	230b      	movs	r3, #11
 80009d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	4619      	mov	r1, r3
 80009da:	4807      	ldr	r0, [pc, #28]	; (80009f8 <HAL_LCD_MspInit+0x100>)
 80009dc:	f000 fa5e 	bl	8000e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80009e0:	bf00      	nop
 80009e2:	3730      	adds	r7, #48	; 0x30
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40002400 	.word	0x40002400
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40020800 	.word	0x40020800
 80009f4:	40020000 	.word	0x40020000
 80009f8:	40020400 	.word	0x40020400

080009fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a1a      	ldr	r2, [pc, #104]	; (8000a74 <HAL_TIM_Base_MspInit+0x78>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d114      	bne.n	8000a38 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000a0e:	4b1a      	ldr	r3, [pc, #104]	; (8000a78 <HAL_TIM_Base_MspInit+0x7c>)
 8000a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a12:	4a19      	ldr	r2, [pc, #100]	; (8000a78 <HAL_TIM_Base_MspInit+0x7c>)
 8000a14:	f043 0310 	orr.w	r3, r3, #16
 8000a18:	6253      	str	r3, [r2, #36]	; 0x24
 8000a1a:	4b17      	ldr	r3, [pc, #92]	; (8000a78 <HAL_TIM_Base_MspInit+0x7c>)
 8000a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a1e:	f003 0310 	and.w	r3, r3, #16
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2100      	movs	r1, #0
 8000a2a:	202b      	movs	r0, #43	; 0x2b
 8000a2c:	f000 f9ff 	bl	8000e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000a30:	202b      	movs	r0, #43	; 0x2b
 8000a32:	f000 fa18 	bl	8000e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000a36:	e018      	b.n	8000a6a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a0f      	ldr	r2, [pc, #60]	; (8000a7c <HAL_TIM_Base_MspInit+0x80>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d113      	bne.n	8000a6a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000a42:	4b0d      	ldr	r3, [pc, #52]	; (8000a78 <HAL_TIM_Base_MspInit+0x7c>)
 8000a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a46:	4a0c      	ldr	r2, [pc, #48]	; (8000a78 <HAL_TIM_Base_MspInit+0x7c>)
 8000a48:	f043 0320 	orr.w	r3, r3, #32
 8000a4c:	6253      	str	r3, [r2, #36]	; 0x24
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <HAL_TIM_Base_MspInit+0x7c>)
 8000a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a52:	f003 0320 	and.w	r3, r3, #32
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	202c      	movs	r0, #44	; 0x2c
 8000a60:	f000 f9e5 	bl	8000e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000a64:	202c      	movs	r0, #44	; 0x2c
 8000a66:	f000 f9fe 	bl	8000e66 <HAL_NVIC_EnableIRQ>
}
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40001000 	.word	0x40001000
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	40001400 	.word	0x40001400

08000a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a84:	e7fe      	b.n	8000a84 <NMI_Handler+0x4>

08000a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8a:	e7fe      	b.n	8000a8a <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <MemManage_Handler+0x4>

08000a92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <BusFault_Handler+0x4>

08000a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <UsageFault_Handler+0x4>

08000a9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr

08000aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr

08000ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr

08000ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac6:	f000 f89d 	bl	8000c04 <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 8000aca:	f004 fb6d 	bl	80051a8 <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
	...

08000ae0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <TIM6_IRQHandler+0x10>)
 8000ae6:	f001 fbd1 	bl	800228c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	200000ec 	.word	0x200000ec

08000af4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000af8:	4802      	ldr	r0, [pc, #8]	; (8000b04 <TIM7_IRQHandler+0x10>)
 8000afa:	f001 fbc7 	bl	800228c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000168 	.word	0x20000168

08000b08 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bc80      	pop	{r7}
 8000b12:	4770      	bx	lr

08000b14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b14:	480c      	ldr	r0, [pc, #48]	; (8000b48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b16:	490d      	ldr	r1, [pc, #52]	; (8000b4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b18:	4a0d      	ldr	r2, [pc, #52]	; (8000b50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b1c:	e002      	b.n	8000b24 <LoopCopyDataInit>

08000b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b22:	3304      	adds	r3, #4

08000b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b28:	d3f9      	bcc.n	8000b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	; (8000b54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b2c:	4c0a      	ldr	r4, [pc, #40]	; (8000b58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b30:	e001      	b.n	8000b36 <LoopFillZerobss>

08000b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b34:	3204      	adds	r2, #4

08000b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b38:	d3fb      	bcc.n	8000b32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b3a:	f7ff ffe5 	bl	8000b08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b3e:	f005 f9f7 	bl	8005f30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b42:	f7ff fce7 	bl	8000514 <main>
  bx lr
 8000b46:	4770      	bx	lr
  ldr r0, =_sdata
 8000b48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b4c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000b50:	080062d4 	.word	0x080062d4
  ldr r2, =_sbss
 8000b54:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000b58:	200002bc 	.word	0x200002bc

08000b5c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b5c:	e7fe      	b.n	8000b5c <ADC1_IRQHandler>

08000b5e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b64:	2300      	movs	r3, #0
 8000b66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b68:	2003      	movs	r0, #3
 8000b6a:	f000 f955 	bl	8000e18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f000 f80e 	bl	8000b90 <HAL_InitTick>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d002      	beq.n	8000b80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	71fb      	strb	r3, [r7, #7]
 8000b7e:	e001      	b.n	8000b84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b80:	f7ff fe82 	bl	8000888 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b84:	79fb      	ldrb	r3, [r7, #7]
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
	...

08000b90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b9c:	4b16      	ldr	r3, [pc, #88]	; (8000bf8 <HAL_InitTick+0x68>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d022      	beq.n	8000bea <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ba4:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <HAL_InitTick+0x6c>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <HAL_InitTick+0x68>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f000 f962 	bl	8000e82 <HAL_SYSTICK_Config>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d10f      	bne.n	8000be4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b0f      	cmp	r3, #15
 8000bc8:	d809      	bhi.n	8000bde <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	6879      	ldr	r1, [r7, #4]
 8000bce:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd2:	f000 f92c 	bl	8000e2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bd6:	4a0a      	ldr	r2, [pc, #40]	; (8000c00 <HAL_InitTick+0x70>)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6013      	str	r3, [r2, #0]
 8000bdc:	e007      	b.n	8000bee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000bde:	2301      	movs	r3, #1
 8000be0:	73fb      	strb	r3, [r7, #15]
 8000be2:	e004      	b.n	8000bee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	73fb      	strb	r3, [r7, #15]
 8000be8:	e001      	b.n	8000bee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	20000000 	.word	0x20000000
 8000c00:	20000004 	.word	0x20000004

08000c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c08:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <HAL_IncTick+0x1c>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <HAL_IncTick+0x20>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a03      	ldr	r2, [pc, #12]	; (8000c20 <HAL_IncTick+0x1c>)
 8000c14:	6013      	str	r3, [r2, #0]
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bc80      	pop	{r7}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	200001a8 	.word	0x200001a8
 8000c24:	20000008 	.word	0x20000008

08000c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c2c:	4b02      	ldr	r3, [pc, #8]	; (8000c38 <HAL_GetTick+0x10>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	200001a8 	.word	0x200001a8

08000c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c44:	f7ff fff0 	bl	8000c28 <HAL_GetTick>
 8000c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c54:	d004      	beq.n	8000c60 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c56:	4b09      	ldr	r3, [pc, #36]	; (8000c7c <HAL_Delay+0x40>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c60:	bf00      	nop
 8000c62:	f7ff ffe1 	bl	8000c28 <HAL_GetTick>
 8000c66:	4602      	mov	r2, r0
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	68fa      	ldr	r2, [r7, #12]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d8f7      	bhi.n	8000c62 <HAL_Delay+0x26>
  {
  }
}
 8000c72:	bf00      	nop
 8000c74:	bf00      	nop
 8000c76:	3710      	adds	r7, #16
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000008 	.word	0x20000008

08000c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c90:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cb2:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	60d3      	str	r3, [r2, #12]
}
 8000cb8:	bf00      	nop
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	f003 0307 	and.w	r3, r3, #7
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	db0b      	blt.n	8000d0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	f003 021f 	and.w	r2, r3, #31
 8000cfc:	4906      	ldr	r1, [pc, #24]	; (8000d18 <__NVIC_EnableIRQ+0x34>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	095b      	lsrs	r3, r3, #5
 8000d04:	2001      	movs	r0, #1
 8000d06:	fa00 f202 	lsl.w	r2, r0, r2
 8000d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr
 8000d18:	e000e100 	.word	0xe000e100

08000d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	6039      	str	r1, [r7, #0]
 8000d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	db0a      	blt.n	8000d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	490c      	ldr	r1, [pc, #48]	; (8000d68 <__NVIC_SetPriority+0x4c>)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	0112      	lsls	r2, r2, #4
 8000d3c:	b2d2      	uxtb	r2, r2
 8000d3e:	440b      	add	r3, r1
 8000d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d44:	e00a      	b.n	8000d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	b2da      	uxtb	r2, r3
 8000d4a:	4908      	ldr	r1, [pc, #32]	; (8000d6c <__NVIC_SetPriority+0x50>)
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	f003 030f 	and.w	r3, r3, #15
 8000d52:	3b04      	subs	r3, #4
 8000d54:	0112      	lsls	r2, r2, #4
 8000d56:	b2d2      	uxtb	r2, r2
 8000d58:	440b      	add	r3, r1
 8000d5a:	761a      	strb	r2, [r3, #24]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000e100 	.word	0xe000e100
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b089      	sub	sp, #36	; 0x24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	f1c3 0307 	rsb	r3, r3, #7
 8000d8a:	2b04      	cmp	r3, #4
 8000d8c:	bf28      	it	cs
 8000d8e:	2304      	movcs	r3, #4
 8000d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	3304      	adds	r3, #4
 8000d96:	2b06      	cmp	r3, #6
 8000d98:	d902      	bls.n	8000da0 <NVIC_EncodePriority+0x30>
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	3b03      	subs	r3, #3
 8000d9e:	e000      	b.n	8000da2 <NVIC_EncodePriority+0x32>
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da4:	f04f 32ff 	mov.w	r2, #4294967295
 8000da8:	69bb      	ldr	r3, [r7, #24]
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	43da      	mvns	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	401a      	ands	r2, r3
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc2:	43d9      	mvns	r1, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc8:	4313      	orrs	r3, r2
         );
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3724      	adds	r7, #36	; 0x24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr

08000dd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000de4:	d301      	bcc.n	8000dea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000de6:	2301      	movs	r3, #1
 8000de8:	e00f      	b.n	8000e0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dea:	4a0a      	ldr	r2, [pc, #40]	; (8000e14 <SysTick_Config+0x40>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000df2:	210f      	movs	r1, #15
 8000df4:	f04f 30ff 	mov.w	r0, #4294967295
 8000df8:	f7ff ff90 	bl	8000d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dfc:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <SysTick_Config+0x40>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e02:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <SysTick_Config+0x40>)
 8000e04:	2207      	movs	r2, #7
 8000e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	e000e010 	.word	0xe000e010

08000e18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f7ff ff2d 	bl	8000c80 <__NVIC_SetPriorityGrouping>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b086      	sub	sp, #24
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	4603      	mov	r3, r0
 8000e36:	60b9      	str	r1, [r7, #8]
 8000e38:	607a      	str	r2, [r7, #4]
 8000e3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e40:	f7ff ff42 	bl	8000cc8 <__NVIC_GetPriorityGrouping>
 8000e44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	68b9      	ldr	r1, [r7, #8]
 8000e4a:	6978      	ldr	r0, [r7, #20]
 8000e4c:	f7ff ff90 	bl	8000d70 <NVIC_EncodePriority>
 8000e50:	4602      	mov	r2, r0
 8000e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e56:	4611      	mov	r1, r2
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff5f 	bl	8000d1c <__NVIC_SetPriority>
}
 8000e5e:	bf00      	nop
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff35 	bl	8000ce4 <__NVIC_EnableIRQ>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff ffa2 	bl	8000dd4 <SysTick_Config>
 8000e90:	4603      	mov	r3, r0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b087      	sub	sp, #28
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000eb2:	e154      	b.n	800115e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	2101      	movs	r1, #1
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f000 8146 	beq.w	8001158 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d005      	beq.n	8000ee4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d130      	bne.n	8000f46 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	2203      	movs	r2, #3
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	68da      	ldr	r2, [r3, #12]
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	091b      	lsrs	r3, r3, #4
 8000f30:	f003 0201 	and.w	r2, r3, #1
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d017      	beq.n	8000f82 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4013      	ands	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	689a      	ldr	r2, [r3, #8]
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d123      	bne.n	8000fd6 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	08da      	lsrs	r2, r3, #3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3208      	adds	r2, #8
 8000f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	220f      	movs	r2, #15
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	691a      	ldr	r2, [r3, #16]
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	f003 0307 	and.w	r3, r3, #7
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	08da      	lsrs	r2, r3, #3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3208      	adds	r2, #8
 8000fd0:	6939      	ldr	r1, [r7, #16]
 8000fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4013      	ands	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 0203 	and.w	r2, r3, #3
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001012:	2b00      	cmp	r3, #0
 8001014:	f000 80a0 	beq.w	8001158 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001018:	4b58      	ldr	r3, [pc, #352]	; (800117c <HAL_GPIO_Init+0x2e0>)
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	4a57      	ldr	r2, [pc, #348]	; (800117c <HAL_GPIO_Init+0x2e0>)
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	6213      	str	r3, [r2, #32]
 8001024:	4b55      	ldr	r3, [pc, #340]	; (800117c <HAL_GPIO_Init+0x2e0>)
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	60bb      	str	r3, [r7, #8]
 800102e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001030:	4a53      	ldr	r2, [pc, #332]	; (8001180 <HAL_GPIO_Init+0x2e4>)
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	089b      	lsrs	r3, r3, #2
 8001036:	3302      	adds	r3, #2
 8001038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800103c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	220f      	movs	r2, #15
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	4013      	ands	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4a4b      	ldr	r2, [pc, #300]	; (8001184 <HAL_GPIO_Init+0x2e8>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d019      	beq.n	8001090 <HAL_GPIO_Init+0x1f4>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a4a      	ldr	r2, [pc, #296]	; (8001188 <HAL_GPIO_Init+0x2ec>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d013      	beq.n	800108c <HAL_GPIO_Init+0x1f0>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a49      	ldr	r2, [pc, #292]	; (800118c <HAL_GPIO_Init+0x2f0>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d00d      	beq.n	8001088 <HAL_GPIO_Init+0x1ec>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a48      	ldr	r2, [pc, #288]	; (8001190 <HAL_GPIO_Init+0x2f4>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d007      	beq.n	8001084 <HAL_GPIO_Init+0x1e8>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a47      	ldr	r2, [pc, #284]	; (8001194 <HAL_GPIO_Init+0x2f8>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d101      	bne.n	8001080 <HAL_GPIO_Init+0x1e4>
 800107c:	2304      	movs	r3, #4
 800107e:	e008      	b.n	8001092 <HAL_GPIO_Init+0x1f6>
 8001080:	2305      	movs	r3, #5
 8001082:	e006      	b.n	8001092 <HAL_GPIO_Init+0x1f6>
 8001084:	2303      	movs	r3, #3
 8001086:	e004      	b.n	8001092 <HAL_GPIO_Init+0x1f6>
 8001088:	2302      	movs	r3, #2
 800108a:	e002      	b.n	8001092 <HAL_GPIO_Init+0x1f6>
 800108c:	2301      	movs	r3, #1
 800108e:	e000      	b.n	8001092 <HAL_GPIO_Init+0x1f6>
 8001090:	2300      	movs	r3, #0
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	f002 0203 	and.w	r2, r2, #3
 8001098:	0092      	lsls	r2, r2, #2
 800109a:	4093      	lsls	r3, r2
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	4313      	orrs	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80010a2:	4937      	ldr	r1, [pc, #220]	; (8001180 <HAL_GPIO_Init+0x2e4>)
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	089b      	lsrs	r3, r3, #2
 80010a8:	3302      	adds	r3, #2
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4013      	ands	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d003      	beq.n	80010d4 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010d4:	4a30      	ldr	r2, [pc, #192]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010da:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	43db      	mvns	r3, r3
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d003      	beq.n	80010fe <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010fe:	4a26      	ldr	r2, [pc, #152]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001104:	4b24      	ldr	r3, [pc, #144]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	43db      	mvns	r3, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d003      	beq.n	8001128 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4313      	orrs	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001128:	4a1b      	ldr	r2, [pc, #108]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800112e:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	43db      	mvns	r3, r3
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001152:	4a11      	ldr	r2, [pc, #68]	; (8001198 <HAL_GPIO_Init+0x2fc>)
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	3301      	adds	r3, #1
 800115c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	fa22 f303 	lsr.w	r3, r2, r3
 8001168:	2b00      	cmp	r3, #0
 800116a:	f47f aea3 	bne.w	8000eb4 <HAL_GPIO_Init+0x18>
  }
}
 800116e:	bf00      	nop
 8001170:	bf00      	nop
 8001172:	371c      	adds	r7, #28
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40010000 	.word	0x40010000
 8001184:	40020000 	.word	0x40020000
 8001188:	40020400 	.word	0x40020400
 800118c:	40020800 	.word	0x40020800
 8001190:	40020c00 	.word	0x40020c00
 8001194:	40021000 	.word	0x40021000
 8001198:	40010400 	.word	0x40010400

0800119c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	887b      	ldrh	r3, [r7, #2]
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011b4:	2301      	movs	r3, #1
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	e001      	b.n	80011be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr

080011ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ca:	b480      	push	{r7}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	460b      	mov	r3, r1
 80011d4:	807b      	strh	r3, [r7, #2]
 80011d6:	4613      	mov	r3, r2
 80011d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011da:	787b      	ldrb	r3, [r7, #1]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011e0:	887a      	ldrh	r2, [r7, #2]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80011e6:	e003      	b.n	80011f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80011e8:	887b      	ldrh	r3, [r7, #2]
 80011ea:	041a      	lsls	r2, r3, #16
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	619a      	str	r2, [r3, #24]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
	...

080011fc <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e0a8      	b.n	8001368 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d106      	bne.n	8001230 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff fb64 	bl	80008f8 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2202      	movs	r2, #2
 8001234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 0201 	bic.w	r2, r2, #1
 8001246:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001248:	2300      	movs	r3, #0
 800124a:	73fb      	strb	r3, [r7, #15]
 800124c:	e00a      	b.n	8001264 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	3304      	adds	r3, #4
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	3301      	adds	r3, #1
 8001262:	73fb      	strb	r3, [r7, #15]
 8001264:	7bfb      	ldrb	r3, [r7, #15]
 8001266:	2b0f      	cmp	r3, #15
 8001268:	d9f1      	bls.n	800124e <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	689a      	ldr	r2, [r3, #8]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f042 0204 	orr.w	r2, r2, #4
 8001278:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	4b3b      	ldr	r3, [pc, #236]	; (8001370 <HAL_LCD_Init+0x174>)
 8001282:	4013      	ands	r3, r2
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	6851      	ldr	r1, [r2, #4]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	6892      	ldr	r2, [r2, #8]
 800128c:	4311      	orrs	r1, r2
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001292:	4311      	orrs	r1, r2
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001298:	4311      	orrs	r1, r2
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	69d2      	ldr	r2, [r2, #28]
 800129e:	4311      	orrs	r1, r2
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	6a12      	ldr	r2, [r2, #32]
 80012a4:	4311      	orrs	r1, r2
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	6992      	ldr	r2, [r2, #24]
 80012aa:	4311      	orrs	r1, r2
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012b0:	4311      	orrs	r1, r2
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	430b      	orrs	r3, r1
 80012b8:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 f895 	bl	80013ea <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68da      	ldr	r2, [r3, #12]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	691b      	ldr	r3, [r3, #16]
 80012d2:	431a      	orrs	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	431a      	orrs	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0201 	orr.w	r2, r2, #1
 80012f6:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80012f8:	f7ff fc96 	bl	8000c28 <HAL_GetTick>
 80012fc:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80012fe:	e00c      	b.n	800131a <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001300:	f7ff fc92 	bl	8000c28 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800130e:	d904      	bls.n	800131a <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2208      	movs	r2, #8
 8001314:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e026      	b.n	8001368 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	2b01      	cmp	r3, #1
 8001326:	d1eb      	bne.n	8001300 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8001328:	f7ff fc7e 	bl	8000c28 <HAL_GetTick>
 800132c:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800132e:	e00c      	b.n	800134a <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001330:	f7ff fc7a 	bl	8000c28 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800133e:	d904      	bls.n	800134a <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2210      	movs	r2, #16
 8001344:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e00e      	b.n	8001368 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f003 0310 	and.w	r3, r3, #16
 8001354:	2b10      	cmp	r3, #16
 8001356:	d1eb      	bne.n	8001330 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	fc00000f 	.word	0xfc00000f

08001374 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2208      	movs	r2, #8
 8001386:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689a      	ldr	r2, [r3, #8]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f042 0204 	orr.w	r2, r2, #4
 8001396:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8001398:	f7ff fc46 	bl	8000c28 <HAL_GetTick>
 800139c:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800139e:	e010      	b.n	80013c2 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80013a0:	f7ff fc42 	bl	8000c28 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013ae:	d908      	bls.n	80013c2 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2204      	movs	r2, #4
 80013b4:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e00f      	b.n	80013e2 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f003 0308 	and.w	r3, r3, #8
 80013cc:	2b08      	cmp	r3, #8
 80013ce:	d1e7      	bne.n	80013a0 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b084      	sub	sp, #16
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80013f6:	f7ff fc17 	bl	8000c28 <HAL_GetTick>
 80013fa:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80013fc:	e00c      	b.n	8001418 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80013fe:	f7ff fc13 	bl	8000c28 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800140c:	d904      	bls.n	8001418 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e007      	b.n	8001428 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 0320 	and.w	r3, r3, #32
 8001422:	2b20      	cmp	r3, #32
 8001424:	d1eb      	bne.n	80013fe <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d101      	bne.n	8001442 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e31d      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001442:	4b94      	ldr	r3, [pc, #592]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f003 030c 	and.w	r3, r3, #12
 800144a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800144c:	4b91      	ldr	r3, [pc, #580]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001454:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	2b00      	cmp	r3, #0
 8001460:	d07b      	beq.n	800155a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	2b08      	cmp	r3, #8
 8001466:	d006      	beq.n	8001476 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	2b0c      	cmp	r3, #12
 800146c:	d10f      	bne.n	800148e <HAL_RCC_OscConfig+0x5e>
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001474:	d10b      	bne.n	800148e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001476:	4b87      	ldr	r3, [pc, #540]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d06a      	beq.n	8001558 <HAL_RCC_OscConfig+0x128>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d166      	bne.n	8001558 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e2f7      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d106      	bne.n	80014a4 <HAL_RCC_OscConfig+0x74>
 8001496:	4b7f      	ldr	r3, [pc, #508]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a7e      	ldr	r2, [pc, #504]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800149c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a0:	6013      	str	r3, [r2, #0]
 80014a2:	e02d      	b.n	8001500 <HAL_RCC_OscConfig+0xd0>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d10c      	bne.n	80014c6 <HAL_RCC_OscConfig+0x96>
 80014ac:	4b79      	ldr	r3, [pc, #484]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a78      	ldr	r2, [pc, #480]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	4b76      	ldr	r3, [pc, #472]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a75      	ldr	r2, [pc, #468]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	e01c      	b.n	8001500 <HAL_RCC_OscConfig+0xd0>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b05      	cmp	r3, #5
 80014cc:	d10c      	bne.n	80014e8 <HAL_RCC_OscConfig+0xb8>
 80014ce:	4b71      	ldr	r3, [pc, #452]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a70      	ldr	r2, [pc, #448]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	4b6e      	ldr	r3, [pc, #440]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a6d      	ldr	r2, [pc, #436]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	e00b      	b.n	8001500 <HAL_RCC_OscConfig+0xd0>
 80014e8:	4b6a      	ldr	r3, [pc, #424]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a69      	ldr	r2, [pc, #420]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b67      	ldr	r3, [pc, #412]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a66      	ldr	r2, [pc, #408]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80014fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d013      	beq.n	8001530 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001508:	f7ff fb8e 	bl	8000c28 <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001510:	f7ff fb8a 	bl	8000c28 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b64      	cmp	r3, #100	; 0x64
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e2ad      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001522:	4b5c      	ldr	r3, [pc, #368]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d0f0      	beq.n	8001510 <HAL_RCC_OscConfig+0xe0>
 800152e:	e014      	b.n	800155a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff fb7a 	bl	8000c28 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001538:	f7ff fb76 	bl	8000c28 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b64      	cmp	r3, #100	; 0x64
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e299      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800154a:	4b52      	ldr	r3, [pc, #328]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1f0      	bne.n	8001538 <HAL_RCC_OscConfig+0x108>
 8001556:	e000      	b.n	800155a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d05a      	beq.n	800161c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	2b04      	cmp	r3, #4
 800156a:	d005      	beq.n	8001578 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	2b0c      	cmp	r3, #12
 8001570:	d119      	bne.n	80015a6 <HAL_RCC_OscConfig+0x176>
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d116      	bne.n	80015a6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001578:	4b46      	ldr	r3, [pc, #280]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_RCC_OscConfig+0x160>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d001      	beq.n	8001590 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e276      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001590:	4b40      	ldr	r3, [pc, #256]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	493d      	ldr	r1, [pc, #244]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a4:	e03a      	b.n	800161c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d020      	beq.n	80015f0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015ae:	4b3a      	ldr	r3, [pc, #232]	; (8001698 <HAL_RCC_OscConfig+0x268>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b4:	f7ff fb38 	bl	8000c28 <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015bc:	f7ff fb34 	bl	8000c28 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e257      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015ce:	4b31      	ldr	r3, [pc, #196]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0f0      	beq.n	80015bc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015da:	4b2e      	ldr	r3, [pc, #184]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	492a      	ldr	r1, [pc, #168]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	604b      	str	r3, [r1, #4]
 80015ee:	e015      	b.n	800161c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f0:	4b29      	ldr	r3, [pc, #164]	; (8001698 <HAL_RCC_OscConfig+0x268>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff fb17 	bl	8000c28 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015fe:	f7ff fb13 	bl	8000c28 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e236      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001610:	4b20      	ldr	r3, [pc, #128]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1f0      	bne.n	80015fe <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0310 	and.w	r3, r3, #16
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 80b8 	beq.w	800179a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d170      	bne.n	8001712 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001630:	4b18      	ldr	r3, [pc, #96]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001638:	2b00      	cmp	r3, #0
 800163a:	d005      	beq.n	8001648 <HAL_RCC_OscConfig+0x218>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e21a      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a1a      	ldr	r2, [r3, #32]
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001654:	429a      	cmp	r2, r3
 8001656:	d921      	bls.n	800169c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	4618      	mov	r0, r3
 800165e:	f000 fc19 	bl	8001e94 <RCC_SetFlashLatencyFromMSIRange>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e208      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800166c:	4b09      	ldr	r3, [pc, #36]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	4906      	ldr	r1, [pc, #24]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800167a:	4313      	orrs	r3, r2
 800167c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	061b      	lsls	r3, r3, #24
 800168c:	4901      	ldr	r1, [pc, #4]	; (8001694 <HAL_RCC_OscConfig+0x264>)
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]
 8001692:	e020      	b.n	80016d6 <HAL_RCC_OscConfig+0x2a6>
 8001694:	40023800 	.word	0x40023800
 8001698:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800169c:	4ba4      	ldr	r3, [pc, #656]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	49a1      	ldr	r1, [pc, #644]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80016aa:	4313      	orrs	r3, r2
 80016ac:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016ae:	4ba0      	ldr	r3, [pc, #640]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	061b      	lsls	r3, r3, #24
 80016bc:	499c      	ldr	r1, [pc, #624]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fbe4 	bl	8001e94 <RCC_SetFlashLatencyFromMSIRange>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e1d3      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	0b5b      	lsrs	r3, r3, #13
 80016dc:	3301      	adds	r3, #1
 80016de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016e6:	4a92      	ldr	r2, [pc, #584]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80016e8:	6892      	ldr	r2, [r2, #8]
 80016ea:	0912      	lsrs	r2, r2, #4
 80016ec:	f002 020f 	and.w	r2, r2, #15
 80016f0:	4990      	ldr	r1, [pc, #576]	; (8001934 <HAL_RCC_OscConfig+0x504>)
 80016f2:	5c8a      	ldrb	r2, [r1, r2]
 80016f4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016f6:	4a90      	ldr	r2, [pc, #576]	; (8001938 <HAL_RCC_OscConfig+0x508>)
 80016f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016fa:	4b90      	ldr	r3, [pc, #576]	; (800193c <HAL_RCC_OscConfig+0x50c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff fa46 	bl	8000b90 <HAL_InitTick>
 8001704:	4603      	mov	r3, r0
 8001706:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001708:	7bfb      	ldrb	r3, [r7, #15]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d045      	beq.n	800179a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800170e:	7bfb      	ldrb	r3, [r7, #15]
 8001710:	e1b5      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d029      	beq.n	800176e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800171a:	4b89      	ldr	r3, [pc, #548]	; (8001940 <HAL_RCC_OscConfig+0x510>)
 800171c:	2201      	movs	r2, #1
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fa82 	bl	8000c28 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001728:	f7ff fa7e 	bl	8000c28 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1a1      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800173a:	4b7d      	ldr	r3, [pc, #500]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f0      	beq.n	8001728 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001746:	4b7a      	ldr	r3, [pc, #488]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	4977      	ldr	r1, [pc, #476]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 8001754:	4313      	orrs	r3, r2
 8001756:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001758:	4b75      	ldr	r3, [pc, #468]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	061b      	lsls	r3, r3, #24
 8001766:	4972      	ldr	r1, [pc, #456]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]
 800176c:	e015      	b.n	800179a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800176e:	4b74      	ldr	r3, [pc, #464]	; (8001940 <HAL_RCC_OscConfig+0x510>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001774:	f7ff fa58 	bl	8000c28 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800177c:	f7ff fa54 	bl	8000c28 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e177      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800178e:	4b68      	ldr	r3, [pc, #416]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d030      	beq.n	8001808 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d016      	beq.n	80017dc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ae:	4b65      	ldr	r3, [pc, #404]	; (8001944 <HAL_RCC_OscConfig+0x514>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b4:	f7ff fa38 	bl	8000c28 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017bc:	f7ff fa34 	bl	8000c28 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e157      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017ce:	4b58      	ldr	r3, [pc, #352]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80017d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0x38c>
 80017da:	e015      	b.n	8001808 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017dc:	4b59      	ldr	r3, [pc, #356]	; (8001944 <HAL_RCC_OscConfig+0x514>)
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e2:	f7ff fa21 	bl	8000c28 <HAL_GetTick>
 80017e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017e8:	e008      	b.n	80017fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ea:	f7ff fa1d 	bl	8000c28 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e140      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017fc:	4b4c      	ldr	r3, [pc, #304]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80017fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001800:	f003 0302 	and.w	r3, r3, #2
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1f0      	bne.n	80017ea <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 80b5 	beq.w	8001980 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001816:	2300      	movs	r3, #0
 8001818:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800181a:	4b45      	ldr	r3, [pc, #276]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800181c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10d      	bne.n	8001842 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	4b42      	ldr	r3, [pc, #264]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 8001828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182a:	4a41      	ldr	r2, [pc, #260]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800182c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001830:	6253      	str	r3, [r2, #36]	; 0x24
 8001832:	4b3f      	ldr	r3, [pc, #252]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 8001834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800183e:	2301      	movs	r3, #1
 8001840:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001842:	4b41      	ldr	r3, [pc, #260]	; (8001948 <HAL_RCC_OscConfig+0x518>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184a:	2b00      	cmp	r3, #0
 800184c:	d118      	bne.n	8001880 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800184e:	4b3e      	ldr	r3, [pc, #248]	; (8001948 <HAL_RCC_OscConfig+0x518>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a3d      	ldr	r2, [pc, #244]	; (8001948 <HAL_RCC_OscConfig+0x518>)
 8001854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001858:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800185a:	f7ff f9e5 	bl	8000c28 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001862:	f7ff f9e1 	bl	8000c28 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b64      	cmp	r3, #100	; 0x64
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e104      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001874:	4b34      	ldr	r3, [pc, #208]	; (8001948 <HAL_RCC_OscConfig+0x518>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d106      	bne.n	8001896 <HAL_RCC_OscConfig+0x466>
 8001888:	4b29      	ldr	r3, [pc, #164]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800188a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800188c:	4a28      	ldr	r2, [pc, #160]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800188e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001892:	6353      	str	r3, [r2, #52]	; 0x34
 8001894:	e02d      	b.n	80018f2 <HAL_RCC_OscConfig+0x4c2>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d10c      	bne.n	80018b8 <HAL_RCC_OscConfig+0x488>
 800189e:	4b24      	ldr	r3, [pc, #144]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018a2:	4a23      	ldr	r2, [pc, #140]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018a8:	6353      	str	r3, [r2, #52]	; 0x34
 80018aa:	4b21      	ldr	r3, [pc, #132]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ae:	4a20      	ldr	r2, [pc, #128]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018b4:	6353      	str	r3, [r2, #52]	; 0x34
 80018b6:	e01c      	b.n	80018f2 <HAL_RCC_OscConfig+0x4c2>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b05      	cmp	r3, #5
 80018be:	d10c      	bne.n	80018da <HAL_RCC_OscConfig+0x4aa>
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c4:	4a1a      	ldr	r2, [pc, #104]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018ca:	6353      	str	r3, [r2, #52]	; 0x34
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d0:	4a17      	ldr	r2, [pc, #92]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d6:	6353      	str	r3, [r2, #52]	; 0x34
 80018d8:	e00b      	b.n	80018f2 <HAL_RCC_OscConfig+0x4c2>
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018de:	4a14      	ldr	r2, [pc, #80]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018e4:	6353      	str	r3, [r2, #52]	; 0x34
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ea:	4a11      	ldr	r2, [pc, #68]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 80018ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018f0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d015      	beq.n	8001926 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fa:	f7ff f995 	bl	8000c28 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001900:	e00a      	b.n	8001918 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001902:	f7ff f991 	bl	8000c28 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001910:	4293      	cmp	r3, r2
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e0b2      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_RCC_OscConfig+0x500>)
 800191a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800191c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0ee      	beq.n	8001902 <HAL_RCC_OscConfig+0x4d2>
 8001924:	e023      	b.n	800196e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001926:	f7ff f97f 	bl	8000c28 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800192c:	e019      	b.n	8001962 <HAL_RCC_OscConfig+0x532>
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	08005fc4 	.word	0x08005fc4
 8001938:	20000000 	.word	0x20000000
 800193c:	20000004 	.word	0x20000004
 8001940:	42470020 	.word	0x42470020
 8001944:	42470680 	.word	0x42470680
 8001948:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800194c:	f7ff f96c 	bl	8000c28 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	f241 3288 	movw	r2, #5000	; 0x1388
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e08d      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001962:	4b49      	ldr	r3, [pc, #292]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 8001964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001966:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1ee      	bne.n	800194c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800196e:	7ffb      	ldrb	r3, [r7, #31]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d105      	bne.n	8001980 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001974:	4b44      	ldr	r3, [pc, #272]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 8001976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001978:	4a43      	ldr	r2, [pc, #268]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 800197a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800197e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001984:	2b00      	cmp	r3, #0
 8001986:	d079      	beq.n	8001a7c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2b0c      	cmp	r3, #12
 800198c:	d056      	beq.n	8001a3c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001992:	2b02      	cmp	r3, #2
 8001994:	d13b      	bne.n	8001a0e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001996:	4b3d      	ldr	r3, [pc, #244]	; (8001a8c <HAL_RCC_OscConfig+0x65c>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7ff f944 	bl	8000c28 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff f940 	bl	8000c28 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e063      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019b6:	4b34      	ldr	r3, [pc, #208]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019c2:	4b31      	ldr	r3, [pc, #196]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d2:	4319      	orrs	r1, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	430b      	orrs	r3, r1
 80019da:	492b      	ldr	r1, [pc, #172]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019e0:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <HAL_RCC_OscConfig+0x65c>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e6:	f7ff f91f 	bl	8000c28 <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ee:	f7ff f91b 	bl	8000c28 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e03e      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a00:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0f0      	beq.n	80019ee <HAL_RCC_OscConfig+0x5be>
 8001a0c:	e036      	b.n	8001a7c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0e:	4b1f      	ldr	r3, [pc, #124]	; (8001a8c <HAL_RCC_OscConfig+0x65c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a14:	f7ff f908 	bl	8000c28 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a1c:	f7ff f904 	bl	8000c28 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e027      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1f0      	bne.n	8001a1c <HAL_RCC_OscConfig+0x5ec>
 8001a3a:	e01f      	b.n	8001a7c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d101      	bne.n	8001a48 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e01a      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <HAL_RCC_OscConfig+0x658>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d10d      	bne.n	8001a78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d106      	bne.n	8001a78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d001      	beq.n	8001a7c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e000      	b.n	8001a7e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3720      	adds	r7, #32
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	42470060 	.word	0x42470060

08001a90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e11a      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa4:	4b8f      	ldr	r3, [pc, #572]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d919      	bls.n	8001ae6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d105      	bne.n	8001ac4 <HAL_RCC_ClockConfig+0x34>
 8001ab8:	4b8a      	ldr	r3, [pc, #552]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a89      	ldr	r2, [pc, #548]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001abe:	f043 0304 	orr.w	r3, r3, #4
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b87      	ldr	r3, [pc, #540]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f023 0201 	bic.w	r2, r3, #1
 8001acc:	4985      	ldr	r1, [pc, #532]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad4:	4b83      	ldr	r3, [pc, #524]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d001      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e0f9      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d008      	beq.n	8001b04 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001af2:	4b7d      	ldr	r3, [pc, #500]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	497a      	ldr	r1, [pc, #488]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 808e 	beq.w	8001c2e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d107      	bne.n	8001b2a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b1a:	4b73      	ldr	r3, [pc, #460]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d121      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e0d7      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d107      	bne.n	8001b42 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b32:	4b6d      	ldr	r3, [pc, #436]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d115      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e0cb      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d107      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b4a:	4b67      	ldr	r3, [pc, #412]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d109      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0bf      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b5a:	4b63      	ldr	r3, [pc, #396]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e0b7      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b6a:	4b5f      	ldr	r3, [pc, #380]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f023 0203 	bic.w	r2, r3, #3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	495c      	ldr	r1, [pc, #368]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b7c:	f7ff f854 	bl	8000c28 <HAL_GetTick>
 8001b80:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d112      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b8a:	e00a      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b8c:	f7ff f84c 	bl	8000c28 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e09b      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ba2:	4b51      	ldr	r3, [pc, #324]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f003 030c 	and.w	r3, r3, #12
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d1ee      	bne.n	8001b8c <HAL_RCC_ClockConfig+0xfc>
 8001bae:	e03e      	b.n	8001c2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b03      	cmp	r3, #3
 8001bb6:	d112      	bne.n	8001bde <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb8:	e00a      	b.n	8001bd0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bba:	f7ff f835 	bl	8000c28 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e084      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd0:	4b45      	ldr	r3, [pc, #276]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 030c 	and.w	r3, r3, #12
 8001bd8:	2b0c      	cmp	r3, #12
 8001bda:	d1ee      	bne.n	8001bba <HAL_RCC_ClockConfig+0x12a>
 8001bdc:	e027      	b.n	8001c2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d11d      	bne.n	8001c22 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001be6:	e00a      	b.n	8001bfe <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be8:	f7ff f81e 	bl	8000c28 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e06d      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bfe:	4b3a      	ldr	r3, [pc, #232]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 030c 	and.w	r3, r3, #12
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d1ee      	bne.n	8001be8 <HAL_RCC_ClockConfig+0x158>
 8001c0a:	e010      	b.n	8001c2e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c0c:	f7ff f80c 	bl	8000c28 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e05b      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c22:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1ee      	bne.n	8001c0c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c2e:	4b2d      	ldr	r3, [pc, #180]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d219      	bcs.n	8001c70 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d105      	bne.n	8001c4e <HAL_RCC_ClockConfig+0x1be>
 8001c42:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a27      	ldr	r2, [pc, #156]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	4b25      	ldr	r3, [pc, #148]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 0201 	bic.w	r2, r3, #1
 8001c56:	4923      	ldr	r1, [pc, #140]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <HAL_RCC_ClockConfig+0x254>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d001      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e034      	b.n	8001cda <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d008      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c7c:	4b1a      	ldr	r3, [pc, #104]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	4917      	ldr	r1, [pc, #92]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0308 	and.w	r3, r3, #8
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d009      	beq.n	8001cae <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c9a:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	490f      	ldr	r1, [pc, #60]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cae:	f000 f823 	bl	8001cf8 <HAL_RCC_GetSysClockFreq>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <HAL_RCC_ClockConfig+0x258>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	091b      	lsrs	r3, r3, #4
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	490b      	ldr	r1, [pc, #44]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001cc0:	5ccb      	ldrb	r3, [r1, r3]
 8001cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_RCC_ClockConfig+0x264>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe ff5e 	bl	8000b90 <HAL_InitTick>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cd8:	7afb      	ldrb	r3, [r7, #11]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023c00 	.word	0x40023c00
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	08005fc4 	.word	0x08005fc4
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	20000004 	.word	0x20000004

08001cf8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cf8:	b5b0      	push	{r4, r5, r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001cfe:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f003 030c 	and.w	r3, r3, #12
 8001d0a:	2b0c      	cmp	r3, #12
 8001d0c:	d00d      	beq.n	8001d2a <HAL_RCC_GetSysClockFreq+0x32>
 8001d0e:	2b0c      	cmp	r3, #12
 8001d10:	f200 80a4 	bhi.w	8001e5c <HAL_RCC_GetSysClockFreq+0x164>
 8001d14:	2b04      	cmp	r3, #4
 8001d16:	d002      	beq.n	8001d1e <HAL_RCC_GetSysClockFreq+0x26>
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	d003      	beq.n	8001d24 <HAL_RCC_GetSysClockFreq+0x2c>
 8001d1c:	e09e      	b.n	8001e5c <HAL_RCC_GetSysClockFreq+0x164>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d1e:	4b5a      	ldr	r3, [pc, #360]	; (8001e88 <HAL_RCC_GetSysClockFreq+0x190>)
 8001d20:	613b      	str	r3, [r7, #16]
      break;
 8001d22:	e0a9      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d24:	4b59      	ldr	r3, [pc, #356]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x194>)
 8001d26:	613b      	str	r3, [r7, #16]
      break;
 8001d28:	e0a6      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	0c9b      	lsrs	r3, r3, #18
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	4a57      	ldr	r2, [pc, #348]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x198>)
 8001d34:	5cd3      	ldrb	r3, [r2, r3]
 8001d36:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	0d9b      	lsrs	r3, r3, #22
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	3301      	adds	r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d44:	4b4f      	ldr	r3, [pc, #316]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d041      	beq.n	8001dd4 <HAL_RCC_GetSysClockFreq+0xdc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	461c      	mov	r4, r3
 8001d54:	f04f 0500 	mov.w	r5, #0
 8001d58:	4620      	mov	r0, r4
 8001d5a:	4629      	mov	r1, r5
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	014b      	lsls	r3, r1, #5
 8001d66:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d6a:	0142      	lsls	r2, r0, #5
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	4619      	mov	r1, r3
 8001d70:	1b00      	subs	r0, r0, r4
 8001d72:	eb61 0105 	sbc.w	r1, r1, r5
 8001d76:	f04f 0200 	mov.w	r2, #0
 8001d7a:	f04f 0300 	mov.w	r3, #0
 8001d7e:	018b      	lsls	r3, r1, #6
 8001d80:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d84:	0182      	lsls	r2, r0, #6
 8001d86:	1a12      	subs	r2, r2, r0
 8001d88:	eb63 0301 	sbc.w	r3, r3, r1
 8001d8c:	f04f 0000 	mov.w	r0, #0
 8001d90:	f04f 0100 	mov.w	r1, #0
 8001d94:	00d9      	lsls	r1, r3, #3
 8001d96:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d9a:	00d0      	lsls	r0, r2, #3
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	1912      	adds	r2, r2, r4
 8001da2:	eb45 0303 	adc.w	r3, r5, r3
 8001da6:	f04f 0000 	mov.w	r0, #0
 8001daa:	f04f 0100 	mov.w	r1, #0
 8001dae:	0259      	lsls	r1, r3, #9
 8001db0:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001db4:	0250      	lsls	r0, r2, #9
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4610      	mov	r0, r2
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	f04f 0300 	mov.w	r3, #0
 8001dc6:	f7fe f9d9 	bl	800017c <__aeabi_uldivmod>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	4613      	mov	r3, r2
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	e040      	b.n	8001e56 <HAL_RCC_GetSysClockFreq+0x15e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	461c      	mov	r4, r3
 8001dd8:	f04f 0500 	mov.w	r5, #0
 8001ddc:	4620      	mov	r0, r4
 8001dde:	4629      	mov	r1, r5
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	f04f 0300 	mov.w	r3, #0
 8001de8:	014b      	lsls	r3, r1, #5
 8001dea:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001dee:	0142      	lsls	r2, r0, #5
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	1b00      	subs	r0, r0, r4
 8001df6:	eb61 0105 	sbc.w	r1, r1, r5
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	018b      	lsls	r3, r1, #6
 8001e04:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001e08:	0182      	lsls	r2, r0, #6
 8001e0a:	1a12      	subs	r2, r2, r0
 8001e0c:	eb63 0301 	sbc.w	r3, r3, r1
 8001e10:	f04f 0000 	mov.w	r0, #0
 8001e14:	f04f 0100 	mov.w	r1, #0
 8001e18:	00d9      	lsls	r1, r3, #3
 8001e1a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e1e:	00d0      	lsls	r0, r2, #3
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	1912      	adds	r2, r2, r4
 8001e26:	eb45 0303 	adc.w	r3, r5, r3
 8001e2a:	f04f 0000 	mov.w	r0, #0
 8001e2e:	f04f 0100 	mov.w	r1, #0
 8001e32:	0299      	lsls	r1, r3, #10
 8001e34:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001e38:	0290      	lsls	r0, r2, #10
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	461a      	mov	r2, r3
 8001e46:	f04f 0300 	mov.w	r3, #0
 8001e4a:	f7fe f997 	bl	800017c <__aeabi_uldivmod>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4613      	mov	r3, r2
 8001e54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	613b      	str	r3, [r7, #16]
      break;
 8001e5a:	e00d      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001e5c:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	0b5b      	lsrs	r3, r3, #13
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	613b      	str	r3, [r7, #16]
      break;
 8001e76:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e78:	693b      	ldr	r3, [r7, #16]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bdb0      	pop	{r4, r5, r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800
 8001e88:	00f42400 	.word	0x00f42400
 8001e8c:	007a1200 	.word	0x007a1200
 8001e90:	08005fb8 	.word	0x08005fb8

08001e94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001ea0:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d12c      	bne.n	8001f06 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001eac:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001eb8:	4b24      	ldr	r3, [pc, #144]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e016      	b.n	8001ef2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec4:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec8:	4a1f      	ldr	r2, [pc, #124]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001eca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ece:	6253      	str	r3, [r2, #36]	; 0x24
 8001ed0:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001edc:	4b1b      	ldr	r3, [pc, #108]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001ee4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee6:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eea:	4a17      	ldr	r2, [pc, #92]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001eec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001ef8:	d105      	bne.n	8001f06 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001f00:	d101      	bne.n	8001f06 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001f02:	2301      	movs	r3, #1
 8001f04:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d105      	bne.n	8001f18 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001f0c:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0f      	ldr	r2, [pc, #60]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f12:	f043 0304 	orr.w	r3, r3, #4
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	4b0d      	ldr	r3, [pc, #52]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f023 0201 	bic.w	r2, r3, #1
 8001f20:	490b      	ldr	r1, [pc, #44]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d001      	beq.n	8001f3a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	371c      	adds	r7, #28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40007000 	.word	0x40007000
 8001f50:	40023c00 	.word	0x40023c00

08001f54 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d106      	bne.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 80ed 	beq.w	8002150 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8001f76:	2300      	movs	r3, #0
 8001f78:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f7a:	4b78      	ldr	r3, [pc, #480]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10d      	bne.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f86:	4b75      	ldr	r3, [pc, #468]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8a:	4a74      	ldr	r2, [pc, #464]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f90:	6253      	str	r3, [r2, #36]	; 0x24
 8001f92:	4b72      	ldr	r3, [pc, #456]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa2:	4b6f      	ldr	r3, [pc, #444]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d118      	bne.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fae:	4b6c      	ldr	r3, [pc, #432]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a6b      	ldr	r2, [pc, #428]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fba:	f7fe fe35 	bl	8000c28 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc2:	f7fe fe31 	bl	8000c28 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b64      	cmp	r3, #100	; 0x64
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e0be      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd4:	4b62      	ldr	r3, [pc, #392]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001fe0:	4b5e      	ldr	r3, [pc, #376]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001fe8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d106      	bne.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	429a      	cmp	r2, r3
 8002004:	d00f      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800200e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002012:	d108      	bne.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002014:	4b51      	ldr	r3, [pc, #324]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002020:	d101      	bne.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e095      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002026:	4b4d      	ldr	r3, [pc, #308]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800202a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800202e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d041      	beq.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	429a      	cmp	r2, r3
 8002042:	d005      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0301 	and.w	r3, r3, #1
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10c      	bne.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	429a      	cmp	r2, r3
 800205c:	d02d      	beq.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d027      	beq.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800206a:	4b3c      	ldr	r3, [pc, #240]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800206c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800206e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002072:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002074:	4b3b      	ldr	r3, [pc, #236]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8002076:	2201      	movs	r2, #1
 8002078:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800207a:	4b3a      	ldr	r3, [pc, #232]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002080:	4a36      	ldr	r2, [pc, #216]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d014      	beq.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002090:	f7fe fdca 	bl	8000c28 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002096:	e00a      	b.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002098:	f7fe fdc6 	bl	8000c28 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d901      	bls.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e051      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020ae:	4b2b      	ldr	r3, [pc, #172]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80020b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0ee      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d01a      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80020d2:	d10a      	bne.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80020d4:	4b21      	ldr	r3, [pc, #132]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80020e4:	491d      	ldr	r1, [pc, #116]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	600b      	str	r3, [r1, #0]
 80020ea:	4b1c      	ldr	r3, [pc, #112]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80020ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020f6:	4919      	ldr	r1, [pc, #100]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01a      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002110:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002114:	d10a      	bne.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002126:	490d      	ldr	r1, [pc, #52]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002128:	4313      	orrs	r3, r2
 800212a:	600b      	str	r3, [r1, #0]
 800212c:	4b0b      	ldr	r3, [pc, #44]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800212e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002138:	4908      	ldr	r1, [pc, #32]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800213a:	4313      	orrs	r3, r2
 800213c:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800213e:	7dfb      	ldrb	r3, [r7, #23]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d105      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002144:	4b05      	ldr	r3, [pc, #20]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	4a04      	ldr	r2, [pc, #16]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800214a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800214e:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800
 8002160:	40007000 	.word	0x40007000
 8002164:	424706dc 	.word	0x424706dc

08002168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e031      	b.n	80021de <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d106      	bne.n	8002194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fc34 	bl	80009fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3304      	adds	r3, #4
 80021a4:	4619      	mov	r1, r3
 80021a6:	4610      	mov	r0, r2
 80021a8:	f000 f970 	bl	800248c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d001      	beq.n	8002200 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e03a      	b.n	8002276 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2202      	movs	r2, #2
 8002204:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002220:	d00e      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x58>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a16      	ldr	r2, [pc, #88]	; (8002280 <HAL_TIM_Base_Start_IT+0x98>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d009      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x58>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a14      	ldr	r2, [pc, #80]	; (8002284 <HAL_TIM_Base_Start_IT+0x9c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d004      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x58>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a13      	ldr	r2, [pc, #76]	; (8002288 <HAL_TIM_Base_Start_IT+0xa0>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d111      	bne.n	8002264 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2b06      	cmp	r3, #6
 8002250:	d010      	beq.n	8002274 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f042 0201 	orr.w	r2, r2, #1
 8002260:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002262:	e007      	b.n	8002274 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	40000400 	.word	0x40000400
 8002284:	40000800 	.word	0x40000800
 8002288:	40010800 	.word	0x40010800

0800228c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d122      	bne.n	80022e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d11b      	bne.n	80022e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f06f 0202 	mvn.w	r2, #2
 80022b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 f8c1 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
 80022d4:	e005      	b.n	80022e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f8b4 	bl	8002444 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 f8c3 	bl	8002468 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	f003 0304 	and.w	r3, r3, #4
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d122      	bne.n	800233c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	2b04      	cmp	r3, #4
 8002302:	d11b      	bne.n	800233c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0204 	mvn.w	r2, #4
 800230c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2202      	movs	r2, #2
 8002312:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f897 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
 8002328:	e005      	b.n	8002336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 f88a 	bl	8002444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f899 	bl	8002468 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	f003 0308 	and.w	r3, r3, #8
 8002346:	2b08      	cmp	r3, #8
 8002348:	d122      	bne.n	8002390 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b08      	cmp	r3, #8
 8002356:	d11b      	bne.n	8002390 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f06f 0208 	mvn.w	r2, #8
 8002360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2204      	movs	r2, #4
 8002366:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f86d 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
 800237c:	e005      	b.n	800238a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f860 	bl	8002444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f86f 	bl	8002468 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f003 0310 	and.w	r3, r3, #16
 800239a:	2b10      	cmp	r3, #16
 800239c:	d122      	bne.n	80023e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0310 	and.w	r3, r3, #16
 80023a8:	2b10      	cmp	r3, #16
 80023aa:	d11b      	bne.n	80023e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f06f 0210 	mvn.w	r2, #16
 80023b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2208      	movs	r2, #8
 80023ba:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f843 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
 80023d0:	e005      	b.n	80023de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f836 	bl	8002444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 f845 	bl	8002468 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d10e      	bne.n	8002410 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d107      	bne.n	8002410 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0201 	mvn.w	r2, #1
 8002408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7fe f832 	bl	8000474 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800241a:	2b40      	cmp	r3, #64	; 0x40
 800241c:	d10e      	bne.n	800243c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002428:	2b40      	cmp	r3, #64	; 0x40
 800242a:	d107      	bne.n	800243c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f81f 	bl	800247a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr

08002456 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr

08002468 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr

0800247a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a2:	d00f      	beq.n	80024c4 <TIM_Base_SetConfig+0x38>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a2b      	ldr	r2, [pc, #172]	; (8002554 <TIM_Base_SetConfig+0xc8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d00b      	beq.n	80024c4 <TIM_Base_SetConfig+0x38>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a2a      	ldr	r2, [pc, #168]	; (8002558 <TIM_Base_SetConfig+0xcc>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d007      	beq.n	80024c4 <TIM_Base_SetConfig+0x38>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a29      	ldr	r2, [pc, #164]	; (800255c <TIM_Base_SetConfig+0xd0>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d003      	beq.n	80024c4 <TIM_Base_SetConfig+0x38>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a28      	ldr	r2, [pc, #160]	; (8002560 <TIM_Base_SetConfig+0xd4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d108      	bne.n	80024d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024dc:	d017      	beq.n	800250e <TIM_Base_SetConfig+0x82>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a1c      	ldr	r2, [pc, #112]	; (8002554 <TIM_Base_SetConfig+0xc8>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d013      	beq.n	800250e <TIM_Base_SetConfig+0x82>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a1b      	ldr	r2, [pc, #108]	; (8002558 <TIM_Base_SetConfig+0xcc>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00f      	beq.n	800250e <TIM_Base_SetConfig+0x82>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a1a      	ldr	r2, [pc, #104]	; (800255c <TIM_Base_SetConfig+0xd0>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00b      	beq.n	800250e <TIM_Base_SetConfig+0x82>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a19      	ldr	r2, [pc, #100]	; (8002560 <TIM_Base_SetConfig+0xd4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d007      	beq.n	800250e <TIM_Base_SetConfig+0x82>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a18      	ldr	r2, [pc, #96]	; (8002564 <TIM_Base_SetConfig+0xd8>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d003      	beq.n	800250e <TIM_Base_SetConfig+0x82>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a17      	ldr	r2, [pc, #92]	; (8002568 <TIM_Base_SetConfig+0xdc>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d108      	bne.n	8002520 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002514:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	615a      	str	r2, [r3, #20]
}
 800254a:	bf00      	nop
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr
 8002554:	40000400 	.word	0x40000400
 8002558:	40000800 	.word	0x40000800
 800255c:	40000c00 	.word	0x40000c00
 8002560:	40010800 	.word	0x40010800
 8002564:	40010c00 	.word	0x40010c00
 8002568:	40011000 	.word	0x40011000

0800256c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002580:	2302      	movs	r3, #2
 8002582:	e046      	b.n	8002612 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025c6:	d00e      	beq.n	80025e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a13      	ldr	r2, [pc, #76]	; (800261c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d009      	beq.n	80025e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a12      	ldr	r2, [pc, #72]	; (8002620 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d004      	beq.n	80025e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a10      	ldr	r2, [pc, #64]	; (8002624 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d10c      	bne.n	8002600 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68ba      	ldr	r2, [r7, #8]
 80025fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	40000400 	.word	0x40000400
 8002620:	40000800 	.word	0x40000800
 8002624:	40010800 	.word	0x40010800

08002628 <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 8002630:	4a0d      	ldr	r2, [pc, #52]	; (8002668 <TSL_Init+0x40>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6053      	str	r3, [r2, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8002636:	4b0d      	ldr	r3, [pc, #52]	; (800266c <TSL_Init+0x44>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a0d      	ldr	r2, [pc, #52]	; (8002670 <TSL_Init+0x48>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	0c9b      	lsrs	r3, r3, #18
 8002642:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002646:	fb02 f303 	mul.w	r3, r2, r3
 800264a:	4a0a      	ldr	r2, [pc, #40]	; (8002674 <TSL_Init+0x4c>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	091b      	lsrs	r3, r3, #4
 8002652:	4a05      	ldr	r2, [pc, #20]	; (8002668 <TSL_Init+0x40>)
 8002654:	6113      	str	r3, [r2, #16]
  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
#else
  retval = TSL_acq_Init();
 8002656:	f000 fa7d 	bl	8002b54 <TSL_acq_Init>
 800265a:	4603      	mov	r3, r0
 800265c:	73fb      	strb	r3, [r7, #15]
#endif

  return retval;
 800265e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20000264 	.word	0x20000264
 800266c:	20000000 	.word	0x20000000
 8002670:	431bde83 	.word	0x431bde83
 8002674:	38e38e39 	.word	0x38e38e39

08002678 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 8002678:	b590      	push	{r4, r7, lr}
 800267a:	b08b      	sub	sp, #44	; 0x2c
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
 8002684:	73fb      	strb	r3, [r7, #15]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800268c:	4b9a      	ldr	r3, [pc, #616]	; (80028f8 <TSL_acq_BankGetResult+0x280>)
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	4413      	add	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <TSL_acq_BankGetResult+0x36>
  {
    return TSL_STATUS_ERROR;
 80026aa:	2302      	movs	r3, #2
 80026ac:	e11f      	b.n	80028ee <TSL_acq_BankGetResult+0x276>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80026b4:	e111      	b.n	80028da <TSL_acq_BankGetResult+0x262>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 80026b6:	6a3b      	ldr	r3, [r7, #32]
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	82fb      	strh	r3, [r7, #22]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	6899      	ldr	r1, [r3, #8]
 80026c0:	8afa      	ldrh	r2, [r7, #22]
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	440b      	add	r3, r1
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	f003 0318 	and.w	r3, r3, #24
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b18      	cmp	r3, #24
 80026d6:	f040 80f5 	bne.w	80028c4 <TSL_acq_BankGetResult+0x24c>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	6899      	ldr	r1, [r3, #8]
 80026de:	8afa      	ldrh	r2, [r7, #22]
 80026e0:	4613      	mov	r3, r2
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	4413      	add	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	18ca      	adds	r2, r1, r3
 80026ea:	7813      	ldrb	r3, [r2, #0]
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	7013      	strb	r3, [r2, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 ff50 	bl	800359c <TSL_acq_GetMeas>
 80026fc:	4603      	mov	r3, r0
 80026fe:	84bb      	strh	r3, [r7, #36]	; 0x24

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	6899      	ldr	r1, [r3, #8]
 8002704:	8afa      	ldrh	r2, [r7, #22]
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	895b      	ldrh	r3, [r3, #10]
 8002712:	82bb      	strh	r3, [r7, #20]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	6899      	ldr	r1, [r3, #8]
 8002718:	8afa      	ldrh	r2, [r7, #22]
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	440b      	add	r3, r1
 8002724:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002726:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 8002728:	4b74      	ldr	r3, [pc, #464]	; (80028fc <TSL_acq_BankGetResult+0x284>)
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800272e:	429a      	cmp	r2, r3
 8002730:	d21a      	bcs.n	8002768 <TSL_acq_BankGetResult+0xf0>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	8afa      	ldrh	r2, [r7, #22]
 8002738:	4613      	mov	r3, r2
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4413      	add	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	18ca      	adds	r2, r1, r3
 8002742:	7813      	ldrb	r3, [r2, #0]
 8002744:	2102      	movs	r1, #2
 8002746:	f361 0342 	bfi	r3, r1, #1, #2
 800274a:	7013      	strb	r3, [r2, #0]
        bank->p_chData[idx_dest].Delta = 0;
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	6899      	ldr	r1, [r3, #8]
 8002750:	8afa      	ldrh	r2, [r7, #22]
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	440b      	add	r3, r1
 800275c:	2200      	movs	r2, #0
 800275e:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 8002760:	2302      	movs	r3, #2
 8002762:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002766:	e0ad      	b.n	80028c4 <TSL_acq_BankGetResult+0x24c>
      }
      else
      {
        if (new_meas > TSL_Params.AcqMax)
 8002768:	4b64      	ldr	r3, [pc, #400]	; (80028fc <TSL_acq_BankGetResult+0x284>)
 800276a:	885b      	ldrh	r3, [r3, #2]
 800276c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800276e:	429a      	cmp	r2, r3
 8002770:	d919      	bls.n	80027a6 <TSL_acq_BankGetResult+0x12e>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	6899      	ldr	r1, [r3, #8]
 8002776:	8afa      	ldrh	r2, [r7, #22]
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	18ca      	adds	r2, r1, r3
 8002782:	7813      	ldrb	r3, [r2, #0]
 8002784:	f043 0306 	orr.w	r3, r3, #6
 8002788:	7013      	strb	r3, [r2, #0]
          bank->p_chData[idx_dest].Delta = 0;
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	6899      	ldr	r1, [r3, #8]
 800278e:	8afa      	ldrh	r2, [r7, #22]
 8002790:	4613      	mov	r3, r2
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	4413      	add	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	2200      	movs	r2, #0
 800279c:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 800279e:	2302      	movs	r3, #2
 80027a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80027a4:	e08e      	b.n	80028c4 <TSL_acq_BankGetResult+0x24c>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	6899      	ldr	r1, [r3, #8]
 80027aa:	8afa      	ldrh	r2, [r7, #22]
 80027ac:	4613      	mov	r3, r2
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	4413      	add	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 ff09 	bl	80035ce <TSL_acq_UseFilter>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d055      	beq.n	800286e <TSL_acq_BankGetResult+0x1f6>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d010      	beq.n	80027ea <TSL_acq_BankGetResult+0x172>
            {
              new_meas = mfilter(old_meas, new_meas);
 80027c8:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80027ca:	8aba      	ldrh	r2, [r7, #20]
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4610      	mov	r0, r2
 80027d0:	4798      	blx	r3
 80027d2:	4603      	mov	r3, r0
 80027d4:	84bb      	strh	r3, [r7, #36]	; 0x24
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	6899      	ldr	r1, [r3, #8]
 80027da:	8afa      	ldrh	r2, [r7, #22]
 80027dc:	4613      	mov	r3, r2
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027e8:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	6899      	ldr	r1, [r3, #8]
 80027ee:	8afa      	ldrh	r2, [r7, #22]
 80027f0:	4613      	mov	r3, r2
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	4413      	add	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	440b      	add	r3, r1
 80027fa:	889b      	ldrh	r3, [r3, #4]
 80027fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f000 feee 	bl	80035e2 <TSL_acq_ComputeDelta>
 8002806:	4603      	mov	r3, r0
 8002808:	827b      	strh	r3, [r7, #18]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 800280a:	f000 fed9 	bl	80035c0 <TSL_acq_CheckNoise>
 800280e:	4603      	mov	r3, r0
 8002810:	4618      	mov	r0, r3
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	6899      	ldr	r1, [r3, #8]
 8002816:	8afa      	ldrh	r2, [r7, #22]
 8002818:	4613      	mov	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4413      	add	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	18ca      	adds	r2, r1, r3
 8002822:	4603      	mov	r3, r0
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	b2d9      	uxtb	r1, r3
 800282a:	7813      	ldrb	r3, [r2, #0]
 800282c:	f361 0342 	bfi	r3, r1, #1, #2
 8002830:	7013      	strb	r3, [r2, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d00f      	beq.n	8002858 <TSL_acq_BankGetResult+0x1e0>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	6899      	ldr	r1, [r3, #8]
 800283c:	8afa      	ldrh	r2, [r7, #22]
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	18cc      	adds	r4, r1, r3
 8002848:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4610      	mov	r0, r2
 8002850:	4798      	blx	r3
 8002852:	4603      	mov	r3, r0
 8002854:	8123      	strh	r3, [r4, #8]
 8002856:	e035      	b.n	80028c4 <TSL_acq_BankGetResult+0x24c>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	6899      	ldr	r1, [r3, #8]
 800285c:	8afa      	ldrh	r2, [r7, #22]
 800285e:	4613      	mov	r3, r2
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	440b      	add	r3, r1
 8002868:	8a7a      	ldrh	r2, [r7, #18]
 800286a:	811a      	strh	r2, [r3, #8]
 800286c:	e02a      	b.n	80028c4 <TSL_acq_BankGetResult+0x24c>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	6899      	ldr	r1, [r3, #8]
 8002872:	8afa      	ldrh	r2, [r7, #22]
 8002874:	4613      	mov	r3, r2
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	8898      	ldrh	r0, [r3, #4]
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	6899      	ldr	r1, [r3, #8]
 8002884:	8afa      	ldrh	r2, [r7, #22]
 8002886:	4613      	mov	r3, r2
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	18cc      	adds	r4, r1, r3
 8002890:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002892:	4619      	mov	r1, r3
 8002894:	f000 fea5 	bl	80035e2 <TSL_acq_ComputeDelta>
 8002898:	4603      	mov	r3, r0
 800289a:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 800289c:	f000 fe90 	bl	80035c0 <TSL_acq_CheckNoise>
 80028a0:	4603      	mov	r3, r0
 80028a2:	4618      	mov	r0, r3
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6899      	ldr	r1, [r3, #8]
 80028a8:	8afa      	ldrh	r2, [r7, #22]
 80028aa:	4613      	mov	r3, r2
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	18ca      	adds	r2, r1, r3
 80028b4:	4603      	mov	r3, r0
 80028b6:	f003 0303 	and.w	r3, r3, #3
 80028ba:	b2d9      	uxtb	r1, r3
 80028bc:	7813      	ldrb	r3, [r2, #0]
 80028be:	f361 0342 	bfi	r3, r1, #1, #2
 80028c2:	7013      	strb	r3, [r2, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	3301      	adds	r3, #1
 80028c8:	623b      	str	r3, [r7, #32]
    pchSrc++;
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3303      	adds	r3, #3
 80028ce:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80028d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80028d4:	3301      	adds	r3, #1
 80028d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80028da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80028de:	b29a      	uxth	r2, r3
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	899b      	ldrh	r3, [r3, #12]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	f4ff aee6 	bcc.w	80026b6 <TSL_acq_BankGetResult+0x3e>

  }

  return retval;
 80028ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	372c      	adds	r7, #44	; 0x2c
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd90      	pop	{r4, r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000264 	.word	0x20000264
 80028fc:	20000080 	.word	0x20000080

08002900 <TSL_BankConf>:
  * @param[in] BankConf Pointer to the bank to configure
  * @param[in] Conf Configuration
  * @retval None
  */
void TSL_BankConf(uint32_t *BankConf, TSL_Conf_t Conf)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	70fb      	strb	r3, [r7, #3]
  BankConf[TSL_RI_Conf_LookUpTable[Conf].RI_ASCR] |= (1 << (TSL_RI_Conf_LookUpTable[Conf].RI_ASCR_bit));
 800290c:	78fb      	ldrb	r3, [r7, #3]
 800290e:	4a90      	ldr	r2, [pc, #576]	; (8002b50 <TSL_BankConf+0x250>)
 8002910:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8002914:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8002918:	b2db      	uxtb	r3, r3
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	4413      	add	r3, r2
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	498a      	ldr	r1, [pc, #552]	; (8002b50 <TSL_BankConf+0x250>)
 8002926:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 800292a:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 800292e:	b2db      	uxtb	r3, r3
 8002930:	4619      	mov	r1, r3
 8002932:	2301      	movs	r3, #1
 8002934:	408b      	lsls	r3, r1
 8002936:	4618      	mov	r0, r3
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	4985      	ldr	r1, [pc, #532]	; (8002b50 <TSL_BankConf+0x250>)
 800293c:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 8002940:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8002944:	b2db      	uxtb	r3, r3
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	440b      	add	r3, r1
 800294c:	4302      	orrs	r2, r0
 800294e:	601a      	str	r2, [r3, #0]

  switch (TSL_CHANNEL_PORT(Conf))
 8002950:	78fb      	ldrb	r3, [r7, #3]
 8002952:	091b      	lsrs	r3, r3, #4
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b06      	cmp	r3, #6
 8002958:	f200 80f3 	bhi.w	8002b42 <TSL_BankConf+0x242>
 800295c:	a201      	add	r2, pc, #4	; (adr r2, 8002964 <TSL_BankConf+0x64>)
 800295e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002962:	bf00      	nop
 8002964:	08002981 	.word	0x08002981
 8002968:	080029db 	.word	0x080029db
 800296c:	08002a35 	.word	0x08002a35
 8002970:	08002b43 	.word	0x08002b43
 8002974:	08002b43 	.word	0x08002b43
 8002978:	08002a8f 	.word	0x08002a8f
 800297c:	08002ae9 	.word	0x08002ae9
  {
    case TSL_BANK_GPIOA: BankConf[2] |= (3 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER input
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	3308      	adds	r3, #8
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	78fb      	ldrb	r3, [r7, #3]
 8002988:	f003 030f 	and.w	r3, r3, #15
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	2103      	movs	r1, #3
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	4619      	mov	r1, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3308      	adds	r3, #8
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]
      BankConf[3] |= (1 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER output
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	330c      	adds	r3, #12
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	2101      	movs	r1, #1
 80029ae:	fa01 f303 	lsl.w	r3, r1, r3
 80029b2:	4619      	mov	r1, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	330c      	adds	r3, #12
 80029b8:	430a      	orrs	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]
      BankConf[4] |= (1 << (TSL_CHANNEL_IO(Conf))); //ODR
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3310      	adds	r3, #16
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	78fb      	ldrb	r3, [r7, #3]
 80029c4:	f003 030f 	and.w	r3, r3, #15
 80029c8:	2101      	movs	r1, #1
 80029ca:	fa01 f303 	lsl.w	r3, r1, r3
 80029ce:	4619      	mov	r1, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	3310      	adds	r3, #16
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
      break;
 80029d8:	e0b4      	b.n	8002b44 <TSL_BankConf+0x244>
    case TSL_BANK_GPIOB: BankConf[5] |= (3 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER input
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3314      	adds	r3, #20
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	2103      	movs	r1, #3
 80029ea:	fa01 f303 	lsl.w	r3, r1, r3
 80029ee:	4619      	mov	r1, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3314      	adds	r3, #20
 80029f4:	430a      	orrs	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]
      BankConf[6] |= (1 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER output
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3318      	adds	r3, #24
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	f003 030f 	and.w	r3, r3, #15
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	2101      	movs	r1, #1
 8002a08:	fa01 f303 	lsl.w	r3, r1, r3
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	3318      	adds	r3, #24
 8002a12:	430a      	orrs	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]
      BankConf[7] |= (1 << (TSL_CHANNEL_IO(Conf))); //ODR
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	331c      	adds	r3, #28
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	2101      	movs	r1, #1
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	4619      	mov	r1, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	331c      	adds	r3, #28
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	601a      	str	r2, [r3, #0]
      break;
 8002a32:	e087      	b.n	8002b44 <TSL_BankConf+0x244>
    case TSL_BANK_GPIOC: BankConf[8] |= (3 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER input
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3320      	adds	r3, #32
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	78fb      	ldrb	r3, [r7, #3]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	2103      	movs	r1, #3
 8002a44:	fa01 f303 	lsl.w	r3, r1, r3
 8002a48:	4619      	mov	r1, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3320      	adds	r3, #32
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]
      BankConf[9] |= (1 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER output
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3324      	adds	r3, #36	; 0x24
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	78fb      	ldrb	r3, [r7, #3]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	2101      	movs	r1, #1
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	4619      	mov	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3324      	adds	r3, #36	; 0x24
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]
      BankConf[10] |= (1 << (TSL_CHANNEL_IO(Conf))); //ODR
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3328      	adds	r3, #40	; 0x28
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	78fb      	ldrb	r3, [r7, #3]
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a82:	4619      	mov	r1, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3328      	adds	r3, #40	; 0x28
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	601a      	str	r2, [r3, #0]
      break;
 8002a8c:	e05a      	b.n	8002b44 <TSL_BankConf+0x244>
    case TSL_BANK_GPIOF: BankConf[11] |= (3 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER input
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	332c      	adds	r3, #44	; 0x2c
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	78fb      	ldrb	r3, [r7, #3]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	2103      	movs	r1, #3
 8002a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	332c      	adds	r3, #44	; 0x2c
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]
      BankConf[12] |= (1 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER output
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3330      	adds	r3, #48	; 0x30
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	78fb      	ldrb	r3, [r7, #3]
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	2101      	movs	r1, #1
 8002abc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3330      	adds	r3, #48	; 0x30
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	601a      	str	r2, [r3, #0]
      BankConf[13] |= (1 << (TSL_CHANNEL_IO(Conf))); //ODR
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3334      	adds	r3, #52	; 0x34
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8002adc:	4619      	mov	r1, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	3334      	adds	r3, #52	; 0x34
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	601a      	str	r2, [r3, #0]
      break;
 8002ae6:	e02d      	b.n	8002b44 <TSL_BankConf+0x244>
    case TSL_BANK_GPIOG: BankConf[14] |= (3 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER input
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3338      	adds	r3, #56	; 0x38
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	78fb      	ldrb	r3, [r7, #3]
 8002af0:	f003 030f 	and.w	r3, r3, #15
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	2103      	movs	r1, #3
 8002af8:	fa01 f303 	lsl.w	r3, r1, r3
 8002afc:	4619      	mov	r1, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3338      	adds	r3, #56	; 0x38
 8002b02:	430a      	orrs	r2, r1
 8002b04:	601a      	str	r2, [r3, #0]
      BankConf[15] |= (1 << (2 * (TSL_CHANNEL_IO(Conf)))); //MODER output
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	333c      	adds	r3, #60	; 0x3c
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	78fb      	ldrb	r3, [r7, #3]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	2101      	movs	r1, #1
 8002b16:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	333c      	adds	r3, #60	; 0x3c
 8002b20:	430a      	orrs	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]
      BankConf[16] |= (1 << (TSL_CHANNEL_IO(Conf))); //ODR
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3340      	adds	r3, #64	; 0x40
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	78fb      	ldrb	r3, [r7, #3]
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	2101      	movs	r1, #1
 8002b32:	fa01 f303 	lsl.w	r3, r1, r3
 8002b36:	4619      	mov	r1, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3340      	adds	r3, #64	; 0x40
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	601a      	str	r2, [r3, #0]
      break;
 8002b40:	e000      	b.n	8002b44 <TSL_BankConf+0x244>
    default: break;
 8002b42:	bf00      	nop
  }
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	08005fd4 	.word	0x08005fd4

08002b54 <TSL_acq_Init>:
  * @brief  Initializes the acquisition module.
  * @param  None
  * @retval None
  */
TSL_Status_enum_T TSL_acq_Init(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
  CONST TSL_Bank_T *LocalBank = &(TSL_Globals.Bank_Array[0]);
 8002b5a:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <TSL_acq_Init+0x4c>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	607b      	str	r3, [r7, #4]
  TSL_tNb_T NumberOfBanks = TSLPRM_TOTAL_BANKS;
 8002b60:	2301      	movs	r3, #1
 8002b62:	807b      	strh	r3, [r7, #2]
  TSL_tNb_T LocalNumberOfChannels = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	803b      	strh	r3, [r7, #0]
  TSL_tIndex_T idx_bk;
  TSL_tIndex_T idx_ch;
  CONST TSL_ChannelSrc_T *p_chSrc = LocalBank->p_chSrc; // Pointer to the current channel
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	60bb      	str	r3, [r7, #8]

  /* Enables the comparator interface clock */
  RCC->APB1ENR |= RCC_APB1ENR_COMPEN;
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <TSL_acq_Init+0x50>)
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	4a0c      	ldr	r2, [pc, #48]	; (8002ba4 <TSL_acq_Init+0x50>)
 8002b74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b78:	6253      	str	r3, [r2, #36]	; 0x24

  //====================
  // GPIOs configuration
  //====================
  for (idx_bk = 0; idx_bk < NumberOfBanks; idx_bk++)
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	73fb      	strb	r3, [r7, #15]
 8002b7e:	e17b      	b.n	8002e78 <TSL_acq_Init+0x324>
  {
    LocalBank = &(TSL_Globals.Bank_Array[idx_bk]);
 8002b80:	4b07      	ldr	r3, [pc, #28]	; (8002ba0 <TSL_acq_Init+0x4c>)
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	4413      	add	r3, r2
 8002b8a:	607b      	str	r3, [r7, #4]
    p_chSrc = LocalBank->p_chSrc;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	60bb      	str	r3, [r7, #8]
    /* Output mode */
    TSL_GPIO_MODER_OUT_Config(LocalBank->shield_sample);
    TSL_GPIO_MODER_OUT_Config(LocalBank->shield_channel);
#endif

    LocalNumberOfChannels = LocalBank->NbChannels;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	899b      	ldrh	r3, [r3, #12]
 8002b96:	803b      	strh	r3, [r7, #0]

    for (idx_ch = 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	73bb      	strb	r3, [r7, #14]
 8002b9c:	e15a      	b.n	8002e54 <TSL_acq_Init+0x300>
 8002b9e:	bf00      	nop
 8002ba0:	20000264 	.word	0x20000264
 8002ba4:	40023800 	.word	0x40023800
         idx_ch < LocalNumberOfChannels;
         idx_ch++)
    {
      /* Enables GPIOs clock */
      TSL_RCC_AHBENR_Config(p_chSrc->t_sample);
 8002ba8:	4baf      	ldr	r3, [pc, #700]	; (8002e68 <TSL_acq_Init+0x314>)
 8002baa:	69da      	ldr	r2, [r3, #28]
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	785b      	ldrb	r3, [r3, #1]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4bad      	ldr	r3, [pc, #692]	; (8002e6c <TSL_acq_Init+0x318>)
 8002bb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002bbc:	49aa      	ldr	r1, [pc, #680]	; (8002e68 <TSL_acq_Init+0x314>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61cb      	str	r3, [r1, #28]
      TSL_RCC_AHBENR_Config(p_chSrc->t_channel);
 8002bc2:	4ba9      	ldr	r3, [pc, #676]	; (8002e68 <TSL_acq_Init+0x314>)
 8002bc4:	69da      	ldr	r2, [r3, #28]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	789b      	ldrb	r3, [r3, #2]
 8002bca:	091b      	lsrs	r3, r3, #4
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4ba6      	ldr	r3, [pc, #664]	; (8002e6c <TSL_acq_Init+0x318>)
 8002bd2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002bd6:	49a4      	ldr	r1, [pc, #656]	; (8002e68 <TSL_acq_Init+0x314>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61cb      	str	r3, [r1, #28]

      // Bank/channel configuration
      /* Disables Hysteresis Register */
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	785b      	ldrb	r3, [r3, #1]
 8002be0:	091b      	lsrs	r3, r3, #4
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	461a      	mov	r2, r3
 8002be6:	4ba2      	ldr	r3, [pc, #648]	; (8002e70 <TSL_acq_Init+0x31c>)
 8002be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	b21a      	sxth	r2, r3
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	785b      	ldrb	r3, [r3, #1]
 8002bf4:	f003 030f 	and.w	r3, r3, #15
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfe:	b21b      	sxth	r3, r3
 8002c00:	4313      	orrs	r3, r2
 8002c02:	b21a      	sxth	r2, r3
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	785b      	ldrb	r3, [r3, #1]
 8002c08:	091b      	lsrs	r3, r3, #4
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4b98      	ldr	r3, [pc, #608]	; (8002e70 <TSL_acq_Init+0x31c>)
 8002c10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002c14:	b292      	uxth	r2, r2
 8002c16:	801a      	strh	r2, [r3, #0]
      /* Output PP config */
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_sample);
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	785b      	ldrb	r3, [r3, #1]
 8002c1c:	091b      	lsrs	r3, r3, #4
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b94      	ldr	r3, [pc, #592]	; (8002e74 <TSL_acq_Init+0x320>)
 8002c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	785b      	ldrb	r3, [r3, #1]
 8002c2e:	f003 030f 	and.w	r3, r3, #15
 8002c32:	2101      	movs	r1, #1
 8002c34:	fa01 f303 	lsl.w	r3, r1, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	785b      	ldrb	r3, [r3, #1]
 8002c40:	091b      	lsrs	r3, r3, #4
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	4618      	mov	r0, r3
 8002c46:	4b8b      	ldr	r3, [pc, #556]	; (8002e74 <TSL_acq_Init+0x320>)
 8002c48:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002c4c:	400a      	ands	r2, r1
 8002c4e:	605a      	str	r2, [r3, #4]
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	789b      	ldrb	r3, [r3, #2]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4b86      	ldr	r3, [pc, #536]	; (8002e74 <TSL_acq_Init+0x320>)
 8002c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	789b      	ldrb	r3, [r3, #2]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	4619      	mov	r1, r3
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	789b      	ldrb	r3, [r3, #2]
 8002c78:	091b      	lsrs	r3, r3, #4
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	4b7d      	ldr	r3, [pc, #500]	; (8002e74 <TSL_acq_Init+0x320>)
 8002c80:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002c84:	400a      	ands	r2, r1
 8002c86:	605a      	str	r2, [r3, #4]
      /* 400kHz config */
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_sample);
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	785b      	ldrb	r3, [r3, #1]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b78      	ldr	r3, [pc, #480]	; (8002e74 <TSL_acq_Init+0x320>)
 8002c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	785b      	ldrb	r3, [r3, #1]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	2103      	movs	r1, #3
 8002ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	4619      	mov	r1, r3
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	785b      	ldrb	r3, [r3, #1]
 8002cb2:	091b      	lsrs	r3, r3, #4
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	4b6e      	ldr	r3, [pc, #440]	; (8002e74 <TSL_acq_Init+0x320>)
 8002cba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002cbe:	400a      	ands	r2, r1
 8002cc0:	609a      	str	r2, [r3, #8]
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_channel);
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	789b      	ldrb	r3, [r3, #2]
 8002cc6:	091b      	lsrs	r3, r3, #4
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	4b69      	ldr	r3, [pc, #420]	; (8002e74 <TSL_acq_Init+0x320>)
 8002cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	789b      	ldrb	r3, [r3, #2]
 8002cd8:	f003 030f 	and.w	r3, r3, #15
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	2103      	movs	r1, #3
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	789b      	ldrb	r3, [r3, #2]
 8002cec:	091b      	lsrs	r3, r3, #4
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	4b60      	ldr	r3, [pc, #384]	; (8002e74 <TSL_acq_Init+0x320>)
 8002cf4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	609a      	str	r2, [r3, #8]
      /* No pull up/pull down config */
      TSL_GPIO_PUPDR_NO_PUPD_Config(p_chSrc->t_sample);
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	785b      	ldrb	r3, [r3, #1]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b5b      	ldr	r3, [pc, #364]	; (8002e74 <TSL_acq_Init+0x320>)
 8002d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	785b      	ldrb	r3, [r3, #1]
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	2103      	movs	r1, #3
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	4619      	mov	r1, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	785b      	ldrb	r3, [r3, #1]
 8002d26:	091b      	lsrs	r3, r3, #4
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	4b51      	ldr	r3, [pc, #324]	; (8002e74 <TSL_acq_Init+0x320>)
 8002d2e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002d32:	400a      	ands	r2, r1
 8002d34:	60da      	str	r2, [r3, #12]
      TSL_GPIO_PUPDR_NO_PUPD_Config(p_chSrc->t_channel);
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	789b      	ldrb	r3, [r3, #2]
 8002d3a:	091b      	lsrs	r3, r3, #4
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	461a      	mov	r2, r3
 8002d40:	4b4c      	ldr	r3, [pc, #304]	; (8002e74 <TSL_acq_Init+0x320>)
 8002d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	789b      	ldrb	r3, [r3, #2]
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	2103      	movs	r1, #3
 8002d54:	fa01 f303 	lsl.w	r3, r1, r3
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	789b      	ldrb	r3, [r3, #2]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	4618      	mov	r0, r3
 8002d66:	4b43      	ldr	r3, [pc, #268]	; (8002e74 <TSL_acq_Init+0x320>)
 8002d68:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002d6c:	400a      	ands	r2, r1
 8002d6e:	60da      	str	r2, [r3, #12]
      /* Set ODR */
      TSL_GPIO_BR_Config(p_chSrc->t_sample);
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	785b      	ldrb	r3, [r3, #1]
 8002d74:	f003 030f 	and.w	r3, r3, #15
 8002d78:	3310      	adds	r3, #16
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	409a      	lsls	r2, r3
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	785b      	ldrb	r3, [r3, #1]
 8002d82:	091b      	lsrs	r3, r3, #4
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	4619      	mov	r1, r3
 8002d88:	4b3a      	ldr	r3, [pc, #232]	; (8002e74 <TSL_acq_Init+0x320>)
 8002d8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002d8e:	619a      	str	r2, [r3, #24]
      TSL_GPIO_BR_Config(p_chSrc->t_channel);
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	789b      	ldrb	r3, [r3, #2]
 8002d94:	f003 030f 	and.w	r3, r3, #15
 8002d98:	3310      	adds	r3, #16
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	789b      	ldrb	r3, [r3, #2]
 8002da2:	091b      	lsrs	r3, r3, #4
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	4619      	mov	r1, r3
 8002da8:	4b32      	ldr	r3, [pc, #200]	; (8002e74 <TSL_acq_Init+0x320>)
 8002daa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002dae:	619a      	str	r2, [r3, #24]
      /* Output mode */
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_sample);
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	785b      	ldrb	r3, [r3, #1]
 8002db4:	091b      	lsrs	r3, r3, #4
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	461a      	mov	r2, r3
 8002dba:	4b2e      	ldr	r3, [pc, #184]	; (8002e74 <TSL_acq_Init+0x320>)
 8002dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	7852      	ldrb	r2, [r2, #1]
 8002dc6:	f002 020f 	and.w	r2, r2, #15
 8002dca:	0052      	lsls	r2, r2, #1
 8002dcc:	2103      	movs	r1, #3
 8002dce:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd2:	43d2      	mvns	r2, r2
 8002dd4:	401a      	ands	r2, r3
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	785b      	ldrb	r3, [r3, #1]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	2101      	movs	r1, #1
 8002de2:	fa01 f303 	lsl.w	r3, r1, r3
 8002de6:	4619      	mov	r1, r3
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	785b      	ldrb	r3, [r3, #1]
 8002dec:	091b      	lsrs	r3, r3, #4
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	4618      	mov	r0, r3
 8002df2:	4b20      	ldr	r3, [pc, #128]	; (8002e74 <TSL_acq_Init+0x320>)
 8002df4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	601a      	str	r2, [r3, #0]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_channel);
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	789b      	ldrb	r3, [r3, #2]
 8002e00:	091b      	lsrs	r3, r3, #4
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	4b1b      	ldr	r3, [pc, #108]	; (8002e74 <TSL_acq_Init+0x320>)
 8002e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	7892      	ldrb	r2, [r2, #2]
 8002e12:	f002 020f 	and.w	r2, r2, #15
 8002e16:	0052      	lsls	r2, r2, #1
 8002e18:	2103      	movs	r1, #3
 8002e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e1e:	43d2      	mvns	r2, r2
 8002e20:	401a      	ands	r2, r3
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	789b      	ldrb	r3, [r3, #2]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e32:	4619      	mov	r1, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	789b      	ldrb	r3, [r3, #2]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	4b0d      	ldr	r3, [pc, #52]	; (8002e74 <TSL_acq_Init+0x320>)
 8002e40:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]

      p_chSrc++;
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	3303      	adds	r3, #3
 8002e4c:	60bb      	str	r3, [r7, #8]
         idx_ch++)
 8002e4e:	7bbb      	ldrb	r3, [r7, #14]
 8002e50:	3301      	adds	r3, #1
 8002e52:	73bb      	strb	r3, [r7, #14]
         idx_ch < LocalNumberOfChannels;
 8002e54:	7bbb      	ldrb	r3, [r7, #14]
 8002e56:	b29b      	uxth	r3, r3
    for (idx_ch = 0;
 8002e58:	883a      	ldrh	r2, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	f63f aea4 	bhi.w	8002ba8 <TSL_acq_Init+0x54>
  for (idx_bk = 0; idx_bk < NumberOfBanks; idx_bk++)
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	3301      	adds	r3, #1
 8002e64:	73fb      	strb	r3, [r7, #15]
 8002e66:	e007      	b.n	8002e78 <TSL_acq_Init+0x324>
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	2000000c 	.word	0x2000000c
 8002e70:	2000004c 	.word	0x2000004c
 8002e74:	2000002c 	.word	0x2000002c
 8002e78:	7bfb      	ldrb	r3, [r7, #15]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	887a      	ldrh	r2, [r7, #2]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	f63f ae7e 	bhi.w	8002b80 <TSL_acq_Init+0x2c>
    }
  }

  /* Enable RI Switch */
  RI->ASCR1 &= (uint32_t)(~0x80000000); // ADC analog switches open !!!
 8002e84:	4b05      	ldr	r3, [pc, #20]	; (8002e9c <TSL_acq_Init+0x348>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4a04      	ldr	r2, [pc, #16]	; (8002e9c <TSL_acq_Init+0x348>)
 8002e8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e8e:	6053      	str	r3, [r2, #4]

  return  TSL_STATUS_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	40007c04 	.word	0x40007c04

08002ea0 <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
  CONST TSL_ChannelSrc_T *p_chSrc; // Pointer to the current channel

  // Check parameters (if USE_FULL_ASSERT is defined)
  assert_param(IS_BANK_INDEX_OK(idx_bk));

  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8002eaa:	4b41      	ldr	r3, [pc, #260]	; (8002fb0 <TSL_acq_BankConfig+0x110>)
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	4413      	add	r3, r2
 8002eb4:	4a3f      	ldr	r2, [pc, #252]	; (8002fb4 <TSL_acq_BankConfig+0x114>)
 8002eb6:	6013      	str	r3, [r2, #0]

  for (index = 0;index < SIZEOFBANKCONF;index++)
 8002eb8:	2300      	movs	r3, #0
 8002eba:	75fb      	strb	r3, [r7, #23]
 8002ebc:	e00c      	b.n	8002ed8 <TSL_acq_BankConfig+0x38>
  {
    TSL_BankSampleConf[index] = 0x00000000;
 8002ebe:	7dfb      	ldrb	r3, [r7, #23]
 8002ec0:	4a3d      	ldr	r2, [pc, #244]	; (8002fb8 <TSL_acq_BankConfig+0x118>)
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    TSL_BankChannelConf[index] = 0x00000000;
 8002ec8:	7dfb      	ldrb	r3, [r7, #23]
 8002eca:	4a3c      	ldr	r2, [pc, #240]	; (8002fbc <TSL_acq_BankConfig+0x11c>)
 8002ecc:	2100      	movs	r1, #0
 8002ece:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (index = 0;index < SIZEOFBANKCONF;index++)
 8002ed2:	7dfb      	ldrb	r3, [r7, #23]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	75fb      	strb	r3, [r7, #23]
 8002ed8:	7dfb      	ldrb	r3, [r7, #23]
 8002eda:	2b10      	cmp	r3, #16
 8002edc:	d9ef      	bls.n	8002ebe <TSL_acq_BankConfig+0x1e>
  }

  NumberOfChannels = bank->NbChannels;
 8002ede:	4b35      	ldr	r3, [pc, #212]	; (8002fb4 <TSL_acq_BankConfig+0x114>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	899a      	ldrh	r2, [r3, #12]
 8002ee4:	4b36      	ldr	r3, [pc, #216]	; (8002fc0 <TSL_acq_BankConfig+0x120>)
 8002ee6:	801a      	strh	r2, [r3, #0]
  NumberOfChannelOn = 0;
 8002ee8:	4b36      	ldr	r3, [pc, #216]	; (8002fc4 <TSL_acq_BankConfig+0x124>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	701a      	strb	r2, [r3, #0]
  GroupToCheck = 0;//init group to check
 8002eee:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <TSL_acq_BankConfig+0x128>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	801a      	strh	r2, [r3, #0]

  p_chDest = bank->p_chDest;
 8002ef4:	4b2f      	ldr	r3, [pc, #188]	; (8002fb4 <TSL_acq_BankConfig+0x114>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	613b      	str	r3, [r7, #16]
  p_chSrc = bank->p_chSrc;
 8002efc:	4b2d      	ldr	r3, [pc, #180]	; (8002fb4 <TSL_acq_BankConfig+0x114>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60fb      	str	r3, [r7, #12]
  for (idx_ch = 0; idx_ch < NumberOfChannels; idx_ch++)
 8002f04:	2300      	movs	r3, #0
 8002f06:	75bb      	strb	r3, [r7, #22]
 8002f08:	e03a      	b.n	8002f80 <TSL_acq_BankConfig+0xe0>
  {
    // Get index in the result array associated to the current channel
    idx_dest = p_chDest->IdxDest;
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	72fb      	strb	r3, [r7, #11]

    if (bank->p_chData[idx_dest].Flags.ObjStatus != TSL_OBJ_STATUS_OFF)
 8002f10:	4b28      	ldr	r3, [pc, #160]	; (8002fb4 <TSL_acq_BankConfig+0x114>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6899      	ldr	r1, [r3, #8]
 8002f16:	7afa      	ldrb	r2, [r7, #11]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	f003 0318 	and.w	r3, r3, #24
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d01f      	beq.n	8002f6e <TSL_acq_BankConfig+0xce>
    {
      TSL_BankConf(TSL_BankSampleConf, p_chSrc->t_sample);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	785b      	ldrb	r3, [r3, #1]
 8002f32:	4619      	mov	r1, r3
 8002f34:	4820      	ldr	r0, [pc, #128]	; (8002fb8 <TSL_acq_BankConfig+0x118>)
 8002f36:	f7ff fce3 	bl	8002900 <TSL_BankConf>
      TSL_BankConf(TSL_BankChannelConf, p_chSrc->t_channel);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	789b      	ldrb	r3, [r3, #2]
 8002f3e:	4619      	mov	r1, r3
 8002f40:	481e      	ldr	r0, [pc, #120]	; (8002fbc <TSL_acq_BankConfig+0x11c>)
 8002f42:	f7ff fcdd 	bl	8002900 <TSL_BankConf>
      GroupToCheck |= (1 << (p_chSrc->IdxSrc));
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	4093      	lsls	r3, r2
 8002f50:	b21a      	sxth	r2, r3
 8002f52:	4b1d      	ldr	r3, [pc, #116]	; (8002fc8 <TSL_acq_BankConfig+0x128>)
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	b21b      	sxth	r3, r3
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	b21b      	sxth	r3, r3
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	4b1a      	ldr	r3, [pc, #104]	; (8002fc8 <TSL_acq_BankConfig+0x128>)
 8002f60:	801a      	strh	r2, [r3, #0]
      NumberOfChannelOn++;
 8002f62:	4b18      	ldr	r3, [pc, #96]	; (8002fc4 <TSL_acq_BankConfig+0x124>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	3301      	adds	r3, #1
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <TSL_acq_BankConfig+0x124>)
 8002f6c:	701a      	strb	r2, [r3, #0]
    }

    p_chSrc++;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	3303      	adds	r3, #3
 8002f72:	60fb      	str	r3, [r7, #12]
    p_chDest++;
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	3301      	adds	r3, #1
 8002f78:	613b      	str	r3, [r7, #16]
  for (idx_ch = 0; idx_ch < NumberOfChannels; idx_ch++)
 8002f7a:	7dbb      	ldrb	r3, [r7, #22]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	75bb      	strb	r3, [r7, #22]
 8002f80:	7dbb      	ldrb	r3, [r7, #22]
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	4b0e      	ldr	r3, [pc, #56]	; (8002fc0 <TSL_acq_BankConfig+0x120>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d3be      	bcc.n	8002f0a <TSL_acq_BankConfig+0x6a>
  }

#if (TSLPRM_USE_GPIOA)
  GPIOA_IDR_Mask = TSL_BankSampleConf[4];
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <TSL_acq_BankConfig+0x118>)
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	4a0e      	ldr	r2, [pc, #56]	; (8002fcc <TSL_acq_BankConfig+0x12c>)
 8002f92:	6013      	str	r3, [r2, #0]
#endif

#if (TSLPRM_USE_GPIOB)
  GPIOB_IDR_Mask = TSL_BankSampleConf[7];
 8002f94:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <TSL_acq_BankConfig+0x118>)
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	4a0d      	ldr	r2, [pc, #52]	; (8002fd0 <TSL_acq_BankConfig+0x130>)
 8002f9a:	6013      	str	r3, [r2, #0]
#endif

#if (TSLPRM_USE_GPIOC)
  GPIOC_IDR_Mask = TSL_BankSampleConf[10];
 8002f9c:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <TSL_acq_BankConfig+0x118>)
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	4a0c      	ldr	r2, [pc, #48]	; (8002fd4 <TSL_acq_BankConfig+0x134>)
 8002fa2:	6013      	str	r3, [r2, #0]
    TSL_BankConf(TSL_BankSampleConf, bank->shield_sample);
    TSL_BankConf(TSL_BankChannelConf, bank->shield_channel);
  }
#endif

  return TSL_STATUS_OK;
 8002fa4:	2300      	movs	r3, #0

}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000264 	.word	0x20000264
 8002fb4:	200001f0 	.word	0x200001f0
 8002fb8:	200001f4 	.word	0x200001f4
 8002fbc:	200001ac 	.word	0x200001ac
 8002fc0:	200000ae 	.word	0x200000ae
 8002fc4:	200000ac 	.word	0x200000ac
 8002fc8:	200000b0 	.word	0x200000b0
 8002fcc:	200000b4 	.word	0x200000b4
 8002fd0:	200000b8 	.word	0x200000b8
 8002fd4:	200000bc 	.word	0x200000bc

08002fd8 <TSL_acq_GroupDone>:
  * @brief Check which group is not over
  * @param[in] EndedGroup
  * @retval None
  */
void TSL_acq_GroupDone(uint16_t EndedGroup)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	80fb      	strh	r3, [r7, #6]
  uint16_t i;

  for (i = 0;i < 11;i++)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	81fb      	strh	r3, [r7, #14]
 8002fe6:	e016      	b.n	8003016 <TSL_acq_GroupDone+0x3e>
  {
    if ((EndedGroup & (1 << i)) != (1 << i))
 8002fe8:	88fa      	ldrh	r2, [r7, #6]
 8002fea:	89fb      	ldrh	r3, [r7, #14]
 8002fec:	2101      	movs	r1, #1
 8002fee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff2:	401a      	ands	r2, r3
 8002ff4:	89fb      	ldrh	r3, [r7, #14]
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d007      	beq.n	8003010 <TSL_acq_GroupDone+0x38>
    {
      tab_MeasurementCounter[i] = TSL_Params.AcqMax + 1;
 8003000:	4b09      	ldr	r3, [pc, #36]	; (8003028 <TSL_acq_GroupDone+0x50>)
 8003002:	885b      	ldrh	r3, [r3, #2]
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	89fb      	ldrh	r3, [r7, #14]
 8003008:	4611      	mov	r1, r2
 800300a:	4a08      	ldr	r2, [pc, #32]	; (800302c <TSL_acq_GroupDone+0x54>)
 800300c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0;i < 11;i++)
 8003010:	89fb      	ldrh	r3, [r7, #14]
 8003012:	3301      	adds	r3, #1
 8003014:	81fb      	strh	r3, [r7, #14]
 8003016:	89fb      	ldrh	r3, [r7, #14]
 8003018:	2b0a      	cmp	r3, #10
 800301a:	d9e5      	bls.n	8002fe8 <TSL_acq_GroupDone+0x10>
    }
  }

}
 800301c:	bf00      	nop
 800301e:	bf00      	nop
 8003020:	3714      	adds	r7, #20
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr
 8003028:	20000080 	.word	0x20000080
 800302c:	20000238 	.word	0x20000238

08003030 <TSL_acq_BankStartAcq>:
  * @brief Start acquisition on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
  CONST TSL_Bank_T *LocalBank = &(TSL_Globals.Bank_Array[0]);
 8003036:	4b96      	ldr	r3, [pc, #600]	; (8003290 <TSL_acq_BankStartAcq+0x260>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	61bb      	str	r3, [r7, #24]
  TSL_tNb_T NumberOfBanks = TSLPRM_TOTAL_BANKS;
 800303c:	2301      	movs	r3, #1
 800303e:	82fb      	strh	r3, [r7, #22]
  TSL_tNb_T LocalNumberOfChannels = 0;
 8003040:	2300      	movs	r3, #0
 8003042:	82bb      	strh	r3, [r7, #20]
  TSL_tIndex_T BankIndex;

  uint16_t MeasurementCounter = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	84bb      	strh	r3, [r7, #36]	; 0x24
  CONST TSL_ChannelSrc_T *p_chSrc;
  TSL_tIndex_T idx_ch;
  uint16_t GroupToCheckMask = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	827b      	strh	r3, [r7, #18]
  uint32_t GPIO_IDR_Mask = 0;
 800304c:	2300      	movs	r3, #0
 800304e:	60fb      	str	r3, [r7, #12]
  uint8_t Check_Input = 0;
 8003050:	2300      	movs	r3, #0
 8003052:	77bb      	strb	r3, [r7, #30]

#if (TSLPRM_USE_GPIOA)
  uint16_t TSL_GPIOA_IDR = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	817b      	strh	r3, [r7, #10]
#endif
#if (TSLPRM_USE_GPIOB)
  uint16_t TSL_GPIOB_IDR = 0;
 8003058:	2300      	movs	r3, #0
 800305a:	813b      	strh	r3, [r7, #8]
#endif
#if (TSLPRM_USE_GPIOC)
  uint16_t TSL_GPIOC_IDR = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	80fb      	strh	r3, [r7, #6]
  uint16_t TSL_GPIOF_IDR = 0;
#endif
#if (TSLPRM_USE_GPIOG)
  uint16_t TSL_GPIOG_IDR = 0;
#endif
  uint16_t GPIO_IDR = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	83bb      	strh	r3, [r7, #28]
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
  __enable_irq();
#endif

  /* Open the analog switches */
  RI->ASCR1 &= (uint32_t)(~(TSL_BankSampleConf[0] | TSL_BankChannelConf[0]));
 8003064:	4b8b      	ldr	r3, [pc, #556]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	4b8b      	ldr	r3, [pc, #556]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 800306a:	6819      	ldr	r1, [r3, #0]
 800306c:	4b8b      	ldr	r3, [pc, #556]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430b      	orrs	r3, r1
 8003072:	43db      	mvns	r3, r3
 8003074:	4987      	ldr	r1, [pc, #540]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 8003076:	4013      	ands	r3, r2
 8003078:	604b      	str	r3, [r1, #4]
  RI->ASCR2 &= (uint32_t)(~(TSL_BankSampleConf[1] | TSL_BankChannelConf[1]));
 800307a:	4b86      	ldr	r3, [pc, #536]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	4b86      	ldr	r3, [pc, #536]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 8003080:	6859      	ldr	r1, [r3, #4]
 8003082:	4b86      	ldr	r3, [pc, #536]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	430b      	orrs	r3, r1
 8003088:	43db      	mvns	r3, r3
 800308a:	4982      	ldr	r1, [pc, #520]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 800308c:	4013      	ands	r3, r2
 800308e:	608b      	str	r3, [r1, #8]
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
  __disable_irq();
#endif
  /* Discharging sampling capacitor and CTouch */
#if (TSLPRM_USE_GPIOA)
  GPIOA->ODR &= (uint32_t)(~(TSL_BankSampleConf[4] | TSL_BankChannelConf[4]));
 8003090:	4b83      	ldr	r3, [pc, #524]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 8003092:	695a      	ldr	r2, [r3, #20]
 8003094:	4b80      	ldr	r3, [pc, #512]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 8003096:	6919      	ldr	r1, [r3, #16]
 8003098:	4b80      	ldr	r3, [pc, #512]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	430b      	orrs	r3, r1
 800309e:	43db      	mvns	r3, r3
 80030a0:	497f      	ldr	r1, [pc, #508]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	614b      	str	r3, [r1, #20]
  GPIOA->MODER = (GPIOA->MODER & (uint32_t)(~(TSL_BankSampleConf[2] | TSL_BankChannelConf[2]))) | (TSL_BankSampleConf[3] | TSL_BankChannelConf[3]);
 80030a6:	4b7e      	ldr	r3, [pc, #504]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	4b7b      	ldr	r3, [pc, #492]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80030ac:	6899      	ldr	r1, [r3, #8]
 80030ae:	4b7b      	ldr	r3, [pc, #492]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	430b      	orrs	r3, r1
 80030b4:	43db      	mvns	r3, r3
 80030b6:	401a      	ands	r2, r3
 80030b8:	4b77      	ldr	r3, [pc, #476]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80030ba:	68d9      	ldr	r1, [r3, #12]
 80030bc:	4b77      	ldr	r3, [pc, #476]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	430b      	orrs	r3, r1
 80030c2:	4977      	ldr	r1, [pc, #476]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOB)
  GPIOB->ODR &= (uint32_t)(~(TSL_BankSampleConf[7] | TSL_BankChannelConf[7]));
 80030c8:	4b76      	ldr	r3, [pc, #472]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	4b72      	ldr	r3, [pc, #456]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80030ce:	69d9      	ldr	r1, [r3, #28]
 80030d0:	4b72      	ldr	r3, [pc, #456]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	430b      	orrs	r3, r1
 80030d6:	43db      	mvns	r3, r3
 80030d8:	4972      	ldr	r1, [pc, #456]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80030da:	4013      	ands	r3, r2
 80030dc:	614b      	str	r3, [r1, #20]
  GPIOB->MODER = (GPIOB->MODER & (uint32_t)(~(TSL_BankSampleConf[5] | TSL_BankChannelConf[5]))) | (TSL_BankSampleConf[6] | TSL_BankChannelConf[6]);
 80030de:	4b71      	ldr	r3, [pc, #452]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	4b6d      	ldr	r3, [pc, #436]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80030e4:	6959      	ldr	r1, [r3, #20]
 80030e6:	4b6d      	ldr	r3, [pc, #436]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	430b      	orrs	r3, r1
 80030ec:	43db      	mvns	r3, r3
 80030ee:	401a      	ands	r2, r3
 80030f0:	4b69      	ldr	r3, [pc, #420]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80030f2:	6999      	ldr	r1, [r3, #24]
 80030f4:	4b69      	ldr	r3, [pc, #420]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	430b      	orrs	r3, r1
 80030fa:	496a      	ldr	r1, [pc, #424]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOC)
  GPIOC->ODR &= (uint32_t)(~(TSL_BankSampleConf[10] | TSL_BankChannelConf[10]));
 8003100:	4b69      	ldr	r3, [pc, #420]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 8003102:	695a      	ldr	r2, [r3, #20]
 8003104:	4b64      	ldr	r3, [pc, #400]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 8003106:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003108:	4b64      	ldr	r3, [pc, #400]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800310a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310c:	430b      	orrs	r3, r1
 800310e:	43db      	mvns	r3, r3
 8003110:	4965      	ldr	r1, [pc, #404]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 8003112:	4013      	ands	r3, r2
 8003114:	614b      	str	r3, [r1, #20]
  GPIOC->MODER = (GPIOC->MODER & (uint32_t)(~(TSL_BankSampleConf[8] | TSL_BankChannelConf[8]))) | (TSL_BankSampleConf[9] | TSL_BankChannelConf[9]);
 8003116:	4b64      	ldr	r3, [pc, #400]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	4b5f      	ldr	r3, [pc, #380]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 800311c:	6a19      	ldr	r1, [r3, #32]
 800311e:	4b5f      	ldr	r3, [pc, #380]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	430b      	orrs	r3, r1
 8003124:	43db      	mvns	r3, r3
 8003126:	401a      	ands	r2, r3
 8003128:	4b5b      	ldr	r3, [pc, #364]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 800312a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800312c:	4b5b      	ldr	r3, [pc, #364]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800312e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003130:	430b      	orrs	r3, r1
 8003132:	495d      	ldr	r1, [pc, #372]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
  __enable_irq();
#endif

  /* Wait a while for a good discharging of all capacitors */  
  SoftDelay(50); // ~14s with fHCLK = 32MHz
 8003138:	2032      	movs	r0, #50	; 0x32
 800313a:	f000 fa8b 	bl	8003654 <SoftDelay>
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
  __disable_irq();
#endif
  /* All IO in input floating */
#if (TSLPRM_USE_GPIOA)
  GPIOA->MODER &= (uint32_t)(~(TSL_BankSampleConf[2] | TSL_BankChannelConf[2]));
 800313e:	4b58      	ldr	r3, [pc, #352]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	4b55      	ldr	r3, [pc, #340]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 8003144:	6899      	ldr	r1, [r3, #8]
 8003146:	4b55      	ldr	r3, [pc, #340]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	430b      	orrs	r3, r1
 800314c:	43db      	mvns	r3, r3
 800314e:	4954      	ldr	r1, [pc, #336]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 8003150:	4013      	ands	r3, r2
 8003152:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOB)
  GPIOB->MODER &= (uint32_t)(~(TSL_BankSampleConf[5] | TSL_BankChannelConf[5]));
 8003154:	4b53      	ldr	r3, [pc, #332]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b4f      	ldr	r3, [pc, #316]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 800315a:	6959      	ldr	r1, [r3, #20]
 800315c:	4b4f      	ldr	r3, [pc, #316]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	430b      	orrs	r3, r1
 8003162:	43db      	mvns	r3, r3
 8003164:	494f      	ldr	r1, [pc, #316]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 8003166:	4013      	ands	r3, r2
 8003168:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOC)
  GPIOC->MODER &= (uint32_t)(~(TSL_BankSampleConf[8] | TSL_BankChannelConf[8]));
 800316a:	4b4f      	ldr	r3, [pc, #316]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 8003170:	6a19      	ldr	r1, [r3, #32]
 8003172:	4b4a      	ldr	r3, [pc, #296]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	430b      	orrs	r3, r1
 8003178:	43db      	mvns	r3, r3
 800317a:	494b      	ldr	r1, [pc, #300]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 800317c:	4013      	ands	r3, r2
 800317e:	600b      	str	r3, [r1, #0]
  GPIOG->MODER &= (uint32_t)(~(TSL_BankSampleConf[14] | TSL_BankChannelConf[14]));
#endif

  /* set the IO to Vdd (io in push-pull HIGH when in output mode) */
#if (TSLPRM_USE_GPIOA)
  GPIOA->ODR |= (TSL_BankSampleConf[4] | TSL_BankChannelConf[4]); /* HIGH level */
 8003180:	4b47      	ldr	r3, [pc, #284]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 8003182:	695a      	ldr	r2, [r3, #20]
 8003184:	4b44      	ldr	r3, [pc, #272]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 8003186:	6919      	ldr	r1, [r3, #16]
 8003188:	4b44      	ldr	r3, [pc, #272]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	430b      	orrs	r3, r1
 800318e:	4944      	ldr	r1, [pc, #272]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 8003190:	4313      	orrs	r3, r2
 8003192:	614b      	str	r3, [r1, #20]
#endif
#if (TSLPRM_USE_GPIOB)
  GPIOB->ODR |= (TSL_BankSampleConf[7] | TSL_BankChannelConf[7]); /* HIGH level */
 8003194:	4b43      	ldr	r3, [pc, #268]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 8003196:	695a      	ldr	r2, [r3, #20]
 8003198:	4b3f      	ldr	r3, [pc, #252]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 800319a:	69d9      	ldr	r1, [r3, #28]
 800319c:	4b3f      	ldr	r3, [pc, #252]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	4940      	ldr	r1, [pc, #256]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	614b      	str	r3, [r1, #20]
#endif
#if (TSLPRM_USE_GPIOC)
  GPIOC->ODR |= (TSL_BankSampleConf[10] | TSL_BankChannelConf[10]); /* HIGH level */
 80031a8:	4b3f      	ldr	r3, [pc, #252]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 80031aa:	695a      	ldr	r2, [r3, #20]
 80031ac:	4b3a      	ldr	r3, [pc, #232]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80031ae:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80031b0:	4b3a      	ldr	r3, [pc, #232]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	430b      	orrs	r3, r1
 80031b6:	493c      	ldr	r1, [pc, #240]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	614b      	str	r3, [r1, #20]
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
  __enable_irq();
#endif

  /* Close the sampling capacitor analog switch */
  RI->ASCR1 |= (TSL_BankSampleConf[0]);
 80031bc:	4b35      	ldr	r3, [pc, #212]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	4b35      	ldr	r3, [pc, #212]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4933      	ldr	r1, [pc, #204]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	604b      	str	r3, [r1, #4]
  RI->ASCR2 |= (TSL_BankSampleConf[1]);
 80031ca:	4b32      	ldr	r3, [pc, #200]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	4b32      	ldr	r3, [pc, #200]	; (8003298 <TSL_acq_BankStartAcq+0x268>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	4930      	ldr	r1, [pc, #192]	; (8003294 <TSL_acq_BankStartAcq+0x264>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	608b      	str	r3, [r1, #8]
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
    __disable_irq();
#endif
    /* Charging Ctouch by connecting the IO to Vdd (io in push-pull HIGH) */
#if (TSLPRM_USE_GPIOA)
    GPIOA->MODER |= (TSL_BankChannelConf[3]); /* Output push pull config */
 80031d8:	4b31      	ldr	r3, [pc, #196]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	4b2f      	ldr	r3, [pc, #188]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	492f      	ldr	r1, [pc, #188]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOB)
    GPIOB->MODER |= (TSL_BankChannelConf[6]); /* Output push pull config */
 80031e6:	4b2f      	ldr	r3, [pc, #188]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	4b2c      	ldr	r3, [pc, #176]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	492d      	ldr	r1, [pc, #180]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOC)
    GPIOC->MODER |= (TSL_BankChannelConf[9]); /* Output push pull config */
 80031f4:	4b2c      	ldr	r3, [pc, #176]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b28      	ldr	r3, [pc, #160]	; (800329c <TSL_acq_BankStartAcq+0x26c>)
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	492a      	ldr	r1, [pc, #168]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	600b      	str	r3, [r1, #0]
    __enable_irq();
#endif

    /* Wait a while for a good charging (programmable delay) */
#if ( TSLPRM_DELAY_TRANSFER > 0 )    
    SoftDelay(TSLPRM_DELAY_TRANSFER);
 8003202:	2001      	movs	r0, #1
 8003204:	f000 fa26 	bl	8003654 <SoftDelay>
#endif

    /* Spread Spectrum */
#if (TSLPRM_USE_SPREAD_SPECTRUM > 0)
    SwSpreadSpectrum();
 8003208:	f000 fa3c 	bl	8003684 <SwSpreadSpectrum>
#endif
    
    /* test GPIOx->IDR bit + group configuration for each channel */

#if (TSLPRM_USE_GPIOA)
    TSL_GPIOA_IDR = GPIOA->IDR;
 800320c:	4b24      	ldr	r3, [pc, #144]	; (80032a0 <TSL_acq_BankStartAcq+0x270>)
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	817b      	strh	r3, [r7, #10]
    if ((TSL_GPIOA_IDR & GPIOA_IDR_Mask) != 0)
 8003212:	897a      	ldrh	r2, [r7, #10]
 8003214:	4b25      	ldr	r3, [pc, #148]	; (80032ac <TSL_acq_BankStartAcq+0x27c>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4013      	ands	r3, r2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <TSL_acq_BankStartAcq+0x202>
    {
      Check_Input = 1;
 800321e:	2301      	movs	r3, #1
 8003220:	77bb      	strb	r3, [r7, #30]
      GPIOA_IDR_Mask &= (uint32_t)(~TSL_GPIOA_IDR);
 8003222:	897b      	ldrh	r3, [r7, #10]
 8003224:	43db      	mvns	r3, r3
 8003226:	461a      	mov	r2, r3
 8003228:	4b20      	ldr	r3, [pc, #128]	; (80032ac <TSL_acq_BankStartAcq+0x27c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4013      	ands	r3, r2
 800322e:	4a1f      	ldr	r2, [pc, #124]	; (80032ac <TSL_acq_BankStartAcq+0x27c>)
 8003230:	6013      	str	r3, [r2, #0]
    }
#endif

#if (TSLPRM_USE_GPIOB)
    TSL_GPIOB_IDR = GPIOB->IDR;
 8003232:	4b1c      	ldr	r3, [pc, #112]	; (80032a4 <TSL_acq_BankStartAcq+0x274>)
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	813b      	strh	r3, [r7, #8]
    if ((TSL_GPIOB_IDR & GPIOB_IDR_Mask) != 0)
 8003238:	893a      	ldrh	r2, [r7, #8]
 800323a:	4b1d      	ldr	r3, [pc, #116]	; (80032b0 <TSL_acq_BankStartAcq+0x280>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d009      	beq.n	8003258 <TSL_acq_BankStartAcq+0x228>
    {
      Check_Input = (1 << 1);
 8003244:	2302      	movs	r3, #2
 8003246:	77bb      	strb	r3, [r7, #30]
      GPIOB_IDR_Mask &= (uint32_t)(~TSL_GPIOB_IDR);
 8003248:	893b      	ldrh	r3, [r7, #8]
 800324a:	43db      	mvns	r3, r3
 800324c:	461a      	mov	r2, r3
 800324e:	4b18      	ldr	r3, [pc, #96]	; (80032b0 <TSL_acq_BankStartAcq+0x280>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4013      	ands	r3, r2
 8003254:	4a16      	ldr	r2, [pc, #88]	; (80032b0 <TSL_acq_BankStartAcq+0x280>)
 8003256:	6013      	str	r3, [r2, #0]
    }
#endif

#if (TSLPRM_USE_GPIOC)
    TSL_GPIOC_IDR = GPIOC->IDR;
 8003258:	4b13      	ldr	r3, [pc, #76]	; (80032a8 <TSL_acq_BankStartAcq+0x278>)
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	80fb      	strh	r3, [r7, #6]
    if ((TSL_GPIOC_IDR & GPIOC_IDR_Mask) != 0)
 800325e:	88fa      	ldrh	r2, [r7, #6]
 8003260:	4b14      	ldr	r3, [pc, #80]	; (80032b4 <TSL_acq_BankStartAcq+0x284>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4013      	ands	r3, r2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d009      	beq.n	800327e <TSL_acq_BankStartAcq+0x24e>
    {
      Check_Input = (1 << 2);
 800326a:	2304      	movs	r3, #4
 800326c:	77bb      	strb	r3, [r7, #30]
      GPIOC_IDR_Mask &= (uint32_t)(~TSL_GPIOC_IDR);
 800326e:	88fb      	ldrh	r3, [r7, #6]
 8003270:	43db      	mvns	r3, r3
 8003272:	461a      	mov	r2, r3
 8003274:	4b0f      	ldr	r3, [pc, #60]	; (80032b4 <TSL_acq_BankStartAcq+0x284>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4013      	ands	r3, r2
 800327a:	4a0e      	ldr	r2, [pc, #56]	; (80032b4 <TSL_acq_BankStartAcq+0x284>)
 800327c:	6013      	str	r3, [r2, #0]
      GPIOG_IDR_Mask &= (uint32_t)(~TSL_GPIOG_IDR);
    }
#endif


    if (Check_Input)
 800327e:	7fbb      	ldrb	r3, [r7, #30]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d07e      	beq.n	8003382 <TSL_acq_BankStartAcq+0x352>
    {
      p_chSrc = bank->p_chSrc;
 8003284:	4b0c      	ldr	r3, [pc, #48]	; (80032b8 <TSL_acq_BankStartAcq+0x288>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	623b      	str	r3, [r7, #32]
      for (idx_ch = 0; idx_ch < NumberOfChannels; idx_ch++)
 800328c:	2300      	movs	r3, #0
 800328e:	e015      	b.n	80032bc <TSL_acq_BankStartAcq+0x28c>
 8003290:	20000264 	.word	0x20000264
 8003294:	40007c04 	.word	0x40007c04
 8003298:	200001f4 	.word	0x200001f4
 800329c:	200001ac 	.word	0x200001ac
 80032a0:	40020000 	.word	0x40020000
 80032a4:	40020400 	.word	0x40020400
 80032a8:	40020800 	.word	0x40020800
 80032ac:	200000b4 	.word	0x200000b4
 80032b0:	200000b8 	.word	0x200000b8
 80032b4:	200000bc 	.word	0x200000bc
 80032b8:	200001f0 	.word	0x200001f0
 80032bc:	77fb      	strb	r3, [r7, #31]
 80032be:	e05a      	b.n	8003376 <TSL_acq_BankStartAcq+0x346>
      {
        GroupToCheckMask = (1 << (p_chSrc->IdxSrc));
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	461a      	mov	r2, r3
 80032c6:	2301      	movs	r3, #1
 80032c8:	4093      	lsls	r3, r2
 80032ca:	827b      	strh	r3, [r7, #18]
        if ((GroupToCheck & GroupToCheckMask) == (GroupToCheckMask))
 80032cc:	4ba1      	ldr	r3, [pc, #644]	; (8003554 <TSL_acq_BankStartAcq+0x524>)
 80032ce:	881a      	ldrh	r2, [r3, #0]
 80032d0:	8a7b      	ldrh	r3, [r7, #18]
 80032d2:	4013      	ands	r3, r2
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	8a7a      	ldrh	r2, [r7, #18]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d146      	bne.n	800336a <TSL_acq_BankStartAcq+0x33a>
        {
          GPIO_IDR_Mask = (1 << TSL_CHANNEL_IO(p_chSrc->t_sample));
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	785b      	ldrb	r3, [r3, #1]
 80032e0:	f003 030f 	and.w	r3, r3, #15
 80032e4:	2201      	movs	r2, #1
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	60fb      	str	r3, [r7, #12]

          switch (TSL_CHANNEL_PORT(p_chSrc->t_sample))
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	785b      	ldrb	r3, [r3, #1]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d00c      	beq.n	8003312 <TSL_acq_BankStartAcq+0x2e2>
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	dc0d      	bgt.n	8003318 <TSL_acq_BankStartAcq+0x2e8>
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <TSL_acq_BankStartAcq+0x2d6>
 8003300:	2b01      	cmp	r3, #1
 8003302:	d003      	beq.n	800330c <TSL_acq_BankStartAcq+0x2dc>
            case 5: GPIO_IDR = TSL_GPIOF_IDR; break;
#endif
#if (TSLPRM_USE_GPIOG)
            case 6: GPIO_IDR = TSL_GPIOG_IDR; break;
#endif
            default: break;
 8003304:	e008      	b.n	8003318 <TSL_acq_BankStartAcq+0x2e8>
            case 0: GPIO_IDR = TSL_GPIOA_IDR; break;
 8003306:	897b      	ldrh	r3, [r7, #10]
 8003308:	83bb      	strh	r3, [r7, #28]
 800330a:	e006      	b.n	800331a <TSL_acq_BankStartAcq+0x2ea>
            case 1: GPIO_IDR = TSL_GPIOB_IDR; break;
 800330c:	893b      	ldrh	r3, [r7, #8]
 800330e:	83bb      	strh	r3, [r7, #28]
 8003310:	e003      	b.n	800331a <TSL_acq_BankStartAcq+0x2ea>
            case 2: GPIO_IDR = TSL_GPIOC_IDR; break;
 8003312:	88fb      	ldrh	r3, [r7, #6]
 8003314:	83bb      	strh	r3, [r7, #28]
 8003316:	e000      	b.n	800331a <TSL_acq_BankStartAcq+0x2ea>
            default: break;
 8003318:	bf00      	nop
          }

          if ((GPIO_IDR & GPIO_IDR_Mask) == GPIO_IDR_Mask)
 800331a:	8bba      	ldrh	r2, [r7, #28]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	4013      	ands	r3, r2
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	429a      	cmp	r2, r3
 8003324:	d121      	bne.n	800336a <TSL_acq_BankStartAcq+0x33a>
          {
            tab_MeasurementCounter[p_chSrc->IdxSrc] = MeasurementCounter;
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	4619      	mov	r1, r3
 800332c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800332e:	4a8a      	ldr	r2, [pc, #552]	; (8003558 <TSL_acq_BankStartAcq+0x528>)
 8003330:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
            GroupToCheck &= (uint32_t)(~(1 << (p_chSrc->IdxSrc)));
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	461a      	mov	r2, r3
 800333a:	2301      	movs	r3, #1
 800333c:	4093      	lsls	r3, r2
 800333e:	b29b      	uxth	r3, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	b29a      	uxth	r2, r3
 8003344:	4b83      	ldr	r3, [pc, #524]	; (8003554 <TSL_acq_BankStartAcq+0x524>)
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	4013      	ands	r3, r2
 800334a:	b29a      	uxth	r2, r3
 800334c:	4b81      	ldr	r3, [pc, #516]	; (8003554 <TSL_acq_BankStartAcq+0x524>)
 800334e:	801a      	strh	r2, [r3, #0]
            Check_Input &= (uint32_t)(~(1 << TSL_CHANNEL_PORT(p_chSrc->t_sample)));
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	785b      	ldrb	r3, [r3, #1]
 8003354:	091b      	lsrs	r3, r3, #4
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	2301      	movs	r3, #1
 800335c:	4093      	lsls	r3, r2
 800335e:	b2db      	uxtb	r3, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	b2da      	uxtb	r2, r3
 8003364:	7fbb      	ldrb	r3, [r7, #30]
 8003366:	4013      	ands	r3, r2
 8003368:	77bb      	strb	r3, [r7, #30]
          }
        }
        p_chSrc++;
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	3303      	adds	r3, #3
 800336e:	623b      	str	r3, [r7, #32]
      for (idx_ch = 0; idx_ch < NumberOfChannels; idx_ch++)
 8003370:	7ffb      	ldrb	r3, [r7, #31]
 8003372:	3301      	adds	r3, #1
 8003374:	77fb      	strb	r3, [r7, #31]
 8003376:	7ffb      	ldrb	r3, [r7, #31]
 8003378:	b29a      	uxth	r2, r3
 800337a:	4b78      	ldr	r3, [pc, #480]	; (800355c <TSL_acq_BankStartAcq+0x52c>)
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d39e      	bcc.n	80032c0 <TSL_acq_BankStartAcq+0x290>
      }
    }

    MeasurementCounter++;
 8003382:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003384:	3301      	adds	r3, #1
 8003386:	84bb      	strh	r3, [r7, #36]	; 0x24
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
    __disable_irq();
#endif
    /* Configure All channels in input floating */
#if (TSLPRM_USE_GPIOA)
    GPIOA->MODER &= (uint32_t)(~(TSL_BankChannelConf[2]));
 8003388:	4b75      	ldr	r3, [pc, #468]	; (8003560 <TSL_acq_BankStartAcq+0x530>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	4b75      	ldr	r3, [pc, #468]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	43db      	mvns	r3, r3
 8003392:	4973      	ldr	r1, [pc, #460]	; (8003560 <TSL_acq_BankStartAcq+0x530>)
 8003394:	4013      	ands	r3, r2
 8003396:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOB)
    GPIOB->MODER &= (uint32_t)(~(TSL_BankChannelConf[5]));
 8003398:	4b73      	ldr	r3, [pc, #460]	; (8003568 <TSL_acq_BankStartAcq+0x538>)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	4b71      	ldr	r3, [pc, #452]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 800339e:	695b      	ldr	r3, [r3, #20]
 80033a0:	43db      	mvns	r3, r3
 80033a2:	4971      	ldr	r1, [pc, #452]	; (8003568 <TSL_acq_BankStartAcq+0x538>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	600b      	str	r3, [r1, #0]
#endif
#if (TSLPRM_USE_GPIOC)
    GPIOC->MODER &= (uint32_t)(~(TSL_BankChannelConf[8]));
 80033a8:	4b70      	ldr	r3, [pc, #448]	; (800356c <TSL_acq_BankStartAcq+0x53c>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	4b6d      	ldr	r3, [pc, #436]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	496e      	ldr	r1, [pc, #440]	; (800356c <TSL_acq_BankStartAcq+0x53c>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	600b      	str	r3, [r1, #0]
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
    __enable_irq();
#endif

    /* Charging the Csense cap with connecting it to Ctouch by closing the analog switch */
    RI->ASCR1 |= (TSL_BankChannelConf[0]);
 80033b8:	4b6d      	ldr	r3, [pc, #436]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	4b69      	ldr	r3, [pc, #420]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	496b      	ldr	r1, [pc, #428]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	604b      	str	r3, [r1, #4]
    RI->ASCR2 |= (TSL_BankChannelConf[1]);
 80033c6:	4b6a      	ldr	r3, [pc, #424]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	4b66      	ldr	r3, [pc, #408]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4968      	ldr	r1, [pc, #416]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	608b      	str	r3, [r1, #8]

    /* Wait a while for a good charge transfering (programmable delay) */
#if ( TSLPRM_DELAY_TRANSFER > 0 )    
    SoftDelay(TSLPRM_DELAY_TRANSFER);
 80033d4:	2001      	movs	r0, #1
 80033d6:	f000 f93d 	bl	8003654 <SoftDelay>
#endif
    
    RI->ASCR1 &= (uint32_t)(~(TSL_BankChannelConf[0]));
 80033da:	4b65      	ldr	r3, [pc, #404]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	4b61      	ldr	r3, [pc, #388]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	4962      	ldr	r1, [pc, #392]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	604b      	str	r3, [r1, #4]
    RI->ASCR2 &= (uint32_t)(~(TSL_BankChannelConf[1]));
 80033ea:	4b61      	ldr	r3, [pc, #388]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	4b5d      	ldr	r3, [pc, #372]	; (8003564 <TSL_acq_BankStartAcq+0x534>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	495e      	ldr	r1, [pc, #376]	; (8003570 <TSL_acq_BankStartAcq+0x540>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]

    /*it's better to implement this like that because it's much more faster than to put this test in the "while test" below */
    if (MeasurementCounter > TSL_Params.AcqMax)
 80033fa:	4b5e      	ldr	r3, [pc, #376]	; (8003574 <TSL_acq_BankStartAcq+0x544>)
 80033fc:	885b      	ldrh	r3, [r3, #2]
 80033fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003400:	429a      	cmp	r2, r3
 8003402:	d906      	bls.n	8003412 <TSL_acq_BankStartAcq+0x3e2>
    {
      TSL_acq_GroupDone(GroupToCheck);
 8003404:	4b53      	ldr	r3, [pc, #332]	; (8003554 <TSL_acq_BankStartAcq+0x524>)
 8003406:	881b      	ldrh	r3, [r3, #0]
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff fde5 	bl	8002fd8 <TSL_acq_GroupDone>
      __NOP();
 800340e:	bf00      	nop
      break;
 8003410:	e004      	b.n	800341c <TSL_acq_BankStartAcq+0x3ec>
    }

  }
  while (GroupToCheck != 0);
 8003412:	4b50      	ldr	r3, [pc, #320]	; (8003554 <TSL_acq_BankStartAcq+0x524>)
 8003414:	881b      	ldrh	r3, [r3, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	f47f aede 	bne.w	80031d8 <TSL_acq_BankStartAcq+0x1a8>
  __disable_irq();
#endif
  //====================
  // All GPIOs in PP Low
  //====================
  for (BankIndex = 0; BankIndex < NumberOfBanks; BankIndex++)
 800341c:	2300      	movs	r3, #0
 800341e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003422:	e08b      	b.n	800353c <TSL_acq_BankStartAcq+0x50c>
  {
    LocalBank = &(TSL_Globals.Bank_Array[BankIndex]);
 8003424:	4b54      	ldr	r3, [pc, #336]	; (8003578 <TSL_acq_BankStartAcq+0x548>)
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	4413      	add	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
    p_chSrc = LocalBank->p_chSrc;
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	623b      	str	r3, [r7, #32]
    TSL_GPIO_BR_Config(LocalBank->shield_channel);
    TSL_GPIO_MODER_OUT_Config(LocalBank->shield_sample);
    TSL_GPIO_MODER_OUT_Config(LocalBank->shield_channel);
#endif

    LocalNumberOfChannels = LocalBank->NbChannels;
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	899b      	ldrh	r3, [r3, #12]
 800343c:	82bb      	strh	r3, [r7, #20]

    for (idx_ch = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	77fb      	strb	r3, [r7, #31]
 8003442:	e071      	b.n	8003528 <TSL_acq_BankStartAcq+0x4f8>
         idx_ch < LocalNumberOfChannels;
         idx_ch++)
    {
      TSL_GPIO_BR_Config(p_chSrc->t_sample);
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	785b      	ldrb	r3, [r3, #1]
 8003448:	f003 030f 	and.w	r3, r3, #15
 800344c:	3310      	adds	r3, #16
 800344e:	2201      	movs	r2, #1
 8003450:	409a      	lsls	r2, r3
 8003452:	6a3b      	ldr	r3, [r7, #32]
 8003454:	785b      	ldrb	r3, [r3, #1]
 8003456:	091b      	lsrs	r3, r3, #4
 8003458:	b2db      	uxtb	r3, r3
 800345a:	4619      	mov	r1, r3
 800345c:	4b47      	ldr	r3, [pc, #284]	; (800357c <TSL_acq_BankStartAcq+0x54c>)
 800345e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003462:	619a      	str	r2, [r3, #24]
      TSL_GPIO_BR_Config(p_chSrc->t_channel);
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	789b      	ldrb	r3, [r3, #2]
 8003468:	f003 030f 	and.w	r3, r3, #15
 800346c:	3310      	adds	r3, #16
 800346e:	2201      	movs	r2, #1
 8003470:	409a      	lsls	r2, r3
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	789b      	ldrb	r3, [r3, #2]
 8003476:	091b      	lsrs	r3, r3, #4
 8003478:	b2db      	uxtb	r3, r3
 800347a:	4619      	mov	r1, r3
 800347c:	4b3f      	ldr	r3, [pc, #252]	; (800357c <TSL_acq_BankStartAcq+0x54c>)
 800347e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003482:	619a      	str	r2, [r3, #24]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_sample);
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	785b      	ldrb	r3, [r3, #1]
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	b2db      	uxtb	r3, r3
 800348c:	461a      	mov	r2, r3
 800348e:	4b3b      	ldr	r3, [pc, #236]	; (800357c <TSL_acq_BankStartAcq+0x54c>)
 8003490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6a3a      	ldr	r2, [r7, #32]
 8003498:	7852      	ldrb	r2, [r2, #1]
 800349a:	f002 020f 	and.w	r2, r2, #15
 800349e:	0052      	lsls	r2, r2, #1
 80034a0:	2103      	movs	r1, #3
 80034a2:	fa01 f202 	lsl.w	r2, r1, r2
 80034a6:	43d2      	mvns	r2, r2
 80034a8:	401a      	ands	r2, r3
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	785b      	ldrb	r3, [r3, #1]
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	2101      	movs	r1, #1
 80034b6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ba:	4619      	mov	r1, r3
 80034bc:	6a3b      	ldr	r3, [r7, #32]
 80034be:	785b      	ldrb	r3, [r3, #1]
 80034c0:	091b      	lsrs	r3, r3, #4
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	4618      	mov	r0, r3
 80034c6:	4b2d      	ldr	r3, [pc, #180]	; (800357c <TSL_acq_BankStartAcq+0x54c>)
 80034c8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	601a      	str	r2, [r3, #0]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_channel);
 80034d0:	6a3b      	ldr	r3, [r7, #32]
 80034d2:	789b      	ldrb	r3, [r3, #2]
 80034d4:	091b      	lsrs	r3, r3, #4
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	4b28      	ldr	r3, [pc, #160]	; (800357c <TSL_acq_BankStartAcq+0x54c>)
 80034dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6a3a      	ldr	r2, [r7, #32]
 80034e4:	7892      	ldrb	r2, [r2, #2]
 80034e6:	f002 020f 	and.w	r2, r2, #15
 80034ea:	0052      	lsls	r2, r2, #1
 80034ec:	2103      	movs	r1, #3
 80034ee:	fa01 f202 	lsl.w	r2, r1, r2
 80034f2:	43d2      	mvns	r2, r2
 80034f4:	401a      	ands	r2, r3
 80034f6:	6a3b      	ldr	r3, [r7, #32]
 80034f8:	789b      	ldrb	r3, [r3, #2]
 80034fa:	f003 030f 	and.w	r3, r3, #15
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	2101      	movs	r1, #1
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	4619      	mov	r1, r3
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	789b      	ldrb	r3, [r3, #2]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	b2db      	uxtb	r3, r3
 8003510:	4618      	mov	r0, r3
 8003512:	4b1a      	ldr	r3, [pc, #104]	; (800357c <TSL_acq_BankStartAcq+0x54c>)
 8003514:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8003518:	430a      	orrs	r2, r1
 800351a:	601a      	str	r2, [r3, #0]

      p_chSrc++;
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	3303      	adds	r3, #3
 8003520:	623b      	str	r3, [r7, #32]
         idx_ch++)
 8003522:	7ffb      	ldrb	r3, [r7, #31]
 8003524:	3301      	adds	r3, #1
 8003526:	77fb      	strb	r3, [r7, #31]
         idx_ch < LocalNumberOfChannels;
 8003528:	7ffb      	ldrb	r3, [r7, #31]
 800352a:	b29b      	uxth	r3, r3
    for (idx_ch = 0;
 800352c:	8aba      	ldrh	r2, [r7, #20]
 800352e:	429a      	cmp	r2, r3
 8003530:	d888      	bhi.n	8003444 <TSL_acq_BankStartAcq+0x414>
  for (BankIndex = 0; BankIndex < NumberOfBanks; BankIndex++)
 8003532:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003536:	3301      	adds	r3, #1
 8003538:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800353c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003540:	b29b      	uxth	r3, r3
 8003542:	8afa      	ldrh	r2, [r7, #22]
 8003544:	429a      	cmp	r2, r3
 8003546:	f63f af6d 	bhi.w	8003424 <TSL_acq_BankStartAcq+0x3f4>
#if (TSLPRM_PROTECT_IO_ACCESS > 0)
  __enable_irq();
#endif


}
 800354a:	bf00      	nop
 800354c:	bf00      	nop
 800354e:	3728      	adds	r7, #40	; 0x28
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	200000b0 	.word	0x200000b0
 8003558:	20000238 	.word	0x20000238
 800355c:	200000ae 	.word	0x200000ae
 8003560:	40020000 	.word	0x40020000
 8003564:	200001ac 	.word	0x200001ac
 8003568:	40020400 	.word	0x40020400
 800356c:	40020800 	.word	0x40020800
 8003570:	40007c04 	.word	0x40007c04
 8003574:	20000080 	.word	0x20000080
 8003578:	20000264 	.word	0x20000264
 800357c:	2000002c 	.word	0x2000002c

08003580 <TSL_acq_BankWaitEOC>:
  * @brief Wait end of acquisition
  * @param None
  * @retval status
  */
TSL_Status_enum_T TSL_acq_BankWaitEOC(void)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 8003586:	2301      	movs	r3, #1
 8003588:	71fb      	strb	r3, [r7, #7]
  retval = TSL_STATUS_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	71fb      	strb	r3, [r7, #7]
  return retval;
 800358e:	79fb      	ldrb	r3, [r7, #7]
}
 8003590:	4618      	mov	r0, r3
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr
	...

0800359c <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	71fb      	strb	r3, [r7, #7]
  return(tab_MeasurementCounter[index]);
 80035a6:	79fb      	ldrb	r3, [r7, #7]
 80035a8:	4a04      	ldr	r2, [pc, #16]	; (80035bc <TSL_acq_GetMeas+0x20>)
 80035aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ae:	b29b      	uxth	r3, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	20000238 	.word	0x20000238

080035c0 <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr

080035ce <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 80035d6:	2301      	movs	r3, #1
}
 80035d8:	4618      	mov	r0, r3
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr

080035e2 <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	4603      	mov	r3, r0
 80035ea:	460a      	mov	r2, r1
 80035ec:	80fb      	strh	r3, [r7, #6]
 80035ee:	4613      	mov	r3, r2
 80035f0:	80bb      	strh	r3, [r7, #4]
  return((TSL_tDelta_T)(ref - meas));
 80035f2:	88fa      	ldrh	r2, [r7, #6]
 80035f4:	88bb      	ldrh	r3, [r7, #4]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	b21b      	sxth	r3, r3
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr

08003606 <TSL_acq_ComputeMeas>:
  * @param[in] ref Reference value
  * @param[in] delta Delta value
  * @retval Measurement value
  */
TSL_tMeas_T TSL_acq_ComputeMeas(TSL_tRef_T ref, TSL_tDelta_T delta)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	4603      	mov	r3, r0
 800360e:	460a      	mov	r2, r1
 8003610:	80fb      	strh	r3, [r7, #6]
 8003612:	4613      	mov	r3, r2
 8003614:	80bb      	strh	r3, [r7, #4]
  return((TSL_tMeas_T)(ref - delta));
 8003616:	88bb      	ldrh	r3, [r7, #4]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	b29b      	uxth	r3, r3
}
 800361e:	4618      	mov	r0, r3
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr

08003628 <TSL_acq_TestReferenceOutOfRange>:
  * @brief Test if the Reference is incorrect (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if the Reference is out of range
  */
TSL_Bool_enum_T TSL_acq_TestReferenceOutOfRange(TSL_ChannelData_T *pCh)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  return TSL_FALSE;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr

0800363c <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]
  return TSL_TRUE;
 8003648:	2301      	movs	r3, #1
}
 800364a:	4618      	mov	r0, r3
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr

08003654 <SoftDelay>:
  * @brief  Software delay (private routine)
  * @param  val Wait delay
  * With fHCLK = 32MHz: 1 = ~1s, 50 = ~14s, 100 = ~25s, 200 = ~50s
  * @retval None
  */
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	80fb      	strh	r3, [r7, #6]
  __IO uint16_t idx;
  for (idx = val; idx > 0; idx--)
 800365e:	88fb      	ldrh	r3, [r7, #6]
 8003660:	81fb      	strh	r3, [r7, #14]
 8003662:	e004      	b.n	800366e <SoftDelay+0x1a>
 8003664:	89fb      	ldrh	r3, [r7, #14]
 8003666:	b29b      	uxth	r3, r3
 8003668:	3b01      	subs	r3, #1
 800366a:	b29b      	uxth	r3, r3
 800366c:	81fb      	strh	r3, [r7, #14]
 800366e:	89fb      	ldrh	r3, [r7, #14]
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f6      	bne.n	8003664 <SoftDelay+0x10>
  {}
}
 8003676:	bf00      	nop
 8003678:	bf00      	nop
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr
	...

08003684 <SwSpreadSpectrum>:
/**
  * @brief  Spread Spectrum using a variable software delay.
  * @param  None
  * @retval None
  */
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
  volatile uint8_t idx;

  SpreadCounter++;
 800368a:	4b0f      	ldr	r3, [pc, #60]	; (80036c8 <SwSpreadSpectrum+0x44>)
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	3301      	adds	r3, #1
 8003690:	b2da      	uxtb	r2, r3
 8003692:	4b0d      	ldr	r3, [pc, #52]	; (80036c8 <SwSpreadSpectrum+0x44>)
 8003694:	701a      	strb	r2, [r3, #0]

  if (SpreadCounter == TSLPRM_SPREAD_MAX)
 8003696:	4b0c      	ldr	r3, [pc, #48]	; (80036c8 <SwSpreadSpectrum+0x44>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b14      	cmp	r3, #20
 800369c:	d102      	bne.n	80036a4 <SwSpreadSpectrum+0x20>
  {
    SpreadCounter = TSLPRM_SPREAD_MIN;
 800369e:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <SwSpreadSpectrum+0x44>)
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]
  }

  idx = SpreadCounter;
 80036a4:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <SwSpreadSpectrum+0x44>)
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	71fb      	strb	r3, [r7, #7]

  while (--idx) {}
 80036aa:	bf00      	nop
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	461a      	mov	r2, r3
 80036b6:	71fa      	strb	r2, [r7, #7]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f7      	bne.n	80036ac <SwSpreadSpectrum+0x28>
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bc80      	pop	{r7}
 80036c6:	4770      	bx	lr
 80036c8:	2000006c 	.word	0x2000006c

080036cc <TSL_dxs_FirstObj>:
  * @brief Detection Exclusion System on the first object in detect state
  * @param[in] objgrp  Pointer to the objects group to process
  * @retval None
  */
void TSL_dxs_FirstObj(CONST TSL_ObjectGroup_T *objgrp)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr
	...

080036e0 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	807b      	strh	r3, [r7, #2]
 80036ec:	4613      	mov	r3, r2
 80036ee:	803b      	strh	r3, [r7, #0]
  TSL_tIndex_T idx_obj; // Index of current object
  TSL_tIndex_T idx_ch; // Index of current channel
  TSL_tDelta_T ldelta = 0; // Temporary delta
 80036f0:	2300      	movs	r3, #0
 80036f2:	817b      	strh	r3, [r7, #10]
  TSL_tDelta_T ECS_Fast_Enable = 1;
 80036f4:	2301      	movs	r3, #1
 80036f6:	83bb      	strh	r3, [r7, #28]
  TSL_tDelta_T ECS_Fast_Direction = 0;
 80036f8:	2300      	movs	r3, #0
 80036fa:	837b      	strh	r3, [r7, #26]
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
 80036fc:	887b      	ldrh	r3, [r7, #2]
 80036fe:	827b      	strh	r3, [r7, #18]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8003700:	2300      	movs	r3, #0
 8003702:	823b      	strh	r3, [r7, #16]
  TSL_ChannelData_T *p_Ch = 0;
 8003704:	2300      	movs	r3, #0
 8003706:	60fb      	str	r3, [r7, #12]

  // Check parameters
  if (k_slow > 255) k_slow = 255;
 8003708:	887b      	ldrh	r3, [r7, #2]
 800370a:	2bff      	cmp	r3, #255	; 0xff
 800370c:	d901      	bls.n	8003712 <TSL_ecs_CalcK+0x32>
 800370e:	23ff      	movs	r3, #255	; 0xff
 8003710:	807b      	strh	r3, [r7, #2]
  if (k_fast > 255) k_fast = 255;
 8003712:	883b      	ldrh	r3, [r7, #0]
 8003714:	2bff      	cmp	r3, #255	; 0xff
 8003716:	d901      	bls.n	800371c <TSL_ecs_CalcK+0x3c>
 8003718:	23ff      	movs	r3, #255	; 0xff
 800371a:	803b      	strh	r3, [r7, #0]

  pobj = objgrp->p_Obj; // First object in the group
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	617b      	str	r3, [r7, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003722:	2300      	movs	r3, #0
 8003724:	77fb      	strb	r3, [r7, #31]
 8003726:	e063      	b.n	80037f0 <TSL_ecs_CalcK+0x110>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8003728:	6978      	ldr	r0, [r7, #20]
 800372a:	f001 fd23 	bl	8005174 <TSL_obj_SetGlobalObj>
      p_Ch = TSL_Globals.This_TKey->p_ChD;
    }
#endif

#if TSLPRM_TOTAL_LNRTS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB) ||
 800372e:	4b39      	ldr	r3, [pc, #228]	; (8003814 <TSL_ecs_CalcK+0x134>)
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b20      	cmp	r3, #32
 8003736:	d00e      	beq.n	8003756 <TSL_ecs_CalcK+0x76>
 8003738:	4b36      	ldr	r3, [pc, #216]	; (8003814 <TSL_ecs_CalcK+0x134>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b21      	cmp	r3, #33	; 0x21
 8003740:	d009      	beq.n	8003756 <TSL_ecs_CalcK+0x76>
        (THIS_OBJ_TYPE == TSL_OBJ_ROTARY) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARYB))
 8003742:	4b34      	ldr	r3, [pc, #208]	; (8003814 <TSL_ecs_CalcK+0x134>)
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	781b      	ldrb	r3, [r3, #0]
    if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB) ||
 8003748:	2b22      	cmp	r3, #34	; 0x22
 800374a:	d004      	beq.n	8003756 <TSL_ecs_CalcK+0x76>
        (THIS_OBJ_TYPE == TSL_OBJ_ROTARY) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARYB))
 800374c:	4b31      	ldr	r3, [pc, #196]	; (8003814 <TSL_ecs_CalcK+0x134>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b23      	cmp	r3, #35	; 0x23
 8003754:	d111      	bne.n	800377a <TSL_ecs_CalcK+0x9a>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_LINROT_STATEID != TSL_STATEID_RELEASE)
 8003756:	4b2f      	ldr	r3, [pc, #188]	; (8003814 <TSL_ecs_CalcK+0x134>)
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d003      	beq.n	800376a <TSL_ecs_CalcK+0x8a>
      {
        pobj++; // Next object
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	3308      	adds	r3, #8
 8003766:	617b      	str	r3, [r7, #20]
        continue; // Stop processing of current object
 8003768:	e03f      	b.n	80037ea <TSL_ecs_CalcK+0x10a>
      }
      nb_channels = THIS_LINROT_NB_CHANNELS;
 800376a:	4b2a      	ldr	r3, [pc, #168]	; (8003814 <TSL_ecs_CalcK+0x134>)
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	899b      	ldrh	r3, [r3, #12]
 8003770:	823b      	strh	r3, [r7, #16]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8003772:	4b28      	ldr	r3, [pc, #160]	; (8003814 <TSL_ecs_CalcK+0x134>)
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	60fb      	str	r3, [r7, #12]
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return 0;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d101      	bne.n	8003784 <TSL_ecs_CalcK+0xa4>
 8003780:	2300      	movs	r3, #0
 8003782:	e042      	b.n	800380a <TSL_ecs_CalcK+0x12a>

    // Check all channels of current object
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8003784:	2300      	movs	r3, #0
 8003786:	77bb      	strb	r3, [r7, #30]
 8003788:	e027      	b.n	80037da <TSL_ecs_CalcK+0xfa>
    {

      ldelta = p_Ch->Delta;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	891b      	ldrh	r3, [r3, #8]
 800378e:	817b      	strh	r3, [r7, #10]

      // Check delta
      if (ldelta == 0) // No Fast ECS !
 8003790:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d102      	bne.n	800379e <TSL_ecs_CalcK+0xbe>
      {
        ECS_Fast_Enable = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	83bb      	strh	r3, [r7, #28]
 800379c:	e017      	b.n	80037ce <TSL_ecs_CalcK+0xee>
      }
      else
      {
        if (ldelta < 0)
 800379e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	da0a      	bge.n	80037bc <TSL_ecs_CalcK+0xdc>
        {
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 80037a6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	dd02      	ble.n	80037b4 <TSL_ecs_CalcK+0xd4>
          {
            ECS_Fast_Enable = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	83bb      	strh	r3, [r7, #28]
 80037b2:	e00c      	b.n	80037ce <TSL_ecs_CalcK+0xee>
          }
          else
          {
            ECS_Fast_Direction = -1;
 80037b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037b8:	837b      	strh	r3, [r7, #26]
 80037ba:	e008      	b.n	80037ce <TSL_ecs_CalcK+0xee>
          }
        }
        else
        {
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 80037bc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	da02      	bge.n	80037ca <TSL_ecs_CalcK+0xea>
          {
            ECS_Fast_Enable = 0;
 80037c4:	2300      	movs	r3, #0
 80037c6:	83bb      	strh	r3, [r7, #28]
 80037c8:	e001      	b.n	80037ce <TSL_ecs_CalcK+0xee>
          }
          else
          {
            ECS_Fast_Direction = 1;
 80037ca:	2301      	movs	r3, #1
 80037cc:	837b      	strh	r3, [r7, #26]
          }
        }
      }

      p_Ch++; // Next channel
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	330c      	adds	r3, #12
 80037d2:	60fb      	str	r3, [r7, #12]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80037d4:	7fbb      	ldrb	r3, [r7, #30]
 80037d6:	3301      	adds	r3, #1
 80037d8:	77bb      	strb	r3, [r7, #30]
 80037da:	7fbb      	ldrb	r3, [r7, #30]
 80037dc:	b29b      	uxth	r3, r3
 80037de:	8a3a      	ldrh	r2, [r7, #16]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d8d2      	bhi.n	800378a <TSL_ecs_CalcK+0xaa>

    } // for all channels of current object

    pobj++; // Next object
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	3308      	adds	r3, #8
 80037e8:	617b      	str	r3, [r7, #20]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80037ea:	7ffb      	ldrb	r3, [r7, #31]
 80037ec:	3301      	adds	r3, #1
 80037ee:	77fb      	strb	r3, [r7, #31]
 80037f0:	7ffb      	ldrb	r3, [r7, #31]
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	889b      	ldrh	r3, [r3, #4]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d395      	bcc.n	8003728 <TSL_ecs_CalcK+0x48>

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 80037fc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <TSL_ecs_CalcK+0x128>
  {
    retval = k_fast;
 8003804:	883b      	ldrh	r3, [r7, #0]
 8003806:	827b      	strh	r3, [r7, #18]
  }

  return retval;
 8003808:	8a7b      	ldrh	r3, [r7, #18]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3720      	adds	r7, #32
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20000264 	.word	0x20000264

08003818 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b08a      	sub	sp, #40	; 0x28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	460b      	mov	r3, r1
 8003822:	807b      	strh	r3, [r7, #2]
  TSL_tIndex_T idx_ch; // Index of current channel
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8003824:	2300      	movs	r3, #0
 8003826:	83fb      	strh	r3, [r7, #30]
  TSL_ChannelData_T *p_Ch = 0;
 8003828:	2300      	movs	r3, #0
 800382a:	61bb      	str	r3, [r7, #24]
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]

  // Check parameter
  if (Kcoeff > 255) Kcoeff = 255;
 8003830:	887b      	ldrh	r3, [r7, #2]
 8003832:	2bff      	cmp	r3, #255	; 0xff
 8003834:	d901      	bls.n	800383a <TSL_ecs_ProcessK+0x22>
 8003836:	23ff      	movs	r3, #255	; 0xff
 8003838:	807b      	strh	r3, [r7, #2]

  pobj = objgrp->p_Obj; // First object in the group
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	623b      	str	r3, [r7, #32]

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8003840:	887b      	ldrh	r3, [r7, #2]
 8003842:	f083 03ff 	eor.w	r3, r3, #255	; 0xff
 8003846:	b29b      	uxth	r3, r3
 8003848:	3301      	adds	r3, #1
 800384a:	827b      	strh	r3, [r7, #18]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800384c:	2300      	movs	r3, #0
 800384e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003852:	e080      	b.n	8003956 <TSL_ecs_ProcessK+0x13e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8003854:	6a38      	ldr	r0, [r7, #32]
 8003856:	f001 fc8d 	bl	8005174 <TSL_obj_SetGlobalObj>
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
    }
#endif

#if TSLPRM_TOTAL_LNRTS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB) ||
 800385a:	4b45      	ldr	r3, [pc, #276]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b20      	cmp	r3, #32
 8003862:	d00e      	beq.n	8003882 <TSL_ecs_ProcessK+0x6a>
 8003864:	4b42      	ldr	r3, [pc, #264]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	2b21      	cmp	r3, #33	; 0x21
 800386c:	d009      	beq.n	8003882 <TSL_ecs_ProcessK+0x6a>
        (THIS_OBJ_TYPE == TSL_OBJ_ROTARY) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARYB))
 800386e:	4b40      	ldr	r3, [pc, #256]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	781b      	ldrb	r3, [r3, #0]
    if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB) ||
 8003874:	2b22      	cmp	r3, #34	; 0x22
 8003876:	d004      	beq.n	8003882 <TSL_ecs_ProcessK+0x6a>
        (THIS_OBJ_TYPE == TSL_OBJ_ROTARY) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARYB))
 8003878:	4b3d      	ldr	r3, [pc, #244]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	2b23      	cmp	r3, #35	; 0x23
 8003880:	d113      	bne.n	80038aa <TSL_ecs_ProcessK+0x92>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_LINROT_STATEID != TSL_STATEID_RELEASE)
 8003882:	4b3b      	ldr	r3, [pc, #236]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	2b02      	cmp	r3, #2
 800388c:	d003      	beq.n	8003896 <TSL_ecs_ProcessK+0x7e>
      {
        pobj++; // Next object
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	3308      	adds	r3, #8
 8003892:	623b      	str	r3, [r7, #32]
        continue; // Stop processing of current object
 8003894:	e05a      	b.n	800394c <TSL_ecs_ProcessK+0x134>
      }
      nb_channels = THIS_LINROT_NB_CHANNELS;
 8003896:	4b36      	ldr	r3, [pc, #216]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	899b      	ldrh	r3, [r3, #12]
 800389c:	83fb      	strh	r3, [r7, #30]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
 800389e:	4b34      	ldr	r3, [pc, #208]	; (8003970 <TSL_ecs_ProcessK+0x158>)
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	61bb      	str	r3, [r7, #24]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
 80038a6:	4b33      	ldr	r3, [pc, #204]	; (8003974 <TSL_ecs_ProcessK+0x15c>)
 80038a8:	617b      	str	r3, [r7, #20]
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d05b      	beq.n	8003968 <TSL_ecs_ProcessK+0x150>

    // Calculate the new reference + rest for all channels
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80038b0:	2300      	movs	r3, #0
 80038b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80038b6:	e040      	b.n	800393a <TSL_ecs_ProcessK+0x122>
    {
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	889a      	ldrh	r2, [r3, #4]
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80038c2:	4619      	mov	r1, r3
 80038c4:	4610      	mov	r0, r2
 80038c6:	f7ff fe9e 	bl	8003606 <TSL_acq_ComputeMeas>
 80038ca:	4603      	mov	r3, r0
 80038cc:	60fb      	str	r3, [r7, #12]
      ECS_meas <<= 8;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	60fb      	str	r3, [r7, #12]

      ECS_ref = (uint32_t)(p_Ch->Ref);
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	889b      	ldrh	r3, [r3, #4]
 80038d8:	60bb      	str	r3, [r7, #8]
      ECS_ref <<= 8;
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	021b      	lsls	r3, r3, #8
 80038de:	60bb      	str	r3, [r7, #8]
      ECS_ref += p_Ch->RefRest;
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	799b      	ldrb	r3, [r3, #6]
 80038e4:	461a      	mov	r2, r3
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	4413      	add	r3, r2
 80038ea:	60bb      	str	r3, [r7, #8]
      ECS_ref *= Kcoeff_comp;
 80038ec:	8a7a      	ldrh	r2, [r7, #18]
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	fb02 f303 	mul.w	r3, r2, r3
 80038f4:	60bb      	str	r3, [r7, #8]
      ECS_ref += (Kcoeff * ECS_meas);
 80038f6:	887b      	ldrh	r3, [r7, #2]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	fb02 f303 	mul.w	r3, r2, r3
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	4413      	add	r3, r2
 8003902:	60bb      	str	r3, [r7, #8]

      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	0a1b      	lsrs	r3, r3, #8
 8003908:	b2da      	uxtb	r2, r3
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	719a      	strb	r2, [r3, #6]
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	0c1b      	lsrs	r3, r3, #16
 8003912:	b29a      	uxth	r2, r3
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	809a      	strh	r2, [r3, #4]

      // Go in Calibration state in the Reference is out of Range
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 8003918:	69b8      	ldr	r0, [r7, #24]
 800391a:	f7ff fe85 	bl	8003628 <TSL_acq_TestReferenceOutOfRange>
 800391e:	4603      	mov	r3, r0
 8003920:	2b01      	cmp	r3, #1
 8003922:	d102      	bne.n	800392a <TSL_ecs_ProcessK+0x112>
      {
        pFunc_SetStateCalibration(0);
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	2000      	movs	r0, #0
 8003928:	4798      	blx	r3
      }

      p_Ch++; // Next channel
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	330c      	adds	r3, #12
 800392e:	61bb      	str	r3, [r7, #24]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8003930:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003934:	3301      	adds	r3, #1
 8003936:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800393a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800393e:	b29b      	uxth	r3, r3
 8003940:	8bfa      	ldrh	r2, [r7, #30]
 8003942:	429a      	cmp	r2, r3
 8003944:	d8b8      	bhi.n	80038b8 <TSL_ecs_ProcessK+0xa0>
    }

    pobj++; // Next object
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	3308      	adds	r3, #8
 800394a:	623b      	str	r3, [r7, #32]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800394c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003950:	3301      	adds	r3, #1
 8003952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003956:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800395a:	b29a      	uxth	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	889b      	ldrh	r3, [r3, #4]
 8003960:	429a      	cmp	r2, r3
 8003962:	f4ff af77 	bcc.w	8003854 <TSL_ecs_ProcessK+0x3c>
 8003966:	e000      	b.n	800396a <TSL_ecs_ProcessK+0x152>
    if (p_Ch == 0) return;
 8003968:	bf00      	nop

  } // for all objects

}
 800396a:	3728      	adds	r7, #40	; 0x28
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	20000264 	.word	0x20000264
 8003974:	0800410d 	.word	0x0800410d

08003978 <TSL_ecs_Process>:
  * An optional delay is added after the ECS condition (all sensors in Release state) is reached.
  * @param[in] objgrp Pointer to the objects group to process
  * @retval Status
  */
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	88db      	ldrh	r3, [r3, #6]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d020      	beq.n	80039ce <TSL_ecs_Process+0x56>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	88db      	ldrh	r3, [r3, #6]
 8003990:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8003994:	2b00      	cmp	r3, #0
 8003996:	d11a      	bne.n	80039ce <TSL_ecs_Process+0x56>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	7a9b      	ldrb	r3, [r3, #10]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d11c      	bne.n	80039da <TSL_ecs_Process+0x62>
    {
      disableInterrupts();
 80039a0:	4b25      	ldr	r3, [pc, #148]	; (8003a38 <TSL_ecs_Process+0xc0>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a24      	ldr	r2, [pc, #144]	; (8003a38 <TSL_ecs_Process+0xc0>)
 80039a6:	f023 0302 	bic.w	r3, r3, #2
 80039aa:	6013      	str	r3, [r2, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 80039ac:	4b23      	ldr	r3, [pc, #140]	; (8003a3c <TSL_ecs_Process+0xc4>)
 80039ae:	881a      	ldrh	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	819a      	strh	r2, [r3, #12]
      enableInterrupts();
 80039b4:	4b20      	ldr	r3, [pc, #128]	; (8003a38 <TSL_ecs_Process+0xc0>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1f      	ldr	r2, [pc, #124]	; (8003a38 <TSL_ecs_Process+0xc0>)
 80039ba:	f043 0302 	orr.w	r3, r3, #2
 80039be:	6013      	str	r3, [r2, #0]
      objgrp->ECS_wait = 1;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	729a      	strb	r2, [r3, #10]
      objgrp->ECS_exec = 0;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	725a      	strb	r2, [r3, #9]
    if (!objgrp->ECS_wait)
 80039cc:	e005      	b.n	80039da <TSL_ecs_Process+0x62>
#endif
  }
  else
  {
#if TSLPRM_ECS_DELAY > 0
    objgrp->ECS_wait = 0;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	729a      	strb	r2, [r3, #10]
#endif
    objgrp->ECS_exec = 0;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	725a      	strb	r2, [r3, #9]
  }

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	7a9b      	ldrb	r3, [r3, #10]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d010      	beq.n	8003a04 <TSL_ecs_Process+0x8c>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	7a5b      	ldrb	r3, [r3, #9]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10c      	bne.n	8003a04 <TSL_ecs_Process+0x8c>
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	330c      	adds	r3, #12
 80039ee:	4619      	mov	r1, r3
 80039f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039f4:	f001 fc04 	bl	8005200 <TSL_tim_CheckDelay_ms>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d102      	bne.n	8003a04 <TSL_ecs_Process+0x8c>
    {
      objgrp->ECS_exec = 1;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2201      	movs	r2, #1
 8003a02:	725a      	strb	r2, [r3, #9]
    }
  }
#endif

  if (objgrp->ECS_exec)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	7a5b      	ldrb	r3, [r3, #9]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00e      	beq.n	8003a2a <TSL_ecs_Process+0xb2>
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 8003a0c:	2214      	movs	r2, #20
 8003a0e:	210a      	movs	r1, #10
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7ff fe65 	bl	80036e0 <TSL_ecs_CalcK>
 8003a16:	4603      	mov	r3, r0
 8003a18:	81bb      	strh	r3, [r7, #12]
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 8003a1a:	89bb      	ldrh	r3, [r7, #12]
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7ff fefa 	bl	8003818 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	73fb      	strb	r3, [r7, #15]
 8003a28:	e001      	b.n	8003a2e <TSL_ecs_Process+0xb6>
  }
  else
  {
    retval = TSL_STATUS_BUSY;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
  }

  return retval;
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	e000e010 	.word	0xe000e010
 8003a3c:	20000264 	.word	0x20000264

08003a40 <TSL_linrot_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_linrot_Init(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_LINROT_PROX_IN_TH;
 8003a44:	4b22      	ldr	r3, [pc, #136]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	220a      	movs	r2, #10
 8003a4c:	701a      	strb	r2, [r3, #0]
  THIS_PROXOUT_TH   = TSLPRM_LINROT_PROX_OUT_TH;
 8003a4e:	4b20      	ldr	r3, [pc, #128]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2205      	movs	r2, #5
 8003a56:	705a      	strb	r2, [r3, #1]
#endif
  THIS_DETECTIN_TH  = TSLPRM_LINROT_DETECT_IN_TH;
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2214      	movs	r2, #20
 8003a60:	709a      	strb	r2, [r3, #2]
  THIS_DETECTOUT_TH = TSLPRM_LINROT_DETECT_OUT_TH;
 8003a62:	4b1b      	ldr	r3, [pc, #108]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	220f      	movs	r2, #15
 8003a6a:	70da      	strb	r2, [r3, #3]
  THIS_CALIB_TH     = TSLPRM_LINROT_CALIB_TH;
 8003a6c:	4b18      	ldr	r3, [pc, #96]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	2214      	movs	r2, #20
 8003a74:	711a      	strb	r2, [r3, #4]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8003a76:	4b16      	ldr	r3, [pc, #88]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2203      	movs	r2, #3
 8003a7e:	715a      	strb	r2, [r3, #5]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
 8003a80:	4b13      	ldr	r3, [pc, #76]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2202      	movs	r2, #2
 8003a88:	719a      	strb	r2, [r3, #6]
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8003a8a:	4b11      	ldr	r3, [pc, #68]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2202      	movs	r2, #2
 8003a92:	71da      	strb	r2, [r3, #7]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8003a94:	4b0e      	ldr	r3, [pc, #56]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2202      	movs	r2, #2
 8003a9c:	721a      	strb	r2, [r3, #8]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8003a9e:	4b0c      	ldr	r3, [pc, #48]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	725a      	strb	r2, [r3, #9]

  // Other parameters for linear/rotary only
  THIS_RESOLUTION            = TSLPRM_LINROT_RESOLUTION;
 8003aa8:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2207      	movs	r2, #7
 8003ab0:	72da      	strb	r2, [r3, #11]
  THIS_DIR_CHG_POS           = TSLPRM_LINROT_DIR_CHG_POS;
 8003ab2:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	2214      	movs	r2, #20
 8003aba:	731a      	strb	r2, [r3, #12]
  THIS_COUNTER_DEB_DIRECTION = TSLPRM_LINROT_DIR_CHG_DEB;
 8003abc:	4b04      	ldr	r3, [pc, #16]	; (8003ad0 <TSL_linrot_Init+0x90>)
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	729a      	strb	r2, [r3, #10]

  // Initial state
  TSL_linrot_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8003ac6:	2000      	movs	r0, #0
 8003ac8:	f000 fb20 	bl	800410c <TSL_linrot_SetStateCalibration>
}
 8003acc:	bf00      	nop
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000264 	.word	0x20000264

08003ad4 <TSL_linrot_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_linrot_Process(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  // Check if at least one channel has a data ready
  if ((TSL_linrot_ProcessCh_One_DataReady() == TSL_STATUS_OK) || (THIS_STATEID == TSL_STATEID_OFF))
 8003ada:	f001 f93b 	bl	8004d54 <TSL_linrot_ProcessCh_One_DataReady>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d005      	beq.n	8003af0 <TSL_linrot_Process+0x1c>
 8003ae4:	4b1c      	ldr	r3, [pc, #112]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b13      	cmp	r3, #19
 8003aee:	d12f      	bne.n	8003b50 <TSL_linrot_Process+0x7c>
  {

    prev_state_id = THIS_STATEID;
 8003af0:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	71fb      	strb	r3, [r7, #7]

#if TSLPRM_TOTAL_LINROTS > 0
    if ((TSL_Globals.This_Obj->Type == TSL_OBJ_LINEAR) ||
 8003afa:	4b17      	ldr	r3, [pc, #92]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	2b20      	cmp	r3, #32
 8003b02:	d004      	beq.n	8003b0e <TSL_linrot_Process+0x3a>
        (TSL_Globals.This_Obj->Type == TSL_OBJ_ROTARY))
 8003b04:	4b14      	ldr	r3, [pc, #80]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	781b      	ldrb	r3, [r3, #0]
    if ((TSL_Globals.This_Obj->Type == TSL_OBJ_LINEAR) ||
 8003b0a:	2b22      	cmp	r3, #34	; 0x22
 8003b0c:	d10a      	bne.n	8003b24 <TSL_linrot_Process+0x50>
    {
      // Launch the object state function
      TSL_Globals.This_LinRot->p_SM[THIS_STATEID].StateFunc();
 8003b0e:	4b12      	ldr	r3, [pc, #72]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	69da      	ldr	r2, [r3, #28]
 8003b14:	4b10      	ldr	r3, [pc, #64]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003b16:	695b      	ldr	r3, [r3, #20]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	00db      	lsls	r3, r3, #3
 8003b1e:	4413      	add	r3, r2
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	4798      	blx	r3
      TSL_Params.p_LinRotSM[THIS_STATEID].StateFunc();
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 8003b24:	4b0c      	ldr	r3, [pc, #48]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	79fa      	ldrb	r2, [r7, #7]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d107      	bne.n	8003b42 <TSL_linrot_Process+0x6e>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 8003b32:	4b09      	ldr	r3, [pc, #36]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	7913      	ldrb	r3, [r2, #4]
 8003b3a:	f36f 1386 	bfc	r3, #6, #1
 8003b3e:	7113      	strb	r3, [r2, #4]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 8003b40:	e006      	b.n	8003b50 <TSL_linrot_Process+0x7c>
      THIS_CHANGE = TSL_STATE_CHANGED;
 8003b42:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <TSL_linrot_Process+0x84>)
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	7913      	ldrb	r3, [r2, #4]
 8003b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b4e:	7113      	strb	r3, [r2, #4]
}
 8003b50:	bf00      	nop
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20000264 	.word	0x20000264

08003b5c <TSL_linrot_CalcPos>:
  * @param  None
  * @retval Status Return OK if position calculation is correct
  * @note   The position is calculated only if the number of channels is greater than 2
  */
TSL_Status_enum_T TSL_linrot_CalcPos(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8003b62:	4b85      	ldr	r3, [pc, #532]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	613b      	str	r3, [r7, #16]
  static TSL_tDelta_T delta3;
  static TSL_tIndex_T index1;
  static TSL_tIndex_T index2;
  TSL_tNb_T minor;
  TSL_tNb_T major;
  TSL_tNb_T sector_computation = 0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	817b      	strh	r3, [r7, #10]
  TSL_tNb_T position_correction = 0;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	813b      	strh	r3, [r7, #8]
  TSL_tsignPosition_T new_position = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	81bb      	strh	r3, [r7, #12]
  TSL_tPosition_T u_new_position = 0;
 8003b76:	2300      	movs	r3, #0
 8003b78:	71fb      	strb	r3, [r7, #7]

  delta1 = 0;
 8003b7a:	4b80      	ldr	r3, [pc, #512]	; (8003d7c <TSL_linrot_CalcPos+0x220>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	801a      	strh	r2, [r3, #0]
  delta2 = 0;
 8003b80:	4b7f      	ldr	r3, [pc, #508]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	801a      	strh	r2, [r3, #0]
  delta3 = 0;
 8003b86:	4b7f      	ldr	r3, [pc, #508]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	801a      	strh	r2, [r3, #0]

  index1 = 0;
 8003b8c:	4b7e      	ldr	r3, [pc, #504]	; (8003d88 <TSL_linrot_CalcPos+0x22c>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
  index2 = 0;
 8003b92:	4b7e      	ldr	r3, [pc, #504]	; (8003d8c <TSL_linrot_CalcPos+0x230>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	701a      	strb	r2, [r3, #0]

  // The position change flag will be set only if a new position is detected.
  THIS_POSCHANGE = TSL_STATE_NOT_CHANGED;
 8003b98:	4b77      	ldr	r3, [pc, #476]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	7913      	ldrb	r3, [r2, #4]
 8003ba0:	f36f 13c7 	bfc	r3, #7, #1
 8003ba4:	7113      	strb	r3, [r2, #4]

  // The position is calculated only if the number of channels is greater than 2
  if (THIS_NB_CHANNELS < 3)
 8003ba6:	4b74      	ldr	r3, [pc, #464]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	899b      	ldrh	r3, [r3, #12]
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d801      	bhi.n	8003bb4 <TSL_linrot_CalcPos+0x58>
  {
    return TSL_STATUS_ERROR;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	e2a5      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
  // Sort the channels' delta
  //   - delta1 and index1 = biggest
  //   - delta2 and index2 = middle
  //   - delta3 and index3 = lowest
  //--------------------------------------------------------------------------
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	75fb      	strb	r3, [r7, #23]
 8003bb8:	e04b      	b.n	8003c52 <TSL_linrot_CalcPos+0xf6>
  {

#if TSLPRM_LINROT_USE_NORMDELTA > 0
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8003bba:	7dfb      	ldrb	r3, [r7, #23]
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	6938      	ldr	r0, [r7, #16]
 8003bc0:	f001 fa10 	bl	8004fe4 <TSL_linrot_NormDelta>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	81fb      	strh	r3, [r7, #14]
#else
    norm_delta = p_Ch->Delta; // Take only the Delta
#endif

    // The Delta must be positive only otherwise it is noise
    if (norm_delta < 0) {norm_delta = 0;}
 8003bc8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	da01      	bge.n	8003bd4 <TSL_linrot_CalcPos+0x78>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	81fb      	strh	r3, [r7, #14]

    if (norm_delta > delta1)
 8003bd4:	4b69      	ldr	r3, [pc, #420]	; (8003d7c <TSL_linrot_CalcPos+0x220>)
 8003bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bda:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	dd14      	ble.n	8003c0c <TSL_linrot_CalcPos+0xb0>
    {
      delta3 = delta2;
 8003be2:	4b67      	ldr	r3, [pc, #412]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003be4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003be8:	4b66      	ldr	r3, [pc, #408]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003bea:	801a      	strh	r2, [r3, #0]
      delta2 = delta1;
 8003bec:	4b63      	ldr	r3, [pc, #396]	; (8003d7c <TSL_linrot_CalcPos+0x220>)
 8003bee:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003bf2:	4b63      	ldr	r3, [pc, #396]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003bf4:	801a      	strh	r2, [r3, #0]
      delta1 = norm_delta;
 8003bf6:	4a61      	ldr	r2, [pc, #388]	; (8003d7c <TSL_linrot_CalcPos+0x220>)
 8003bf8:	89fb      	ldrh	r3, [r7, #14]
 8003bfa:	8013      	strh	r3, [r2, #0]
      index2 = index1;
 8003bfc:	4b62      	ldr	r3, [pc, #392]	; (8003d88 <TSL_linrot_CalcPos+0x22c>)
 8003bfe:	781a      	ldrb	r2, [r3, #0]
 8003c00:	4b62      	ldr	r3, [pc, #392]	; (8003d8c <TSL_linrot_CalcPos+0x230>)
 8003c02:	701a      	strb	r2, [r3, #0]
      index1 = idx;
 8003c04:	4a60      	ldr	r2, [pc, #384]	; (8003d88 <TSL_linrot_CalcPos+0x22c>)
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
 8003c08:	7013      	strb	r3, [r2, #0]
 8003c0a:	e01c      	b.n	8003c46 <TSL_linrot_CalcPos+0xea>
    }
    else
    {
      if (norm_delta > delta2)
 8003c0c:	4b5c      	ldr	r3, [pc, #368]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c12:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	dd0b      	ble.n	8003c32 <TSL_linrot_CalcPos+0xd6>
      {
        delta3 = delta2;
 8003c1a:	4b59      	ldr	r3, [pc, #356]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003c1c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003c20:	4b58      	ldr	r3, [pc, #352]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003c22:	801a      	strh	r2, [r3, #0]
        delta2 = norm_delta;
 8003c24:	4a56      	ldr	r2, [pc, #344]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003c26:	89fb      	ldrh	r3, [r7, #14]
 8003c28:	8013      	strh	r3, [r2, #0]
        index2 = idx;
 8003c2a:	4a58      	ldr	r2, [pc, #352]	; (8003d8c <TSL_linrot_CalcPos+0x230>)
 8003c2c:	7dfb      	ldrb	r3, [r7, #23]
 8003c2e:	7013      	strb	r3, [r2, #0]
 8003c30:	e009      	b.n	8003c46 <TSL_linrot_CalcPos+0xea>
      }
      else
      {
        if (norm_delta > delta3)
 8003c32:	4b54      	ldr	r3, [pc, #336]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003c34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c38:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	dd02      	ble.n	8003c46 <TSL_linrot_CalcPos+0xea>
        {
          delta3 = norm_delta;
 8003c40:	4a50      	ldr	r2, [pc, #320]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003c42:	89fb      	ldrh	r3, [r7, #14]
 8003c44:	8013      	strh	r3, [r2, #0]
        }
      }
    }

    p_Ch++; // Next channel
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	330c      	adds	r3, #12
 8003c4a:	613b      	str	r3, [r7, #16]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8003c4c:	7dfb      	ldrb	r3, [r7, #23]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	75fb      	strb	r3, [r7, #23]
 8003c52:	7dfb      	ldrb	r3, [r7, #23]
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	4b48      	ldr	r3, [pc, #288]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	899b      	ldrh	r3, [r3, #12]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d3ac      	bcc.n	8003bba <TSL_linrot_CalcPos+0x5e>

  } // for all channels

  // Noise filter: we need at least two significant Delta measurements
  if (delta2 < ((TSL_tThreshold_T)(THIS_DETECTOUT_TH >> 1) - 1))
 8003c60:	4b47      	ldr	r3, [pc, #284]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c66:	461a      	mov	r2, r3
 8003c68:	4b43      	ldr	r3, [pc, #268]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	78db      	ldrb	r3, [r3, #3]
 8003c70:	085b      	lsrs	r3, r3, #1
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	429a      	cmp	r2, r3
 8003c78:	da01      	bge.n	8003c7e <TSL_linrot_CalcPos+0x122>
  {
    return TSL_STATUS_ERROR;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e240      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
   
    - The Sector_Size depends of the number of channels used
  ----------------------------------------------------------------------------*/

  // Calculates the Major and Minor parameters
  minor = (TSL_tNb_T)(delta2 - delta3); // Middle - Smallest signals
 8003c7e:	4b40      	ldr	r3, [pc, #256]	; (8003d80 <TSL_linrot_CalcPos+0x224>)
 8003c80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	4b3f      	ldr	r3, [pc, #252]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003c88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	80bb      	strh	r3, [r7, #4]
  major = (TSL_tNb_T)(delta1 - delta3); // Biggest - Smallest signals
 8003c92:	4b3a      	ldr	r3, [pc, #232]	; (8003d7c <TSL_linrot_CalcPos+0x220>)
 8003c94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	4b3a      	ldr	r3, [pc, #232]	; (8003d84 <TSL_linrot_CalcPos+0x228>)
 8003c9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	807b      	strh	r3, [r7, #2]

  // Select the offset position in the position offset constant table
  // Equal to: new_position = TABLE_POSITION_OFFSET_xCH_xxx[index1][index2];
  new_position = *(TSL_Globals.This_LinRot->p_PosOff + (index1 * THIS_NB_CHANNELS) + index2);
 8003ca6:	4b34      	ldr	r3, [pc, #208]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	695a      	ldr	r2, [r3, #20]
 8003cac:	4b36      	ldr	r3, [pc, #216]	; (8003d88 <TSL_linrot_CalcPos+0x22c>)
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4b31      	ldr	r3, [pc, #196]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	899b      	ldrh	r3, [r3, #12]
 8003cb8:	fb03 f301 	mul.w	r3, r3, r1
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4b33      	ldr	r3, [pc, #204]	; (8003d8c <TSL_linrot_CalcPos+0x230>)
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	440b      	add	r3, r1
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	4413      	add	r3, r2
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	81bb      	strh	r3, [r7, #12]
  sector_computation = THIS_SCT_COMP;
 8003ccc:	4b2a      	ldr	r3, [pc, #168]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	8b1b      	ldrh	r3, [r3, #24]
 8003cd2:	817b      	strh	r3, [r7, #10]
  position_correction = THIS_POS_CORR;
 8003cd4:	4b28      	ldr	r3, [pc, #160]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	8b5b      	ldrh	r3, [r3, #26]
 8003cda:	813b      	strh	r3, [r7, #8]

  // Calculates: [ Sector_Size x ( Major / (Major + Minor) ) ]
  sector_computation = major * sector_computation;
 8003cdc:	887b      	ldrh	r3, [r7, #2]
 8003cde:	897a      	ldrh	r2, [r7, #10]
 8003ce0:	fb02 f303 	mul.w	r3, r2, r3
 8003ce4:	817b      	strh	r3, [r7, #10]
  sector_computation = sector_computation / (major + minor);
 8003ce6:	897a      	ldrh	r2, [r7, #10]
 8003ce8:	8879      	ldrh	r1, [r7, #2]
 8003cea:	88bb      	ldrh	r3, [r7, #4]
 8003cec:	440b      	add	r3, r1
 8003cee:	fb92 f3f3 	sdiv	r3, r2, r3
 8003cf2:	817b      	strh	r3, [r7, #10]

  // Use the sign bit from position table to define the interpretation direction.
  // The NewPosition is multiplied by 2 because the Offset stored in the ROM
  // table is divided by 2...
  if (new_position > 0) // Means Offset is > 0 in the position table
 8003cf4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	dd09      	ble.n	8003d10 <TSL_linrot_CalcPos+0x1b4>
  {
    new_position = (TSL_tsignPosition_T)(new_position << 1);
 8003cfc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	81bb      	strh	r3, [r7, #12]
    new_position += sector_computation;
 8003d04:	89ba      	ldrh	r2, [r7, #12]
 8003d06:	897b      	ldrh	r3, [r7, #10]
 8003d08:	4413      	add	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	81bb      	strh	r3, [r7, #12]
 8003d0e:	e009      	b.n	8003d24 <TSL_linrot_CalcPos+0x1c8>
  }
  else // means Offset is <= 0 in the ROM table
  {
    new_position = (TSL_tsignPosition_T)((-new_position) << 1);
 8003d10:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d14:	425b      	negs	r3, r3
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	81bb      	strh	r3, [r7, #12]
    new_position -= sector_computation;
 8003d1a:	89ba      	ldrh	r2, [r7, #12]
 8003d1c:	897b      	ldrh	r3, [r7, #10]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	81bb      	strh	r3, [r7, #12]
  }

  // Position is calculated differently if LINEAR or ROTARY sensor
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8003d24:	4b14      	ldr	r3, [pc, #80]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b20      	cmp	r3, #32
 8003d2c:	d004      	beq.n	8003d38 <TSL_linrot_CalcPos+0x1dc>
 8003d2e:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <TSL_linrot_CalcPos+0x21c>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	2b21      	cmp	r3, #33	; 0x21
 8003d36:	d12b      	bne.n	8003d90 <TSL_linrot_CalcPos+0x234>
  {

    // First adjustment used to shift all the values to obtain the "zero"
    if (new_position > 0)
 8003d38:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	dd05      	ble.n	8003d4c <TSL_linrot_CalcPos+0x1f0>
    {
      new_position -= position_correction;
 8003d40:	89ba      	ldrh	r2, [r7, #12]
 8003d42:	893b      	ldrh	r3, [r7, #8]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	81bb      	strh	r3, [r7, #12]
 8003d4a:	e007      	b.n	8003d5c <TSL_linrot_CalcPos+0x200>
    }
    else
    {
      new_position = new_position + (256 - position_correction);
 8003d4c:	89ba      	ldrh	r2, [r7, #12]
 8003d4e:	893b      	ldrh	r3, [r7, #8]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	81bb      	strh	r3, [r7, #12]
    }

    // Second adjustment used to clamp the values at both ends of sensor
    if (new_position < 0)
 8003d5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	da01      	bge.n	8003d68 <TSL_linrot_CalcPos+0x20c>
    {
      new_position = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	81bb      	strh	r3, [r7, #12]
    }

    if (new_position > 255)
 8003d68:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d6c:	2bff      	cmp	r3, #255	; 0xff
 8003d6e:	dd12      	ble.n	8003d96 <TSL_linrot_CalcPos+0x23a>
    {
      new_position = 255;
 8003d70:	23ff      	movs	r3, #255	; 0xff
 8003d72:	81bb      	strh	r3, [r7, #12]
    if (new_position > 255)
 8003d74:	e00f      	b.n	8003d96 <TSL_linrot_CalcPos+0x23a>
 8003d76:	bf00      	nop
 8003d78:	20000264 	.word	0x20000264
 8003d7c:	200000c2 	.word	0x200000c2
 8003d80:	200000c4 	.word	0x200000c4
 8003d84:	200000c6 	.word	0x200000c6
 8003d88:	200000c8 	.word	0x200000c8
 8003d8c:	200000c9 	.word	0x200000c9
    }

  }
  else // ROTARY sensor: keep only the low byte
  {
    new_position = (TSL_tPosition_T)new_position;
 8003d90:	89bb      	ldrh	r3, [r7, #12]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	81bb      	strh	r3, [r7, #12]

  //----------------------------------------------------------------------------
  // Direction Change Process
  //----------------------------------------------------------------------------

  if (THIS_DIRECTION == TSL_TRUE) // Anticlockwise direction ...
 8003d96:	4b96      	ldr	r3, [pc, #600]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	795b      	ldrb	r3, [r3, #5]
 8003d9e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 80c2 	beq.w	8003f2e <TSL_linrot_CalcPos+0x3d2>
  {

    // Check Direction changed and Position overflow from 0x00 to 0xFF not realized !
    if (((TSL_tPosition_T)new_position > THIS_RAW_POSITION) && (((TSL_tPosition_T)new_position - THIS_RAW_POSITION) < DIRECTION_CHANGE_MAX_DISPLACEMENT))
 8003daa:	89bb      	ldrh	r3, [r7, #12]
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	4b90      	ldr	r3, [pc, #576]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	785b      	ldrb	r3, [r3, #1]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d95b      	bls.n	8003e72 <TSL_linrot_CalcPos+0x316>
 8003dba:	89bb      	ldrh	r3, [r7, #12]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	4b8b      	ldr	r3, [pc, #556]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	785b      	ldrb	r3, [r3, #1]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2bfe      	cmp	r3, #254	; 0xfe
 8003dcc:	dc51      	bgt.n	8003e72 <TSL_linrot_CalcPos+0x316>
    {
      if (new_position < (uint16_t)(THIS_RAW_POSITION + THIS_DIR_CHG_POS))
 8003dce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003dd2:	4a87      	ldr	r2, [pc, #540]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003dd4:	6952      	ldr	r2, [r2, #20]
 8003dd6:	6812      	ldr	r2, [r2, #0]
 8003dd8:	7852      	ldrb	r2, [r2, #1]
 8003dda:	b291      	uxth	r1, r2
 8003ddc:	4a84      	ldr	r2, [pc, #528]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003dde:	6952      	ldr	r2, [r2, #20]
 8003de0:	6852      	ldr	r2, [r2, #4]
 8003de2:	7b12      	ldrb	r2, [r2, #12]
 8003de4:	b292      	uxth	r2, r2
 8003de6:	440a      	add	r2, r1
 8003de8:	b292      	uxth	r2, r2
 8003dea:	4293      	cmp	r3, r2
 8003dec:	da10      	bge.n	8003e10 <TSL_linrot_CalcPos+0x2b4>
      {
        THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8003dee:	4b80      	ldr	r3, [pc, #512]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	7a99      	ldrb	r1, [r3, #10]
 8003df6:	4b7e      	ldr	r3, [pc, #504]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e02:	b2d9      	uxtb	r1, r3
 8003e04:	7953      	ldrb	r3, [r2, #5]
 8003e06:	f361 0305 	bfi	r3, r1, #0, #6
 8003e0a:	7153      	strb	r3, [r2, #5]
        return TSL_STATUS_ERROR;
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e177      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
      }
      else
      {
        THIS_COUNTER_DIR--;
 8003e10:	4b77      	ldr	r3, [pc, #476]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	795a      	ldrb	r2, [r3, #5]
 8003e18:	f3c2 0205 	ubfx	r2, r2, #0, #6
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	323f      	adds	r2, #63	; 0x3f
 8003e20:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003e24:	b2d1      	uxtb	r1, r2
 8003e26:	795a      	ldrb	r2, [r3, #5]
 8003e28:	f361 0205 	bfi	r2, r1, #0, #6
 8003e2c:	715a      	strb	r2, [r3, #5]
        if (!THIS_COUNTER_DIR)
 8003e2e:	4b70      	ldr	r3, [pc, #448]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	795b      	ldrb	r3, [r3, #5]
 8003e36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d116      	bne.n	8003e6e <TSL_linrot_CalcPos+0x312>
        {
          THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8003e40:	4b6b      	ldr	r3, [pc, #428]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	7a99      	ldrb	r1, [r3, #10]
 8003e48:	4b69      	ldr	r3, [pc, #420]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	460b      	mov	r3, r1
 8003e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e54:	b2d9      	uxtb	r1, r3
 8003e56:	7953      	ldrb	r3, [r2, #5]
 8003e58:	f361 0305 	bfi	r3, r1, #0, #6
 8003e5c:	7153      	strb	r3, [r2, #5]
          THIS_DIRECTION = TSL_FALSE;  // New direction accepted: clockwise.
 8003e5e:	4b64      	ldr	r3, [pc, #400]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	7953      	ldrb	r3, [r2, #5]
 8003e66:	f36f 13c7 	bfc	r3, #7, #1
 8003e6a:	7153      	strb	r3, [r2, #5]
 8003e6c:	e001      	b.n	8003e72 <TSL_linrot_CalcPos+0x316>
        }
        else
        {
          return TSL_STATUS_ERROR;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	e146      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
        }
      }
    }

    // Check position overflow from 0xFF to 0x00 to be filtered !
    if ((new_position + DIRECTION_CHANGE_MAX_DISPLACEMENT) < THIS_RAW_POSITION)
 8003e72:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003e76:	33ff      	adds	r3, #255	; 0xff
 8003e78:	4a5d      	ldr	r2, [pc, #372]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e7a:	6952      	ldr	r2, [r2, #20]
 8003e7c:	6812      	ldr	r2, [r2, #0]
 8003e7e:	7852      	ldrb	r2, [r2, #1]
 8003e80:	4293      	cmp	r3, r2
 8003e82:	f280 8115 	bge.w	80040b0 <TSL_linrot_CalcPos+0x554>
    {
      if ((new_position + DIRECTION_CHANGE_TOTAL_STEPS) < (uint16_t)(THIS_RAW_POSITION + THIS_DIR_CHG_POS))
 8003e86:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003e8a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003e8e:	4a58      	ldr	r2, [pc, #352]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e90:	6952      	ldr	r2, [r2, #20]
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	7852      	ldrb	r2, [r2, #1]
 8003e96:	b291      	uxth	r1, r2
 8003e98:	4a55      	ldr	r2, [pc, #340]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003e9a:	6952      	ldr	r2, [r2, #20]
 8003e9c:	6852      	ldr	r2, [r2, #4]
 8003e9e:	7b12      	ldrb	r2, [r2, #12]
 8003ea0:	b292      	uxth	r2, r2
 8003ea2:	440a      	add	r2, r1
 8003ea4:	b292      	uxth	r2, r2
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	da10      	bge.n	8003ecc <TSL_linrot_CalcPos+0x370>
      {
        THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8003eaa:	4b51      	ldr	r3, [pc, #324]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	7a99      	ldrb	r1, [r3, #10]
 8003eb2:	4b4f      	ldr	r3, [pc, #316]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	460b      	mov	r3, r1
 8003eba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ebe:	b2d9      	uxtb	r1, r3
 8003ec0:	7953      	ldrb	r3, [r2, #5]
 8003ec2:	f361 0305 	bfi	r3, r1, #0, #6
 8003ec6:	7153      	strb	r3, [r2, #5]
        return TSL_STATUS_ERROR;
 8003ec8:	2302      	movs	r3, #2
 8003eca:	e119      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
      }
      else
      {
        THIS_COUNTER_DIR--;
 8003ecc:	4b48      	ldr	r3, [pc, #288]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	795a      	ldrb	r2, [r3, #5]
 8003ed4:	f3c2 0205 	ubfx	r2, r2, #0, #6
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	323f      	adds	r2, #63	; 0x3f
 8003edc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003ee0:	b2d1      	uxtb	r1, r2
 8003ee2:	795a      	ldrb	r2, [r3, #5]
 8003ee4:	f361 0205 	bfi	r2, r1, #0, #6
 8003ee8:	715a      	strb	r2, [r3, #5]
        if (!THIS_COUNTER_DIR)
 8003eea:	4b41      	ldr	r3, [pc, #260]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	795b      	ldrb	r3, [r3, #5]
 8003ef2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d116      	bne.n	8003f2a <TSL_linrot_CalcPos+0x3ce>
        {
          THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8003efc:	4b3c      	ldr	r3, [pc, #240]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	7a99      	ldrb	r1, [r3, #10]
 8003f04:	4b3a      	ldr	r3, [pc, #232]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f10:	b2d9      	uxtb	r1, r3
 8003f12:	7953      	ldrb	r3, [r2, #5]
 8003f14:	f361 0305 	bfi	r3, r1, #0, #6
 8003f18:	7153      	strb	r3, [r2, #5]
          THIS_DIRECTION = TSL_FALSE;  // New direction accepted: clockwise.
 8003f1a:	4b35      	ldr	r3, [pc, #212]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	7953      	ldrb	r3, [r2, #5]
 8003f22:	f36f 13c7 	bfc	r3, #7, #1
 8003f26:	7153      	strb	r3, [r2, #5]
 8003f28:	e0c2      	b.n	80040b0 <TSL_linrot_CalcPos+0x554>
        }
        else
        {
          return TSL_STATUS_ERROR;
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	e0e8      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
  }
  else // Clockwise direction... DEFAULT SETTING !
  {

    // Check Direction changed and Position overflow from 0xFF to 0x00 not realized !
    if (((TSL_tPosition_T)new_position < THIS_RAW_POSITION) && ((THIS_RAW_POSITION - (TSL_tPosition_T)new_position) < DIRECTION_CHANGE_MAX_DISPLACEMENT))
 8003f2e:	89bb      	ldrh	r3, [r7, #12]
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	4b2f      	ldr	r3, [pc, #188]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	785b      	ldrb	r3, [r3, #1]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d25a      	bcs.n	8003ff4 <TSL_linrot_CalcPos+0x498>
 8003f3e:	4b2c      	ldr	r3, [pc, #176]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	785b      	ldrb	r3, [r3, #1]
 8003f46:	461a      	mov	r2, r3
 8003f48:	89bb      	ldrh	r3, [r7, #12]
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2bfe      	cmp	r3, #254	; 0xfe
 8003f50:	dc50      	bgt.n	8003ff4 <TSL_linrot_CalcPos+0x498>
    {
      if ((new_position + THIS_DIR_CHG_POS) > THIS_RAW_POSITION)
 8003f52:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003f56:	4a26      	ldr	r2, [pc, #152]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f58:	6952      	ldr	r2, [r2, #20]
 8003f5a:	6852      	ldr	r2, [r2, #4]
 8003f5c:	7b12      	ldrb	r2, [r2, #12]
 8003f5e:	4413      	add	r3, r2
 8003f60:	4a23      	ldr	r2, [pc, #140]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f62:	6952      	ldr	r2, [r2, #20]
 8003f64:	6812      	ldr	r2, [r2, #0]
 8003f66:	7852      	ldrb	r2, [r2, #1]
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	dd10      	ble.n	8003f8e <TSL_linrot_CalcPos+0x432>
      {
        THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8003f6c:	4b20      	ldr	r3, [pc, #128]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	7a99      	ldrb	r1, [r3, #10]
 8003f74:	4b1e      	ldr	r3, [pc, #120]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f80:	b2d9      	uxtb	r1, r3
 8003f82:	7953      	ldrb	r3, [r2, #5]
 8003f84:	f361 0305 	bfi	r3, r1, #0, #6
 8003f88:	7153      	strb	r3, [r2, #5]
        return TSL_STATUS_ERROR;
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	e0b8      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
      }
      else
      {
        THIS_COUNTER_DIR--;
 8003f8e:	4b18      	ldr	r3, [pc, #96]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	795a      	ldrb	r2, [r3, #5]
 8003f96:	f3c2 0205 	ubfx	r2, r2, #0, #6
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	323f      	adds	r2, #63	; 0x3f
 8003f9e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003fa2:	b2d1      	uxtb	r1, r2
 8003fa4:	795a      	ldrb	r2, [r3, #5]
 8003fa6:	f361 0205 	bfi	r2, r1, #0, #6
 8003faa:	715a      	strb	r2, [r3, #5]
        if (!THIS_COUNTER_DIR)
 8003fac:	4b10      	ldr	r3, [pc, #64]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	795b      	ldrb	r3, [r3, #5]
 8003fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d116      	bne.n	8003fec <TSL_linrot_CalcPos+0x490>
        {
          THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8003fbe:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	7a99      	ldrb	r1, [r3, #10]
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	460b      	mov	r3, r1
 8003fce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fd2:	b2d9      	uxtb	r1, r3
 8003fd4:	7953      	ldrb	r3, [r2, #5]
 8003fd6:	f361 0305 	bfi	r3, r1, #0, #6
 8003fda:	7153      	strb	r3, [r2, #5]
          THIS_DIRECTION = TSL_TRUE;  // New direction accepted: anticlockwise.
 8003fdc:	4b04      	ldr	r3, [pc, #16]	; (8003ff0 <TSL_linrot_CalcPos+0x494>)
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	7953      	ldrb	r3, [r2, #5]
 8003fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fe8:	7153      	strb	r3, [r2, #5]
 8003fea:	e003      	b.n	8003ff4 <TSL_linrot_CalcPos+0x498>
        }
        else
        {
          return TSL_STATUS_ERROR;
 8003fec:	2302      	movs	r3, #2
 8003fee:	e087      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
 8003ff0:	20000264 	.word	0x20000264
        }
      }
    }

    // Check position overflow from 0x00 to 0xFF to be filtered !
    if (new_position > (uint16_t)(THIS_RAW_POSITION + DIRECTION_CHANGE_MAX_DISPLACEMENT))
 8003ff4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003ff8:	4a43      	ldr	r2, [pc, #268]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 8003ffa:	6952      	ldr	r2, [r2, #20]
 8003ffc:	6812      	ldr	r2, [r2, #0]
 8003ffe:	7852      	ldrb	r2, [r2, #1]
 8004000:	b292      	uxth	r2, r2
 8004002:	32ff      	adds	r2, #255	; 0xff
 8004004:	b292      	uxth	r2, r2
 8004006:	4293      	cmp	r3, r2
 8004008:	dd52      	ble.n	80040b0 <TSL_linrot_CalcPos+0x554>
    {
      if ((new_position + THIS_DIR_CHG_POS) > (uint16_t)(THIS_RAW_POSITION + DIRECTION_CHANGE_TOTAL_STEPS))
 800400a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800400e:	4a3e      	ldr	r2, [pc, #248]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 8004010:	6952      	ldr	r2, [r2, #20]
 8004012:	6852      	ldr	r2, [r2, #4]
 8004014:	7b12      	ldrb	r2, [r2, #12]
 8004016:	4413      	add	r3, r2
 8004018:	4a3b      	ldr	r2, [pc, #236]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 800401a:	6952      	ldr	r2, [r2, #20]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	7852      	ldrb	r2, [r2, #1]
 8004020:	b292      	uxth	r2, r2
 8004022:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004026:	b292      	uxth	r2, r2
 8004028:	4293      	cmp	r3, r2
 800402a:	dd10      	ble.n	800404e <TSL_linrot_CalcPos+0x4f2>
      {
        THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 800402c:	4b36      	ldr	r3, [pc, #216]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	7a99      	ldrb	r1, [r3, #10]
 8004034:	4b34      	ldr	r3, [pc, #208]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	460b      	mov	r3, r1
 800403c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004040:	b2d9      	uxtb	r1, r3
 8004042:	7953      	ldrb	r3, [r2, #5]
 8004044:	f361 0305 	bfi	r3, r1, #0, #6
 8004048:	7153      	strb	r3, [r2, #5]
        return TSL_STATUS_ERROR;
 800404a:	2302      	movs	r3, #2
 800404c:	e058      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
      }
      else
      {
        THIS_COUNTER_DIR--;
 800404e:	4b2e      	ldr	r3, [pc, #184]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	795a      	ldrb	r2, [r3, #5]
 8004056:	f3c2 0205 	ubfx	r2, r2, #0, #6
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	323f      	adds	r2, #63	; 0x3f
 800405e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8004062:	b2d1      	uxtb	r1, r2
 8004064:	795a      	ldrb	r2, [r3, #5]
 8004066:	f361 0205 	bfi	r2, r1, #0, #6
 800406a:	715a      	strb	r2, [r3, #5]
        if (!THIS_COUNTER_DIR)
 800406c:	4b26      	ldr	r3, [pc, #152]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	795b      	ldrb	r3, [r3, #5]
 8004074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d116      	bne.n	80040ac <TSL_linrot_CalcPos+0x550>
        {
          THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 800407e:	4b22      	ldr	r3, [pc, #136]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	7a99      	ldrb	r1, [r3, #10]
 8004086:	4b20      	ldr	r3, [pc, #128]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	460b      	mov	r3, r1
 800408e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004092:	b2d9      	uxtb	r1, r3
 8004094:	7953      	ldrb	r3, [r2, #5]
 8004096:	f361 0305 	bfi	r3, r1, #0, #6
 800409a:	7153      	strb	r3, [r2, #5]
          THIS_DIRECTION = TSL_TRUE;  // New direction accepted: anticlockwise.
 800409c:	4b1a      	ldr	r3, [pc, #104]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	7953      	ldrb	r3, [r2, #5]
 80040a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040a8:	7153      	strb	r3, [r2, #5]
 80040aa:	e001      	b.n	80040b0 <TSL_linrot_CalcPos+0x554>
        }
        else
        {
          return TSL_STATUS_ERROR;
 80040ac:	2302      	movs	r3, #2
 80040ae:	e027      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
  //----------------------------------------------------------------------------

  // The Raw Position is always updated
  // The Position is updated only if different from the previous one

  THIS_RAW_POSITION = (TSL_tPosition_T)new_position;
 80040b0:	4b15      	ldr	r3, [pc, #84]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	89ba      	ldrh	r2, [r7, #12]
 80040b8:	b2d2      	uxtb	r2, r2
 80040ba:	705a      	strb	r2, [r3, #1]

  u_new_position = (TSL_tPosition_T)((TSL_tPosition_T)new_position >> (RESOLUTION_CALCULATION - THIS_RESOLUTION));
 80040bc:	89bb      	ldrh	r3, [r7, #12]
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	461a      	mov	r2, r3
 80040c2:	4b11      	ldr	r3, [pc, #68]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	7adb      	ldrb	r3, [r3, #11]
 80040ca:	f1c3 0308 	rsb	r3, r3, #8
 80040ce:	fa42 f303 	asr.w	r3, r2, r3
 80040d2:	71fb      	strb	r3, [r7, #7]

  if (THIS_POSITION == u_new_position)
 80040d4:	4b0c      	ldr	r3, [pc, #48]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	789b      	ldrb	r3, [r3, #2]
 80040dc:	79fa      	ldrb	r2, [r7, #7]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d101      	bne.n	80040e6 <TSL_linrot_CalcPos+0x58a>
  {
    return TSL_STATUS_ERROR;
 80040e2:	2302      	movs	r3, #2
 80040e4:	e00c      	b.n	8004100 <TSL_linrot_CalcPos+0x5a4>
  }
  else
  {
    THIS_POSITION = u_new_position;
 80040e6:	4b08      	ldr	r3, [pc, #32]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	79fa      	ldrb	r2, [r7, #7]
 80040ee:	709a      	strb	r2, [r3, #2]
    THIS_POSCHANGE = TSL_STATE_CHANGED;
 80040f0:	4b05      	ldr	r3, [pc, #20]	; (8004108 <TSL_linrot_CalcPos+0x5ac>)
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	7913      	ldrb	r3, [r2, #4]
 80040f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040fc:	7113      	strb	r3, [r2, #4]
    return TSL_STATUS_OK;
 80040fe:	2300      	movs	r3, #0
  }

}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	20000264 	.word	0x20000264

0800410c <TSL_linrot_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_linrot_SetStateCalibration(TSL_tCounter_T delay)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	4603      	mov	r3, r0
 8004114:	71fb      	strb	r3, [r7, #7]
  THIS_STATEID = TSL_STATEID_CALIB;
 8004116:	4b1a      	ldr	r3, [pc, #104]	; (8004180 <TSL_linrot_SetStateCalibration+0x74>)
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8004120:	4b17      	ldr	r3, [pc, #92]	; (8004180 <TSL_linrot_SetStateCalibration+0x74>)
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	7913      	ldrb	r3, [r2, #4]
 8004128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800412c:	7113      	strb	r3, [r2, #4]
  TSL_linrot_ProcessCh_All_SetStatus(TSL_OBJ_STATUS_ON);
 800412e:	2003      	movs	r0, #3
 8004130:	f000 fde6 	bl	8004d00 <TSL_linrot_ProcessCh_All_SetStatus>

  switch (TSL_Params.NbCalibSamples)
 8004134:	4b13      	ldr	r3, [pc, #76]	; (8004184 <TSL_linrot_SetStateCalibration+0x78>)
 8004136:	889b      	ldrh	r3, [r3, #4]
 8004138:	2b04      	cmp	r3, #4
 800413a:	d002      	beq.n	8004142 <TSL_linrot_SetStateCalibration+0x36>
 800413c:	2b10      	cmp	r3, #16
 800413e:	d004      	beq.n	800414a <TSL_linrot_SetStateCalibration+0x3e>
 8004140:	e007      	b.n	8004152 <TSL_linrot_SetStateCalibration+0x46>
  {
    case 4:
      CalibDiv = 2;
 8004142:	4b11      	ldr	r3, [pc, #68]	; (8004188 <TSL_linrot_SetStateCalibration+0x7c>)
 8004144:	2202      	movs	r2, #2
 8004146:	801a      	strh	r2, [r3, #0]
      break;
 8004148:	e00a      	b.n	8004160 <TSL_linrot_SetStateCalibration+0x54>
    case 16:
      CalibDiv = 4;
 800414a:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <TSL_linrot_SetStateCalibration+0x7c>)
 800414c:	2204      	movs	r2, #4
 800414e:	801a      	strh	r2, [r3, #0]
      break;
 8004150:	e006      	b.n	8004160 <TSL_linrot_SetStateCalibration+0x54>
    default:
      TSL_Params.NbCalibSamples =  8;
 8004152:	4b0c      	ldr	r3, [pc, #48]	; (8004184 <TSL_linrot_SetStateCalibration+0x78>)
 8004154:	2208      	movs	r2, #8
 8004156:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 8004158:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <TSL_linrot_SetStateCalibration+0x7c>)
 800415a:	2203      	movs	r2, #3
 800415c:	801a      	strh	r2, [r3, #0]
      break;
 800415e:	bf00      	nop
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8004160:	4b08      	ldr	r3, [pc, #32]	; (8004184 <TSL_linrot_SetStateCalibration+0x78>)
 8004162:	889b      	ldrh	r3, [r3, #4]
 8004164:	b2d9      	uxtb	r1, r3
 8004166:	4b06      	ldr	r3, [pc, #24]	; (8004180 <TSL_linrot_SetStateCalibration+0x74>)
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	79fa      	ldrb	r2, [r7, #7]
 800416e:	440a      	add	r2, r1
 8004170:	b2d2      	uxtb	r2, r2
 8004172:	70da      	strb	r2, [r3, #3]
  TSL_linrot_ProcessCh_All_ClearRef();
 8004174:	f000 ff10 	bl	8004f98 <TSL_linrot_ProcessCh_All_ClearRef>
}
 8004178:	bf00      	nop
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	20000264 	.word	0x20000264
 8004184:	20000080 	.word	0x20000080
 8004188:	200000c0 	.word	0x200000c0

0800418c <TSL_linrot_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_linrot_GetStateMask(void)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8004192:	2300      	movs	r3, #0
 8004194:	71fb      	strb	r3, [r7, #7]

#if TSLPRM_TOTAL_LINROTS > 0
  if ((TSL_Globals.This_Obj->Type == TSL_OBJ_LINEAR) ||
 8004196:	4b0d      	ldr	r3, [pc, #52]	; (80041cc <TSL_linrot_GetStateMask+0x40>)
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b20      	cmp	r3, #32
 800419e:	d004      	beq.n	80041aa <TSL_linrot_GetStateMask+0x1e>
      (TSL_Globals.This_Obj->Type == TSL_OBJ_ROTARY))
 80041a0:	4b0a      	ldr	r3, [pc, #40]	; (80041cc <TSL_linrot_GetStateMask+0x40>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	781b      	ldrb	r3, [r3, #0]
  if ((TSL_Globals.This_Obj->Type == TSL_OBJ_LINEAR) ||
 80041a6:	2b22      	cmp	r3, #34	; 0x22
 80041a8:	d10a      	bne.n	80041c0 <TSL_linrot_GetStateMask+0x34>
  {
    state_mask = TSL_Globals.This_LinRot->p_SM[THIS_STATEID].StateMask;
 80041aa:	4b08      	ldr	r3, [pc, #32]	; (80041cc <TSL_linrot_GetStateMask+0x40>)
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	69da      	ldr	r2, [r3, #28]
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <TSL_linrot_GetStateMask+0x40>)
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4413      	add	r3, r2
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	71fb      	strb	r3, [r7, #7]
  {
    state_mask = TSL_Params.p_LinRotSM[THIS_STATEID].StateMask;
  }
#endif

  return state_mask;
 80041c0:	79fb      	ldrb	r3, [r7, #7]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr
 80041cc:	20000264 	.word	0x20000264

080041d0 <TSL_linrot_DebReleaseProxStateProcess>:
  * @brief  Debounce Release processing (previous state = Proximity)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebReleaseProxStateProcess(void)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 80041d4:	f000 fdee 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d105      	bne.n	80041ea <TSL_linrot_DebReleaseProxStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 80041de:	4b18      	ldr	r3, [pc, #96]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2206      	movs	r2, #6
 80041e6:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 80041e8:	e028      	b.n	800423c <TSL_linrot_DebReleaseProxStateProcess+0x6c>
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 80041ea:	4b15      	ldr	r3, [pc, #84]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	785b      	ldrb	r3, [r3, #1]
 80041f2:	2100      	movs	r1, #0
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 fe6b 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d105      	bne.n	800420c <TSL_linrot_DebReleaseProxStateProcess+0x3c>
      THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 8004200:	4b0f      	ldr	r3, [pc, #60]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2206      	movs	r2, #6
 8004208:	701a      	strb	r2, [r3, #0]
}
 800420a:	e017      	b.n	800423c <TSL_linrot_DebReleaseProxStateProcess+0x6c>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800420c:	4b0c      	ldr	r3, [pc, #48]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	78db      	ldrb	r3, [r3, #3]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d006      	beq.n	8004226 <TSL_linrot_DebReleaseProxStateProcess+0x56>
 8004218:	4b09      	ldr	r3, [pc, #36]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	78da      	ldrb	r2, [r3, #3]
 8004220:	3a01      	subs	r2, #1
 8004222:	b2d2      	uxtb	r2, r2
 8004224:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004226:	4b06      	ldr	r3, [pc, #24]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	78db      	ldrb	r3, [r3, #3]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d104      	bne.n	800423c <TSL_linrot_DebReleaseProxStateProcess+0x6c>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004232:	4b03      	ldr	r3, [pc, #12]	; (8004240 <TSL_linrot_DebReleaseProxStateProcess+0x70>)
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2202      	movs	r2, #2
 800423a:	701a      	strb	r2, [r3, #0]
}
 800423c:	bf00      	nop
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20000264 	.word	0x20000264

08004244 <TSL_linrot_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebReleaseDetectStateProcess(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004248:	f000 fdb4 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d105      	bne.n	800425e <TSL_linrot_DebReleaseDetectStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 8004252:	4b20      	ldr	r3, [pc, #128]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	220a      	movs	r2, #10
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	e039      	b.n	80042d2 <TSL_linrot_DebReleaseDetectStateProcess+0x8e>
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 800425e:	4b1d      	ldr	r3, [pc, #116]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	78db      	ldrb	r3, [r3, #3]
 8004266:	2101      	movs	r1, #1
 8004268:	4618      	mov	r0, r3
 800426a:	f000 fe31 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d105      	bne.n	8004280 <TSL_linrot_DebReleaseDetectStateProcess+0x3c>
    {
      THIS_STATEID = TSL_STATEID_DETECT;
 8004274:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	220a      	movs	r2, #10
 800427c:	701a      	strb	r2, [r3, #0]
 800427e:	e028      	b.n	80042d2 <TSL_linrot_DebReleaseDetectStateProcess+0x8e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 8004280:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	785b      	ldrb	r3, [r3, #1]
 8004288:	2100      	movs	r1, #0
 800428a:	4618      	mov	r0, r3
 800428c:	f000 fe20 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d105      	bne.n	80042a2 <TSL_linrot_DebReleaseDetectStateProcess+0x5e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8004296:	4b0f      	ldr	r3, [pc, #60]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2206      	movs	r2, #6
 800429e:	701a      	strb	r2, [r3, #0]
        return;
 80042a0:	e017      	b.n	80042d2 <TSL_linrot_DebReleaseDetectStateProcess+0x8e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80042a2:	4b0c      	ldr	r3, [pc, #48]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	78db      	ldrb	r3, [r3, #3]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d006      	beq.n	80042bc <TSL_linrot_DebReleaseDetectStateProcess+0x78>
 80042ae:	4b09      	ldr	r3, [pc, #36]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	78da      	ldrb	r2, [r3, #3]
 80042b6:	3a01      	subs	r2, #1
 80042b8:	b2d2      	uxtb	r2, r2
 80042ba:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80042bc:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	78db      	ldrb	r3, [r3, #3]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d104      	bne.n	80042d2 <TSL_linrot_DebReleaseDetectStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80042c8:	4b02      	ldr	r3, [pc, #8]	; (80042d4 <TSL_linrot_DebReleaseDetectStateProcess+0x90>)
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2202      	movs	r2, #2
 80042d0:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20000264 	.word	0x20000264

080042d8 <TSL_linrot_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_linrot_DebReleaseTouchStateProcess(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 80042dc:	f000 fd6a 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d105      	bne.n	80042f2 <TSL_linrot_DebReleaseTouchStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 80042e6:	4b20      	ldr	r3, [pc, #128]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	220c      	movs	r2, #12
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	e039      	b.n	8004366 <TSL_linrot_DebReleaseTouchStateProcess+0x8e>
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 80042f2:	4b1d      	ldr	r3, [pc, #116]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	78db      	ldrb	r3, [r3, #3]
 80042fa:	2101      	movs	r1, #1
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 fde7 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d105      	bne.n	8004314 <TSL_linrot_DebReleaseTouchStateProcess+0x3c>
    {
      THIS_STATEID = TSL_STATEID_TOUCH;
 8004308:	4b17      	ldr	r3, [pc, #92]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	220c      	movs	r2, #12
 8004310:	701a      	strb	r2, [r3, #0]
 8004312:	e028      	b.n	8004366 <TSL_linrot_DebReleaseTouchStateProcess+0x8e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 8004314:	4b14      	ldr	r3, [pc, #80]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	785b      	ldrb	r3, [r3, #1]
 800431c:	2100      	movs	r1, #0
 800431e:	4618      	mov	r0, r3
 8004320:	f000 fdd6 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d105      	bne.n	8004336 <TSL_linrot_DebReleaseTouchStateProcess+0x5e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800432a:	4b0f      	ldr	r3, [pc, #60]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2206      	movs	r2, #6
 8004332:	701a      	strb	r2, [r3, #0]
        return;
 8004334:	e017      	b.n	8004366 <TSL_linrot_DebReleaseTouchStateProcess+0x8e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004336:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	78db      	ldrb	r3, [r3, #3]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d006      	beq.n	8004350 <TSL_linrot_DebReleaseTouchStateProcess+0x78>
 8004342:	4b09      	ldr	r3, [pc, #36]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	78da      	ldrb	r2, [r3, #3]
 800434a:	3a01      	subs	r2, #1
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004350:	4b05      	ldr	r3, [pc, #20]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	78db      	ldrb	r3, [r3, #3]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d104      	bne.n	8004366 <TSL_linrot_DebReleaseTouchStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 800435c:	4b02      	ldr	r3, [pc, #8]	; (8004368 <TSL_linrot_DebReleaseTouchStateProcess+0x90>)
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2202      	movs	r2, #2
 8004364:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8004366:	bd80      	pop	{r7, pc}
 8004368:	20000264 	.word	0x20000264

0800436c <TSL_linrot_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_linrot_ReleaseStateProcess(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004370:	f000 fd20 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d119      	bne.n	80043ae <TSL_linrot_ReleaseStateProcess+0x42>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 800437a:	4b43      	ldr	r3, [pc, #268]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	4b41      	ldr	r3, [pc, #260]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	7a52      	ldrb	r2, [r2, #9]
 8004388:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 800438a:	4b3f      	ldr	r3, [pc, #252]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	78db      	ldrb	r3, [r3, #3]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d105      	bne.n	80043a2 <TSL_linrot_ReleaseStateProcess+0x36>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004396:	4b3c      	ldr	r3, [pc, #240]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	220d      	movs	r2, #13
 800439e:	701a      	strb	r2, [r3, #0]
 80043a0:	e071      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 80043a2:	4b39      	ldr	r3, [pc, #228]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	220f      	movs	r2, #15
 80043aa:	701a      	strb	r2, [r3, #0]
 80043ac:	e06b      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_DETECTIN_TH, 1) == TSL_STATUS_OK)
 80043ae:	4b36      	ldr	r3, [pc, #216]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	789b      	ldrb	r3, [r3, #2]
 80043b6:	2101      	movs	r1, #1
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fd57 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d119      	bne.n	80043f8 <TSL_linrot_ReleaseStateProcess+0x8c>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 80043c4:	4b30      	ldr	r3, [pc, #192]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	4b2f      	ldr	r3, [pc, #188]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	79d2      	ldrb	r2, [r2, #7]
 80043d2:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80043d4:	4b2c      	ldr	r3, [pc, #176]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	78db      	ldrb	r3, [r3, #3]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d105      	bne.n	80043ec <TSL_linrot_ReleaseStateProcess+0x80>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 80043e0:	4b29      	ldr	r3, [pc, #164]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	220a      	movs	r2, #10
 80043e8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 80043ea:	e04c      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 80043ec:	4b26      	ldr	r3, [pc, #152]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	220b      	movs	r2, #11
 80043f4:	701a      	strb	r2, [r3, #0]
      return;
 80043f6:	e046      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
    }

#if TSLPRM_USE_PROX > 0
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_PROXIN_TH, 0) == TSL_STATUS_OK)
 80043f8:	4b23      	ldr	r3, [pc, #140]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2100      	movs	r1, #0
 8004402:	4618      	mov	r0, r3
 8004404:	f000 fd32 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d119      	bne.n	8004442 <TSL_linrot_ReleaseStateProcess+0xd6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 800440e:	4b1e      	ldr	r3, [pc, #120]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	4b1c      	ldr	r3, [pc, #112]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	7992      	ldrb	r2, [r2, #6]
 800441c:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 800441e:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	78db      	ldrb	r3, [r3, #3]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d105      	bne.n	8004436 <TSL_linrot_ReleaseStateProcess+0xca>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800442a:	4b17      	ldr	r3, [pc, #92]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2206      	movs	r2, #6
 8004432:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX;
      }
      return;
 8004434:	e027      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
        THIS_STATEID = TSL_STATEID_DEB_PROX;
 8004436:	4b14      	ldr	r3, [pc, #80]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2207      	movs	r2, #7
 800443e:	701a      	strb	r2, [r3, #0]
      return;
 8004440:	e021      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
    }
#endif

    // Check delta for re-calibration
    if (TSL_linrot_ProcessCh_One_DeltaBelowEquMinus(THIS_CALIB_TH, 1) == TSL_STATUS_OK)
 8004442:	4b11      	ldr	r3, [pc, #68]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	791b      	ldrb	r3, [r3, #4]
 800444a:	2101      	movs	r1, #1
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fcdb 	bl	8004e08 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d116      	bne.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8004458:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	4b0a      	ldr	r3, [pc, #40]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	7952      	ldrb	r2, [r2, #5]
 8004466:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004468:	4b07      	ldr	r3, [pc, #28]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	78db      	ldrb	r3, [r3, #3]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d103      	bne.n	800447c <TSL_linrot_ReleaseStateProcess+0x110>
      {
        TSL_linrot_SetStateCalibration(0);
 8004474:	2000      	movs	r0, #0
 8004476:	f7ff fe49 	bl	800410c <TSL_linrot_SetStateCalibration>
 800447a:	e004      	b.n	8004486 <TSL_linrot_ReleaseStateProcess+0x11a>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 800447c:	4b02      	ldr	r3, [pc, #8]	; (8004488 <TSL_linrot_ReleaseStateProcess+0x11c>)
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2201      	movs	r2, #1
 8004484:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8004486:	bd80      	pop	{r7, pc}
 8004488:	20000264 	.word	0x20000264

0800448c <TSL_linrot_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebCalibrationStateProcess(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004490:	f000 fc90 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d105      	bne.n	80044a6 <TSL_linrot_DebCalibrationStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 800449a:	4b17      	ldr	r3, [pc, #92]	; (80044f8 <TSL_linrot_DebCalibrationStateProcess+0x6c>)
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2202      	movs	r2, #2
 80044a2:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 80044a4:	e026      	b.n	80044f4 <TSL_linrot_DebCalibrationStateProcess+0x68>
    if (TSL_linrot_ProcessCh_One_DeltaBelowEquMinus(THIS_CALIB_TH, 1) == TSL_STATUS_OK) // Still below recalibration threshold
 80044a6:	4b14      	ldr	r3, [pc, #80]	; (80044f8 <TSL_linrot_DebCalibrationStateProcess+0x6c>)
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	791b      	ldrb	r3, [r3, #4]
 80044ae:	2101      	movs	r1, #1
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fca9 	bl	8004e08 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d116      	bne.n	80044ea <TSL_linrot_DebCalibrationStateProcess+0x5e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80044bc:	4b0e      	ldr	r3, [pc, #56]	; (80044f8 <TSL_linrot_DebCalibrationStateProcess+0x6c>)
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	78db      	ldrb	r3, [r3, #3]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d006      	beq.n	80044d6 <TSL_linrot_DebCalibrationStateProcess+0x4a>
 80044c8:	4b0b      	ldr	r3, [pc, #44]	; (80044f8 <TSL_linrot_DebCalibrationStateProcess+0x6c>)
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	78da      	ldrb	r2, [r3, #3]
 80044d0:	3a01      	subs	r2, #1
 80044d2:	b2d2      	uxtb	r2, r2
 80044d4:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80044d6:	4b08      	ldr	r3, [pc, #32]	; (80044f8 <TSL_linrot_DebCalibrationStateProcess+0x6c>)
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	78db      	ldrb	r3, [r3, #3]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d108      	bne.n	80044f4 <TSL_linrot_DebCalibrationStateProcess+0x68>
        TSL_linrot_SetStateCalibration(0);
 80044e2:	2000      	movs	r0, #0
 80044e4:	f7ff fe12 	bl	800410c <TSL_linrot_SetStateCalibration>
}
 80044e8:	e004      	b.n	80044f4 <TSL_linrot_DebCalibrationStateProcess+0x68>
      THIS_STATEID = TSL_STATEID_RELEASE;
 80044ea:	4b03      	ldr	r3, [pc, #12]	; (80044f8 <TSL_linrot_DebCalibrationStateProcess+0x6c>)
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2202      	movs	r2, #2
 80044f2:	701a      	strb	r2, [r3, #0]
}
 80044f4:	bf00      	nop
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	20000264 	.word	0x20000264

080044fc <TSL_linrot_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_linrot_CalibrationStateProcess(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004502:	f000 fc57 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d119      	bne.n	8004540 <TSL_linrot_CalibrationStateProcess+0x44>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 800450c:	4b4e      	ldr	r3, [pc, #312]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	4b4d      	ldr	r3, [pc, #308]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	7a52      	ldrb	r2, [r2, #9]
 800451a:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 800451c:	4b4a      	ldr	r3, [pc, #296]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	78db      	ldrb	r3, [r3, #3]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d105      	bne.n	8004534 <TSL_linrot_CalibrationStateProcess+0x38>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004528:	4b47      	ldr	r3, [pc, #284]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	220d      	movs	r2, #13
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	e086      	b.n	8004642 <TSL_linrot_CalibrationStateProcess+0x146>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8004534:	4b44      	ldr	r3, [pc, #272]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	220e      	movs	r2, #14
 800453c:	701a      	strb	r2, [r3, #0]
 800453e:	e080      	b.n	8004642 <TSL_linrot_CalibrationStateProcess+0x146>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    // Process all channels
    p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004540:	4b41      	ldr	r3, [pc, #260]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	60bb      	str	r3, [r7, #8]

    for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004548:	2300      	movs	r3, #0
 800454a:	73fb      	strb	r3, [r7, #15]
 800454c:	e036      	b.n	80045bc <TSL_linrot_CalibrationStateProcess+0xc0>
    {

      // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
      new_meas = p_Ch->Meas;
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	895b      	ldrh	r3, [r3, #10]
 8004552:	80fb      	strh	r3, [r7, #6]
#else // Calculate it
      new_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
#endif

      // Verify the first Reference value
      if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8004554:	4b3c      	ldr	r3, [pc, #240]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 8004556:	695b      	ldr	r3, [r3, #20]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	78da      	ldrb	r2, [r3, #3]
 800455c:	4b3b      	ldr	r3, [pc, #236]	; (800464c <TSL_linrot_CalibrationStateProcess+0x150>)
 800455e:	889b      	ldrh	r3, [r3, #4]
 8004560:	b2db      	uxtb	r3, r3
 8004562:	429a      	cmp	r2, r3
 8004564:	d10f      	bne.n	8004586 <TSL_linrot_CalibrationStateProcess+0x8a>
      {
        if (TSL_acq_TestFirstReferenceIsValid(p_Ch, new_meas))
 8004566:	88fb      	ldrh	r3, [r7, #6]
 8004568:	4619      	mov	r1, r3
 800456a:	68b8      	ldr	r0, [r7, #8]
 800456c:	f7ff f866 	bl	800363c <TSL_acq_TestFirstReferenceIsValid>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d003      	beq.n	800457e <TSL_linrot_CalibrationStateProcess+0x82>
        {
          p_Ch->Ref = new_meas;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	88fa      	ldrh	r2, [r7, #6]
 800457a:	809a      	strh	r2, [r3, #4]
 800457c:	e018      	b.n	80045b0 <TSL_linrot_CalibrationStateProcess+0xb4>
        }
        else
        {
          p_Ch->Ref = 0;
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2200      	movs	r2, #0
 8004582:	809a      	strh	r2, [r3, #4]
          return;
 8004584:	e05d      	b.n	8004642 <TSL_linrot_CalibrationStateProcess+0x146>
        }
      }
      else
      {
        // Add the measure in temporary Reference
        p_Ch->Ref += new_meas;
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	889a      	ldrh	r2, [r3, #4]
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	4413      	add	r3, r2
 800458e:	b29a      	uxth	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	809a      	strh	r2, [r3, #4]

        // Check reference overflow
        if (p_Ch->Ref < new_meas)
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	889b      	ldrh	r3, [r3, #4]
 8004598:	88fa      	ldrh	r2, [r7, #6]
 800459a:	429a      	cmp	r2, r3
 800459c:	d908      	bls.n	80045b0 <TSL_linrot_CalibrationStateProcess+0xb4>
        {
          p_Ch->Ref = 0; // Suppress the bad reference
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2200      	movs	r2, #0
 80045a2:	809a      	strh	r2, [r3, #4]
          THIS_STATEID = TSL_STATEID_ERROR;
 80045a4:	4b28      	ldr	r3, [pc, #160]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	220d      	movs	r2, #13
 80045ac:	701a      	strb	r2, [r3, #0]
          return;
 80045ae:	e048      	b.n	8004642 <TSL_linrot_CalibrationStateProcess+0x146>
        }
      }

      p_Ch++; // Next channel
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	330c      	adds	r3, #12
 80045b4:	60bb      	str	r3, [r7, #8]
    for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	3301      	adds	r3, #1
 80045ba:	73fb      	strb	r3, [r7, #15]
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	b29a      	uxth	r2, r3
 80045c0:	4b21      	ldr	r3, [pc, #132]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	899b      	ldrh	r3, [r3, #12]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d3c1      	bcc.n	800454e <TSL_linrot_CalibrationStateProcess+0x52>
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80045ca:	4b1f      	ldr	r3, [pc, #124]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	78db      	ldrb	r3, [r3, #3]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d006      	beq.n	80045e4 <TSL_linrot_CalibrationStateProcess+0xe8>
 80045d6:	4b1c      	ldr	r3, [pc, #112]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	78da      	ldrb	r2, [r3, #3]
 80045de:	3a01      	subs	r2, #1
 80045e0:	b2d2      	uxtb	r2, r2
 80045e2:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 80045e4:	4b18      	ldr	r3, [pc, #96]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	78db      	ldrb	r3, [r3, #3]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d128      	bne.n	8004642 <TSL_linrot_CalibrationStateProcess+0x146>
    {
      // Process all channels
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
 80045f0:	4b15      	ldr	r3, [pc, #84]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	60bb      	str	r3, [r7, #8]
      for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 80045f8:	2300      	movs	r3, #0
 80045fa:	73fb      	strb	r3, [r7, #15]
 80045fc:	e015      	b.n	800462a <TSL_linrot_CalibrationStateProcess+0x12e>
      {
        // Divide temporary Reference by the number of samples
        p_Ch->Ref >>= CalibDiv;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	889b      	ldrh	r3, [r3, #4]
 8004602:	461a      	mov	r2, r3
 8004604:	4b12      	ldr	r3, [pc, #72]	; (8004650 <TSL_linrot_CalibrationStateProcess+0x154>)
 8004606:	881b      	ldrh	r3, [r3, #0]
 8004608:	fa42 f303 	asr.w	r3, r2, r3
 800460c:	b29a      	uxth	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	809a      	strh	r2, [r3, #4]
        p_Ch->RefRest = 0;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2200      	movs	r2, #0
 8004616:	719a      	strb	r2, [r3, #6]
        p_Ch->Delta = 0;
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2200      	movs	r2, #0
 800461c:	811a      	strh	r2, [r3, #8]
        p_Ch++; // Next channel
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	330c      	adds	r3, #12
 8004622:	60bb      	str	r3, [r7, #8]
      for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	3301      	adds	r3, #1
 8004628:	73fb      	strb	r3, [r7, #15]
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	b29a      	uxth	r2, r3
 800462e:	4b06      	ldr	r3, [pc, #24]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	899b      	ldrh	r3, [r3, #12]
 8004634:	429a      	cmp	r2, r3
 8004636:	d3e2      	bcc.n	80045fe <TSL_linrot_CalibrationStateProcess+0x102>
      }
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004638:	4b03      	ldr	r3, [pc, #12]	; (8004648 <TSL_linrot_CalibrationStateProcess+0x14c>)
 800463a:	695b      	ldr	r3, [r3, #20]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2202      	movs	r2, #2
 8004640:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	20000264 	.word	0x20000264
 800464c:	20000080 	.word	0x20000080
 8004650:	200000c0 	.word	0x200000c0

08004654 <TSL_linrot_DebProxStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebProxStateProcess(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004658:	f000 fbac 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d105      	bne.n	800466e <TSL_linrot_DebProxStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8004662:	4b2a      	ldr	r3, [pc, #168]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2202      	movs	r2, #2
 800466a:	701a      	strb	r2, [r3, #0]
 800466c:	e04d      	b.n	800470a <TSL_linrot_DebProxStateProcess+0xb6>
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_DETECTIN_TH, 1) == TSL_STATUS_OK)
 800466e:	4b27      	ldr	r3, [pc, #156]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	789b      	ldrb	r3, [r3, #2]
 8004676:	2101      	movs	r1, #1
 8004678:	4618      	mov	r0, r3
 800467a:	f000 fbf7 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d119      	bne.n	80046b8 <TSL_linrot_DebProxStateProcess+0x64>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8004684:	4b21      	ldr	r3, [pc, #132]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	4b20      	ldr	r3, [pc, #128]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	79d2      	ldrb	r2, [r2, #7]
 8004692:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004694:	4b1d      	ldr	r3, [pc, #116]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	78db      	ldrb	r3, [r3, #3]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d105      	bne.n	80046ac <TSL_linrot_DebProxStateProcess+0x58>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 80046a0:	4b1a      	ldr	r3, [pc, #104]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046a2:	695b      	ldr	r3, [r3, #20]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	220a      	movs	r2, #10
 80046a8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 80046aa:	e02e      	b.n	800470a <TSL_linrot_DebProxStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 80046ac:	4b17      	ldr	r3, [pc, #92]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	220b      	movs	r2, #11
 80046b4:	701a      	strb	r2, [r3, #0]
      return;
 80046b6:	e028      	b.n	800470a <TSL_linrot_DebProxStateProcess+0xb6>
    }

    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_PROXIN_TH, 0) == TSL_STATUS_OK)
 80046b8:	4b14      	ldr	r3, [pc, #80]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	2100      	movs	r1, #0
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 fbd2 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d118      	bne.n	8004700 <TSL_linrot_DebProxStateProcess+0xac>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80046ce:	4b0f      	ldr	r3, [pc, #60]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	78db      	ldrb	r3, [r3, #3]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d006      	beq.n	80046e8 <TSL_linrot_DebProxStateProcess+0x94>
 80046da:	4b0c      	ldr	r3, [pc, #48]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	78da      	ldrb	r2, [r3, #3]
 80046e2:	3a01      	subs	r2, #1
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80046e8:	4b08      	ldr	r3, [pc, #32]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	78db      	ldrb	r3, [r3, #3]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10a      	bne.n	800470a <TSL_linrot_DebProxStateProcess+0xb6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2206      	movs	r2, #6
 80046fc:	701a      	strb	r2, [r3, #0]
 80046fe:	e004      	b.n	800470a <TSL_linrot_DebProxStateProcess+0xb6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004700:	4b02      	ldr	r3, [pc, #8]	; (800470c <TSL_linrot_DebProxStateProcess+0xb8>)
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2202      	movs	r2, #2
 8004708:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000264 	.word	0x20000264

08004710 <TSL_linrot_DebProxDetectStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebProxDetectStateProcess(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004714:	f000 fb4e 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d105      	bne.n	800472a <TSL_linrot_DebProxDetectStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_DETECT;
 800471e:	4b2a      	ldr	r3, [pc, #168]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	220a      	movs	r2, #10
 8004726:	701a      	strb	r2, [r3, #0]
 8004728:	e04d      	b.n	80047c6 <TSL_linrot_DebProxDetectStateProcess+0xb6>
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 800472a:	4b27      	ldr	r3, [pc, #156]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	78db      	ldrb	r3, [r3, #3]
 8004732:	2101      	movs	r1, #1
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fbcb 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d105      	bne.n	800474c <TSL_linrot_DebProxDetectStateProcess+0x3c>
    {
      THIS_STATEID = TSL_STATEID_DETECT;
 8004740:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	220a      	movs	r2, #10
 8004748:	701a      	strb	r2, [r3, #0]
      return;
 800474a:	e03c      	b.n	80047c6 <TSL_linrot_DebProxDetectStateProcess+0xb6>
    }

    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 800474c:	4b1e      	ldr	r3, [pc, #120]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	785b      	ldrb	r3, [r3, #1]
 8004754:	2100      	movs	r1, #0
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fbba 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d118      	bne.n	8004794 <TSL_linrot_DebProxDetectStateProcess+0x84>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004762:	4b19      	ldr	r3, [pc, #100]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	78db      	ldrb	r3, [r3, #3]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d006      	beq.n	800477c <TSL_linrot_DebProxDetectStateProcess+0x6c>
 800476e:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	78da      	ldrb	r2, [r3, #3]
 8004776:	3a01      	subs	r2, #1
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 800477c:	4b12      	ldr	r3, [pc, #72]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	78db      	ldrb	r3, [r3, #3]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d11e      	bne.n	80047c6 <TSL_linrot_DebProxDetectStateProcess+0xb6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8004788:	4b0f      	ldr	r3, [pc, #60]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2206      	movs	r2, #6
 8004790:	701a      	strb	r2, [r3, #0]
 8004792:	e018      	b.n	80047c6 <TSL_linrot_DebProxDetectStateProcess+0xb6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004794:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	4b0b      	ldr	r3, [pc, #44]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	7a12      	ldrb	r2, [r2, #8]
 80047a2:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80047a4:	4b08      	ldr	r3, [pc, #32]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	78db      	ldrb	r3, [r3, #3]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d105      	bne.n	80047bc <TSL_linrot_DebProxDetectStateProcess+0xac>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80047b0:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2202      	movs	r2, #2
 80047b8:	701a      	strb	r2, [r3, #0]
 80047ba:	e004      	b.n	80047c6 <TSL_linrot_DebProxDetectStateProcess+0xb6>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 80047bc:	4b02      	ldr	r3, [pc, #8]	; (80047c8 <TSL_linrot_DebProxDetectStateProcess+0xb8>)
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2204      	movs	r2, #4
 80047c4:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000264 	.word	0x20000264

080047cc <TSL_linrot_DebProxTouchStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Touch)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebProxTouchStateProcess(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 80047d0:	f000 faf0 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d105      	bne.n	80047e6 <TSL_linrot_DebProxTouchStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_TOUCH;
 80047da:	4b2a      	ldr	r3, [pc, #168]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	220c      	movs	r2, #12
 80047e2:	701a      	strb	r2, [r3, #0]
 80047e4:	e04d      	b.n	8004882 <TSL_linrot_DebProxTouchStateProcess+0xb6>
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 80047e6:	4b27      	ldr	r3, [pc, #156]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	78db      	ldrb	r3, [r3, #3]
 80047ee:	2101      	movs	r1, #1
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 fb6d 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d105      	bne.n	8004808 <TSL_linrot_DebProxTouchStateProcess+0x3c>
    {
      THIS_STATEID = TSL_STATEID_TOUCH;
 80047fc:	4b21      	ldr	r3, [pc, #132]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	220c      	movs	r2, #12
 8004804:	701a      	strb	r2, [r3, #0]
      return;
 8004806:	e03c      	b.n	8004882 <TSL_linrot_DebProxTouchStateProcess+0xb6>
    }

    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 8004808:	4b1e      	ldr	r3, [pc, #120]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	785b      	ldrb	r3, [r3, #1]
 8004810:	2100      	movs	r1, #0
 8004812:	4618      	mov	r0, r3
 8004814:	f000 fb5c 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d118      	bne.n	8004850 <TSL_linrot_DebProxTouchStateProcess+0x84>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800481e:	4b19      	ldr	r3, [pc, #100]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	78db      	ldrb	r3, [r3, #3]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d006      	beq.n	8004838 <TSL_linrot_DebProxTouchStateProcess+0x6c>
 800482a:	4b16      	ldr	r3, [pc, #88]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	78da      	ldrb	r2, [r3, #3]
 8004832:	3a01      	subs	r2, #1
 8004834:	b2d2      	uxtb	r2, r2
 8004836:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004838:	4b12      	ldr	r3, [pc, #72]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	78db      	ldrb	r3, [r3, #3]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d11e      	bne.n	8004882 <TSL_linrot_DebProxTouchStateProcess+0xb6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8004844:	4b0f      	ldr	r3, [pc, #60]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2206      	movs	r2, #6
 800484c:	701a      	strb	r2, [r3, #0]
 800484e:	e018      	b.n	8004882 <TSL_linrot_DebProxTouchStateProcess+0xb6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004850:	4b0c      	ldr	r3, [pc, #48]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	4b0b      	ldr	r3, [pc, #44]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	7a12      	ldrb	r2, [r2, #8]
 800485e:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004860:	4b08      	ldr	r3, [pc, #32]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	78db      	ldrb	r3, [r3, #3]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d105      	bne.n	8004878 <TSL_linrot_DebProxTouchStateProcess+0xac>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 800486c:	4b05      	ldr	r3, [pc, #20]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2202      	movs	r2, #2
 8004874:	701a      	strb	r2, [r3, #0]
 8004876:	e004      	b.n	8004882 <TSL_linrot_DebProxTouchStateProcess+0xb6>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8004878:	4b02      	ldr	r3, [pc, #8]	; (8004884 <TSL_linrot_DebProxTouchStateProcess+0xb8>)
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2205      	movs	r2, #5
 8004880:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8004882:	bd80      	pop	{r7, pc}
 8004884:	20000264 	.word	0x20000264

08004888 <TSL_linrot_ProxStateProcess>:
  * @brief  Proximity state processing
  * @param  None
  * @retval None
  */
void TSL_linrot_ProxStateProcess(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 800488c:	f000 fa92 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d119      	bne.n	80048ca <TSL_linrot_ProxStateProcess+0x42>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004896:	4b32      	ldr	r3, [pc, #200]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	4b30      	ldr	r3, [pc, #192]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	7a52      	ldrb	r2, [r2, #9]
 80048a4:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 80048a6:	4b2e      	ldr	r3, [pc, #184]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	78db      	ldrb	r3, [r3, #3]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d105      	bne.n	80048be <TSL_linrot_ProxStateProcess+0x36>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 80048b2:	4b2b      	ldr	r3, [pc, #172]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	220d      	movs	r2, #13
 80048ba:	701a      	strb	r2, [r3, #0]
 80048bc:	e04f      	b.n	800495e <TSL_linrot_ProxStateProcess+0xd6>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_PROX;
 80048be:	4b28      	ldr	r3, [pc, #160]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2210      	movs	r2, #16
 80048c6:	701a      	strb	r2, [r3, #0]
 80048c8:	e049      	b.n	800495e <TSL_linrot_ProxStateProcess+0xd6>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_DETECTIN_TH, 1) == TSL_STATUS_OK)
 80048ca:	4b25      	ldr	r3, [pc, #148]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	789b      	ldrb	r3, [r3, #2]
 80048d2:	2101      	movs	r1, #1
 80048d4:	4618      	mov	r0, r3
 80048d6:	f000 fac9 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d119      	bne.n	8004914 <TSL_linrot_ProxStateProcess+0x8c>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 80048e0:	4b1f      	ldr	r3, [pc, #124]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	4b1e      	ldr	r3, [pc, #120]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	79d2      	ldrb	r2, [r2, #7]
 80048ee:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80048f0:	4b1b      	ldr	r3, [pc, #108]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	78db      	ldrb	r3, [r3, #3]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d105      	bne.n	8004908 <TSL_linrot_ProxStateProcess+0x80>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 80048fc:	4b18      	ldr	r3, [pc, #96]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	220a      	movs	r2, #10
 8004904:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8004906:	e02a      	b.n	800495e <TSL_linrot_ProxStateProcess+0xd6>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8004908:	4b15      	ldr	r3, [pc, #84]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	220b      	movs	r2, #11
 8004910:	701a      	strb	r2, [r3, #0]
      return;
 8004912:	e024      	b.n	800495e <TSL_linrot_ProxStateProcess+0xd6>
    }

    if (TSL_linrot_ProcessCh_All_DeltaBelowEqu(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 8004914:	4b12      	ldr	r3, [pc, #72]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 8004916:	695b      	ldr	r3, [r3, #20]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	785b      	ldrb	r3, [r3, #1]
 800491c:	2100      	movs	r1, #0
 800491e:	4618      	mov	r0, r3
 8004920:	f000 fb08 	bl	8004f34 <TSL_linrot_ProcessCh_All_DeltaBelowEqu>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d119      	bne.n	800495e <TSL_linrot_ProxStateProcess+0xd6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 800492a:	4b0d      	ldr	r3, [pc, #52]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	7a12      	ldrb	r2, [r2, #8]
 8004938:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 800493a:	4b09      	ldr	r3, [pc, #36]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	78db      	ldrb	r3, [r3, #3]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d105      	bne.n	8004952 <TSL_linrot_ProxStateProcess+0xca>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004946:	4b06      	ldr	r3, [pc, #24]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2202      	movs	r2, #2
 800494e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
      }
      return;
 8004950:	e004      	b.n	800495c <TSL_linrot_ProxStateProcess+0xd4>
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
 8004952:	4b03      	ldr	r3, [pc, #12]	; (8004960 <TSL_linrot_ProxStateProcess+0xd8>)
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2203      	movs	r2, #3
 800495a:	701a      	strb	r2, [r3, #0]
      return;
 800495c:	bf00      	nop
      }
    }
#endif

  }
}
 800495e:	bd80      	pop	{r7, pc}
 8004960:	20000264 	.word	0x20000264

08004964 <TSL_linrot_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_linrot_DebDetectStateProcess(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004968:	f000 fa24 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d105      	bne.n	800497e <TSL_linrot_DebDetectStateProcess+0x1a>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8004972:	4b2b      	ldr	r3, [pc, #172]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2202      	movs	r2, #2
 800497a:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 800497c:	e04d      	b.n	8004a1a <TSL_linrot_DebDetectStateProcess+0xb6>
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_DETECTIN_TH, 1) == TSL_STATUS_OK)
 800497e:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	789b      	ldrb	r3, [r3, #2]
 8004986:	2101      	movs	r1, #1
 8004988:	4618      	mov	r0, r3
 800498a:	f000 fa6f 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d118      	bne.n	80049c6 <TSL_linrot_DebDetectStateProcess+0x62>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004994:	4b22      	ldr	r3, [pc, #136]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	78db      	ldrb	r3, [r3, #3]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d006      	beq.n	80049ae <TSL_linrot_DebDetectStateProcess+0x4a>
 80049a0:	4b1f      	ldr	r3, [pc, #124]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	78da      	ldrb	r2, [r3, #3]
 80049a8:	3a01      	subs	r2, #1
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 80049ae:	4b1c      	ldr	r3, [pc, #112]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	78db      	ldrb	r3, [r3, #3]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d12f      	bne.n	8004a1a <TSL_linrot_DebDetectStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_DETECT;
 80049ba:	4b19      	ldr	r3, [pc, #100]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	220a      	movs	r2, #10
 80049c2:	701a      	strb	r2, [r3, #0]
}
 80049c4:	e029      	b.n	8004a1a <TSL_linrot_DebDetectStateProcess+0xb6>
      if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_PROXIN_TH, 0) == TSL_STATUS_OK)
 80049c6:	4b16      	ldr	r3, [pc, #88]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	2100      	movs	r1, #0
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 fa4b 	bl	8004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d119      	bne.n	8004a10 <TSL_linrot_DebDetectStateProcess+0xac>
        THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 80049dc:	4b10      	ldr	r3, [pc, #64]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	4b0f      	ldr	r3, [pc, #60]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	7992      	ldrb	r2, [r2, #6]
 80049ea:	70da      	strb	r2, [r3, #3]
        if (THIS_COUNTER_DEB == 0)
 80049ec:	4b0c      	ldr	r3, [pc, #48]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049ee:	695b      	ldr	r3, [r3, #20]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	78db      	ldrb	r3, [r3, #3]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d105      	bne.n	8004a04 <TSL_linrot_DebDetectStateProcess+0xa0>
          THIS_STATEID = TSL_STATEID_PROX;
 80049f8:	4b09      	ldr	r3, [pc, #36]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2206      	movs	r2, #6
 8004a00:	701a      	strb	r2, [r3, #0]
}
 8004a02:	e00a      	b.n	8004a1a <TSL_linrot_DebDetectStateProcess+0xb6>
          THIS_STATEID = TSL_STATEID_DEB_PROX;
 8004a04:	4b06      	ldr	r3, [pc, #24]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2207      	movs	r2, #7
 8004a0c:	701a      	strb	r2, [r3, #0]
}
 8004a0e:	e004      	b.n	8004a1a <TSL_linrot_DebDetectStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004a10:	4b03      	ldr	r3, [pc, #12]	; (8004a20 <TSL_linrot_DebDetectStateProcess+0xbc>)
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2202      	movs	r2, #2
 8004a18:	701a      	strb	r2, [r3, #0]
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	20000264 	.word	0x20000264

08004a24 <TSL_linrot_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_linrot_DetectStateProcess(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_Status_enum_T pos_sts;
  TSL_tTick_sec_T tick_detected;
#endif

  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004a28:	f000 f9c4 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d119      	bne.n	8004a66 <TSL_linrot_DetectStateProcess+0x42>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004a32:	4b3c      	ldr	r3, [pc, #240]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	4b3a      	ldr	r3, [pc, #232]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	7a52      	ldrb	r2, [r2, #9]
 8004a40:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8004a42:	4b38      	ldr	r3, [pc, #224]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	78db      	ldrb	r3, [r3, #3]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d105      	bne.n	8004a5a <TSL_linrot_DetectStateProcess+0x36>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004a4e:	4b35      	ldr	r3, [pc, #212]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	220d      	movs	r2, #13
 8004a56:	701a      	strb	r2, [r3, #0]
 8004a58:	e063      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8004a5a:	4b32      	ldr	r3, [pc, #200]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2211      	movs	r2, #17
 8004a62:	701a      	strb	r2, [r3, #0]
 8004a64:	e05d      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
    }
  }
  else // Acquisition is OK or has NOISE
  {

    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 8004a66:	4b2f      	ldr	r3, [pc, #188]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	78db      	ldrb	r3, [r3, #3]
 8004a6e:	2101      	movs	r1, #1
 8004a70:	4618      	mov	r0, r3
 8004a72:	f000 fa2d 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d114      	bne.n	8004aa6 <TSL_linrot_DetectStateProcess+0x82>
    {
      //-------------------
      // Calculate position
      //-------------------
      if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARY))
 8004a7c:	4b29      	ldr	r3, [pc, #164]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	2b20      	cmp	r3, #32
 8004a84:	d004      	beq.n	8004a90 <TSL_linrot_DetectStateProcess+0x6c>
 8004a86:	4b27      	ldr	r3, [pc, #156]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	2b22      	cmp	r3, #34	; 0x22
 8004a8e:	d105      	bne.n	8004a9c <TSL_linrot_DetectStateProcess+0x78>
      {
        // Call the specific method
#if TSLPRM_DTO > 0
        pos_sts = TSL_Globals.This_LinRot->p_Methods->CalcPosition();
#else
        TSL_Globals.This_LinRot->p_Methods->CalcPosition();
 8004a90:	4b24      	ldr	r3, [pc, #144]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	4798      	blx	r3
            TSL_linrot_SetStateCalibration(0);
          }
        }
      }
#endif
      return; // Normal operation, stay in Detect state
 8004a9a:	e042      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
        TSL_Params.p_LinRotMT->CalcPosition();
 8004a9c:	4b22      	ldr	r3, [pc, #136]	; (8004b28 <TSL_linrot_DetectStateProcess+0x104>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	4798      	blx	r3
      return; // Normal operation, stay in Detect state
 8004aa4:	e03d      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
    }

#if TSLPRM_USE_PROX > 0
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 8004aa6:	4b1f      	ldr	r3, [pc, #124]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	785b      	ldrb	r3, [r3, #1]
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f000 fa0d 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d119      	bne.n	8004af0 <TSL_linrot_DetectStateProcess+0xcc>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8004abc:	4b19      	ldr	r3, [pc, #100]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	4b18      	ldr	r3, [pc, #96]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	7992      	ldrb	r2, [r2, #6]
 8004aca:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004acc:	4b15      	ldr	r3, [pc, #84]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	78db      	ldrb	r3, [r3, #3]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d105      	bne.n	8004ae4 <TSL_linrot_DetectStateProcess+0xc0>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8004ad8:	4b12      	ldr	r3, [pc, #72]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2206      	movs	r2, #6
 8004ae0:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
      }
      return;
 8004ae2:	e01e      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
 8004ae4:	4b0f      	ldr	r3, [pc, #60]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2208      	movs	r2, #8
 8004aec:	701a      	strb	r2, [r3, #0]
      return;
 8004aee:	e018      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004af0:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	7a12      	ldrb	r2, [r2, #8]
 8004afe:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8004b00:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	78db      	ldrb	r3, [r3, #3]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d105      	bne.n	8004b18 <TSL_linrot_DetectStateProcess+0xf4>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004b0c:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2202      	movs	r2, #2
 8004b14:	701a      	strb	r2, [r3, #0]
 8004b16:	e004      	b.n	8004b22 <TSL_linrot_DetectStateProcess+0xfe>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8004b18:	4b02      	ldr	r3, [pc, #8]	; (8004b24 <TSL_linrot_DetectStateProcess+0x100>)
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2204      	movs	r2, #4
 8004b20:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	20000264 	.word	0x20000264
 8004b28:	20000080 	.word	0x20000080

08004b2c <TSL_linrot_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_linrot_TouchStateProcess(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_Status_enum_T pos_sts;
  TSL_tTick_sec_T tick_detected;
#endif

  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004b30:	f000 f940 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d119      	bne.n	8004b6e <TSL_linrot_TouchStateProcess+0x42>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004b3a:	4b3c      	ldr	r3, [pc, #240]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	4b3a      	ldr	r3, [pc, #232]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	7a52      	ldrb	r2, [r2, #9]
 8004b48:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8004b4a:	4b38      	ldr	r3, [pc, #224]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	78db      	ldrb	r3, [r3, #3]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d105      	bne.n	8004b62 <TSL_linrot_TouchStateProcess+0x36>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004b56:	4b35      	ldr	r3, [pc, #212]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	220d      	movs	r2, #13
 8004b5e:	701a      	strb	r2, [r3, #0]
 8004b60:	e063      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8004b62:	4b32      	ldr	r3, [pc, #200]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2212      	movs	r2, #18
 8004b6a:	701a      	strb	r2, [r3, #0]
 8004b6c:	e05d      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
    }
  }
  else // Acquisition is OK or has NOISE
  {

    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 8004b6e:	4b2f      	ldr	r3, [pc, #188]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	78db      	ldrb	r3, [r3, #3]
 8004b76:	2101      	movs	r1, #1
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 f9a9 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d114      	bne.n	8004bae <TSL_linrot_TouchStateProcess+0x82>
    {
      //-------------------
      // Calculate position
      //-------------------
      if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARY))
 8004b84:	4b29      	ldr	r3, [pc, #164]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	2b20      	cmp	r3, #32
 8004b8c:	d004      	beq.n	8004b98 <TSL_linrot_TouchStateProcess+0x6c>
 8004b8e:	4b27      	ldr	r3, [pc, #156]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2b22      	cmp	r3, #34	; 0x22
 8004b96:	d105      	bne.n	8004ba4 <TSL_linrot_TouchStateProcess+0x78>
      {
        // Call the specific method
#if TSLPRM_DTO > 0
        pos_sts = TSL_Globals.This_LinRot->p_Methods->CalcPosition();
#else
        TSL_Globals.This_LinRot->p_Methods->CalcPosition();
 8004b98:	4b24      	ldr	r3, [pc, #144]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	4798      	blx	r3
            TSL_linrot_SetStateCalibration(0);
          }
        }
      }
#endif
      return; // Normal operation, stay in Touch state
 8004ba2:	e042      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
        TSL_Params.p_LinRotMT->CalcPosition();
 8004ba4:	4b22      	ldr	r3, [pc, #136]	; (8004c30 <TSL_linrot_TouchStateProcess+0x104>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	4798      	blx	r3
      return; // Normal operation, stay in Touch state
 8004bac:	e03d      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
    }

#if TSLPRM_USE_PROX > 0
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_PROXOUT_TH, 0) == TSL_STATUS_OK)
 8004bae:	4b1f      	ldr	r3, [pc, #124]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	785b      	ldrb	r3, [r3, #1]
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 f989 	bl	8004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d119      	bne.n	8004bf8 <TSL_linrot_TouchStateProcess+0xcc>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8004bc4:	4b19      	ldr	r3, [pc, #100]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	4b18      	ldr	r3, [pc, #96]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	7992      	ldrb	r2, [r2, #6]
 8004bd2:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8004bd4:	4b15      	ldr	r3, [pc, #84]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	78db      	ldrb	r3, [r3, #3]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d105      	bne.n	8004bec <TSL_linrot_TouchStateProcess+0xc0>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8004be0:	4b12      	ldr	r3, [pc, #72]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2206      	movs	r2, #6
 8004be8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
      }
      return;
 8004bea:	e01e      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
 8004bec:	4b0f      	ldr	r3, [pc, #60]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2209      	movs	r2, #9
 8004bf4:	701a      	strb	r2, [r3, #0]
      return;
 8004bf6:	e018      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004bf8:	4b0c      	ldr	r3, [pc, #48]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004bfa:	695b      	ldr	r3, [r3, #20]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	7a12      	ldrb	r2, [r2, #8]
 8004c06:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8004c08:	4b08      	ldr	r3, [pc, #32]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	78db      	ldrb	r3, [r3, #3]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d105      	bne.n	8004c20 <TSL_linrot_TouchStateProcess+0xf4>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004c14:	4b05      	ldr	r3, [pc, #20]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	e004      	b.n	8004c2a <TSL_linrot_TouchStateProcess+0xfe>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8004c20:	4b02      	ldr	r3, [pc, #8]	; (8004c2c <TSL_linrot_TouchStateProcess+0x100>)
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2205      	movs	r2, #5
 8004c28:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	20000264 	.word	0x20000264
 8004c30:	20000080 	.word	0x20000080

08004c34 <TSL_linrot_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_linrot_DebErrorStateProcess(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8004c3a:	f000 f8bb 	bl	8004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d118      	bne.n	8004c76 <TSL_linrot_DebErrorStateProcess+0x42>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004c44:	4b2d      	ldr	r3, [pc, #180]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	78db      	ldrb	r3, [r3, #3]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d006      	beq.n	8004c5e <TSL_linrot_DebErrorStateProcess+0x2a>
 8004c50:	4b2a      	ldr	r3, [pc, #168]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	78da      	ldrb	r2, [r3, #3]
 8004c58:	3a01      	subs	r2, #1
 8004c5a:	b2d2      	uxtb	r2, r2
 8004c5c:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8004c5e:	4b27      	ldr	r3, [pc, #156]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	78db      	ldrb	r3, [r3, #3]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d144      	bne.n	8004cf4 <TSL_linrot_DebErrorStateProcess+0xc0>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004c6a:	4b24      	ldr	r3, [pc, #144]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	220d      	movs	r2, #13
 8004c72:	701a      	strb	r2, [r3, #0]
      default:
        TSL_linrot_SetStateCalibration(0);
        break;
    }
  }
}
 8004c74:	e03e      	b.n	8004cf4 <TSL_linrot_DebErrorStateProcess+0xc0>
    mask = TSL_linrot_GetStateMask();
 8004c76:	f7ff fa89 	bl	800418c <TSL_linrot_GetStateMask>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	71fb      	strb	r3, [r7, #7]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8004c7e:	79fb      	ldrb	r3, [r7, #7]
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	71fb      	strb	r3, [r7, #7]
    switch (mask)
 8004c8a:	79fb      	ldrb	r3, [r7, #7]
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	2b07      	cmp	r3, #7
 8004c92:	d82b      	bhi.n	8004cec <TSL_linrot_DebErrorStateProcess+0xb8>
 8004c94:	a201      	add	r2, pc, #4	; (adr r2, 8004c9c <TSL_linrot_DebErrorStateProcess+0x68>)
 8004c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9a:	bf00      	nop
 8004c9c:	08004cbd 	.word	0x08004cbd
 8004ca0:	08004cc9 	.word	0x08004cc9
 8004ca4:	08004ced 	.word	0x08004ced
 8004ca8:	08004cd5 	.word	0x08004cd5
 8004cac:	08004ced 	.word	0x08004ced
 8004cb0:	08004ced 	.word	0x08004ced
 8004cb4:	08004ced 	.word	0x08004ced
 8004cb8:	08004ce1 	.word	0x08004ce1
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004cbc:	4b0f      	ldr	r3, [pc, #60]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	701a      	strb	r2, [r3, #0]
        break;
 8004cc6:	e015      	b.n	8004cf4 <TSL_linrot_DebErrorStateProcess+0xc0>
        THIS_STATEID = TSL_STATEID_PROX;
 8004cc8:	4b0c      	ldr	r3, [pc, #48]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2206      	movs	r2, #6
 8004cd0:	701a      	strb	r2, [r3, #0]
        break;
 8004cd2:	e00f      	b.n	8004cf4 <TSL_linrot_DebErrorStateProcess+0xc0>
        THIS_STATEID = TSL_STATEID_DETECT;
 8004cd4:	4b09      	ldr	r3, [pc, #36]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	220a      	movs	r2, #10
 8004cdc:	701a      	strb	r2, [r3, #0]
        break;
 8004cde:	e009      	b.n	8004cf4 <TSL_linrot_DebErrorStateProcess+0xc0>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8004ce0:	4b06      	ldr	r3, [pc, #24]	; (8004cfc <TSL_linrot_DebErrorStateProcess+0xc8>)
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	220c      	movs	r2, #12
 8004ce8:	701a      	strb	r2, [r3, #0]
        break;
 8004cea:	e003      	b.n	8004cf4 <TSL_linrot_DebErrorStateProcess+0xc0>
        TSL_linrot_SetStateCalibration(0);
 8004cec:	2000      	movs	r0, #0
 8004cee:	f7ff fa0d 	bl	800410c <TSL_linrot_SetStateCalibration>
        break;
 8004cf2:	bf00      	nop
}
 8004cf4:	bf00      	nop
 8004cf6:	3708      	adds	r7, #8
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	20000264 	.word	0x20000264

08004d00 <TSL_linrot_ProcessCh_All_SetStatus>:
  * @brief  Set all channels status to ON, OFF or BURST ONLY
  * @param  sts  Channel status
  * @retval None
  */
void TSL_linrot_ProcessCh_All_SetStatus(TSL_ObjStatus_enum_T sts)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	4603      	mov	r3, r0
 8004d08:	71fb      	strb	r3, [r7, #7]
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004d0a:	4b11      	ldr	r3, [pc, #68]	; (8004d50 <TSL_linrot_ProcessCh_All_SetStatus+0x50>)
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	60bb      	str	r3, [r7, #8]
  // Init channels status
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004d12:	2300      	movs	r3, #0
 8004d14:	73fb      	strb	r3, [r7, #15]
 8004d16:	e00e      	b.n	8004d36 <TSL_linrot_ProcessCh_All_SetStatus+0x36>
  {
    p_Ch->Flags.ObjStatus = sts;
 8004d18:	79fb      	ldrb	r3, [r7, #7]
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	b2d9      	uxtb	r1, r3
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	7813      	ldrb	r3, [r2, #0]
 8004d24:	f361 03c4 	bfi	r3, r1, #3, #2
 8004d28:	7013      	strb	r3, [r2, #0]
    p_Ch++;
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	330c      	adds	r3, #12
 8004d2e:	60bb      	str	r3, [r7, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	3301      	adds	r3, #1
 8004d34:	73fb      	strb	r3, [r7, #15]
 8004d36:	7bfb      	ldrb	r3, [r7, #15]
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <TSL_linrot_ProcessCh_All_SetStatus+0x50>)
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	899b      	ldrh	r3, [r3, #12]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d3e9      	bcc.n	8004d18 <TSL_linrot_ProcessCh_All_SetStatus+0x18>
  }
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr
 8004d50:	20000264 	.word	0x20000264

08004d54 <TSL_linrot_ProcessCh_One_DataReady>:
  * @brief  Check if at least one channel has a data ready
  * @param  None
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_DataReady(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004d5a:	4b15      	ldr	r3, [pc, #84]	; (8004db0 <TSL_linrot_ProcessCh_One_DataReady+0x5c>)
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	60bb      	str	r3, [r7, #8]
  TSL_Status_enum_T retval = TSL_STATUS_ERROR;
 8004d62:	2302      	movs	r3, #2
 8004d64:	71fb      	strb	r3, [r7, #7]
  // Return OK if at least one channel has a data ready
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004d66:	2300      	movs	r3, #0
 8004d68:	73fb      	strb	r3, [r7, #15]
 8004d6a:	e013      	b.n	8004d94 <TSL_linrot_ProcessCh_One_DataReady+0x40>
  {
    if (p_Ch->Flags.DataReady == TSL_DATA_READY)
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d006      	beq.n	8004d88 <TSL_linrot_ProcessCh_One_DataReady+0x34>
    {
      p_Ch->Flags.DataReady = TSL_DATA_NOT_READY; // The new data is processed
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	7813      	ldrb	r3, [r2, #0]
 8004d7e:	f36f 0300 	bfc	r3, #0, #1
 8004d82:	7013      	strb	r3, [r2, #0]
      retval = TSL_STATUS_OK;
 8004d84:	2300      	movs	r3, #0
 8004d86:	71fb      	strb	r3, [r7, #7]
    }
    p_Ch++;
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	330c      	adds	r3, #12
 8004d8c:	60bb      	str	r3, [r7, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
 8004d90:	3301      	adds	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	4b05      	ldr	r3, [pc, #20]	; (8004db0 <TSL_linrot_ProcessCh_One_DataReady+0x5c>)
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	899b      	ldrh	r3, [r3, #12]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d3e4      	bcc.n	8004d6c <TSL_linrot_ProcessCh_One_DataReady+0x18>
  }
  return retval;
 8004da2:	79fb      	ldrb	r3, [r7, #7]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bc80      	pop	{r7}
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	20000264 	.word	0x20000264

08004db4 <TSL_linrot_ProcessCh_One_AcqStatusError>:
  * @brief  Check if at least one channel is in error
  * @param  None
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_AcqStatusError(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004dba:	4b12      	ldr	r3, [pc, #72]	; (8004e04 <TSL_linrot_ProcessCh_One_AcqStatusError+0x50>)
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	603b      	str	r3, [r7, #0]
  // Return OK if at least one channel is in acquisition error min or max
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	71fb      	strb	r3, [r7, #7]
 8004dc6:	e010      	b.n	8004dea <TSL_linrot_ProcessCh_One_AcqStatusError+0x36>
  {
    if (p_Ch->Flags.AcqStatus & TSL_ACQ_STATUS_ERROR_MASK)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <TSL_linrot_ProcessCh_One_AcqStatusError+0x2a>
    {
      return TSL_STATUS_OK;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	e00d      	b.n	8004dfa <TSL_linrot_ProcessCh_One_AcqStatusError+0x46>
    }
    p_Ch++;
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	330c      	adds	r3, #12
 8004de2:	603b      	str	r3, [r7, #0]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004de4:	79fb      	ldrb	r3, [r7, #7]
 8004de6:	3301      	adds	r3, #1
 8004de8:	71fb      	strb	r3, [r7, #7]
 8004dea:	79fb      	ldrb	r3, [r7, #7]
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	4b05      	ldr	r3, [pc, #20]	; (8004e04 <TSL_linrot_ProcessCh_One_AcqStatusError+0x50>)
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	899b      	ldrh	r3, [r3, #12]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d3e7      	bcc.n	8004dc8 <TSL_linrot_ProcessCh_One_AcqStatusError+0x14>
  }
  return TSL_STATUS_ERROR;
 8004df8:	2302      	movs	r3, #2
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bc80      	pop	{r7}
 8004e02:	4770      	bx	lr
 8004e04:	20000264 	.word	0x20000264

08004e08 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus>:
  * @param  th Threshold
  * @param  coeff Enable or Disable the multiplier coefficient on threshold
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_DeltaBelowEquMinus(TSL_tThreshold_T th, TSL_tIndex_T coeff)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	460a      	mov	r2, r1
 8004e12:	71fb      	strb	r3, [r7, #7]
 8004e14:	4613      	mov	r3, r2
 8004e16:	71bb      	strb	r3, [r7, #6]
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004e18:	4b13      	ldr	r3, [pc, #76]	; (8004e68 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x60>)
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	613b      	str	r3, [r7, #16]
    lth = th;
  }
#endif
  
  // Return OK if at least one channel is below or equal the threshold
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004e20:	2300      	movs	r3, #0
 8004e22:	75fb      	strb	r3, [r7, #23]
 8004e24:	e014      	b.n	8004e50 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x48>
  {

#if TSLPRM_LINROT_USE_NORMDELTA > 0
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8004e26:	7dfb      	ldrb	r3, [r7, #23]
 8004e28:	4619      	mov	r1, r3
 8004e2a:	6938      	ldr	r0, [r7, #16]
 8004e2c:	f000 f8da 	bl	8004fe4 <TSL_linrot_NormDelta>
 8004e30:	4603      	mov	r3, r0
 8004e32:	81fb      	strh	r3, [r7, #14]
#endif

#if TSLPRM_COEFF_TH > 0
    if (norm_delta <= -lth) // Warning!!! The threshold is inverted
#else
    if (norm_delta <= -th) // Warning!!! The threshold is inverted
 8004e34:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	425b      	negs	r3, r3
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	dc01      	bgt.n	8004e44 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x3c>
#endif
    {
      return TSL_STATUS_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	e00d      	b.n	8004e60 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x58>
    }
    
    p_Ch++;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	330c      	adds	r3, #12
 8004e48:	613b      	str	r3, [r7, #16]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004e4a:	7dfb      	ldrb	r3, [r7, #23]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	75fb      	strb	r3, [r7, #23]
 8004e50:	7dfb      	ldrb	r3, [r7, #23]
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	4b04      	ldr	r3, [pc, #16]	; (8004e68 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x60>)
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	899b      	ldrh	r3, [r3, #12]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d3e3      	bcc.n	8004e26 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x1e>
  }
  
  return TSL_STATUS_ERROR;
 8004e5e:	2302      	movs	r3, #2
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3718      	adds	r7, #24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	20000264 	.word	0x20000264

08004e6c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>:
  * @param  th Threshold
  * @param  coeff Enable or Disable the multiplier coefficient on threshold
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_DeltaAboveEqu(TSL_tThreshold_T th, TSL_tIndex_T coeff)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	4603      	mov	r3, r0
 8004e74:	460a      	mov	r2, r1
 8004e76:	71fb      	strb	r3, [r7, #7]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	71bb      	strb	r3, [r7, #6]
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004e7c:	4b13      	ldr	r3, [pc, #76]	; (8004ecc <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x60>)
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	613b      	str	r3, [r7, #16]
    lth = th;
  }
#endif

  // Return OK if at least one channel is above or equal the threshold
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004e84:	2300      	movs	r3, #0
 8004e86:	75fb      	strb	r3, [r7, #23]
 8004e88:	e013      	b.n	8004eb2 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x46>
  {

#if TSLPRM_LINROT_USE_NORMDELTA > 0
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8004e8a:	7dfb      	ldrb	r3, [r7, #23]
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	6938      	ldr	r0, [r7, #16]
 8004e90:	f000 f8a8 	bl	8004fe4 <TSL_linrot_NormDelta>
 8004e94:	4603      	mov	r3, r0
 8004e96:	81fb      	strh	r3, [r7, #14]
#endif

#if TSLPRM_COEFF_TH > 0
    if (norm_delta >= lth)
#else
    if (norm_delta >= th)
 8004e98:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004e9c:	79fb      	ldrb	r3, [r7, #7]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	db01      	blt.n	8004ea6 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x3a>
      {
        p_Ch++;
        continue;
      }
#endif
      return TSL_STATUS_OK;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	e00d      	b.n	8004ec2 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x56>
    }
    p_Ch++;
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	330c      	adds	r3, #12
 8004eaa:	613b      	str	r3, [r7, #16]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004eac:	7dfb      	ldrb	r3, [r7, #23]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	75fb      	strb	r3, [r7, #23]
 8004eb2:	7dfb      	ldrb	r3, [r7, #23]
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x60>)
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	899b      	ldrh	r3, [r3, #12]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d3e4      	bcc.n	8004e8a <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x1e>
  }
  return TSL_STATUS_ERROR;
 8004ec0:	2302      	movs	r3, #2
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	20000264 	.word	0x20000264

08004ed0 <TSL_linrot_ProcessCh_One_DeltaAbove>:
  * @param  th Threshold
  * @param  coeff Enable or Disable the multiplier coefficient on threshold
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_DeltaAbove(TSL_tThreshold_T th, TSL_tIndex_T coeff)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	460a      	mov	r2, r1
 8004eda:	71fb      	strb	r3, [r7, #7]
 8004edc:	4613      	mov	r3, r2
 8004ede:	71bb      	strb	r3, [r7, #6]
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004ee0:	4b13      	ldr	r3, [pc, #76]	; (8004f30 <TSL_linrot_ProcessCh_One_DeltaAbove+0x60>)
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	613b      	str	r3, [r7, #16]
    lth = th;
  }
#endif

  // Return OK if at least one channel is above the threshold
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004ee8:	2300      	movs	r3, #0
 8004eea:	75fb      	strb	r3, [r7, #23]
 8004eec:	e013      	b.n	8004f16 <TSL_linrot_ProcessCh_One_DeltaAbove+0x46>
  {

#if TSLPRM_LINROT_USE_NORMDELTA > 0
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	6938      	ldr	r0, [r7, #16]
 8004ef4:	f000 f876 	bl	8004fe4 <TSL_linrot_NormDelta>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	81fb      	strh	r3, [r7, #14]
#endif

#if TSLPRM_COEFF_TH > 0
    if (norm_delta > lth)
#else
    if (norm_delta > th)
 8004efc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004f00:	79fb      	ldrb	r3, [r7, #7]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	dd01      	ble.n	8004f0a <TSL_linrot_ProcessCh_One_DeltaAbove+0x3a>
      {
        p_Ch++;
        continue;
      }
#endif
      return TSL_STATUS_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	e00d      	b.n	8004f26 <TSL_linrot_ProcessCh_One_DeltaAbove+0x56>
    }
    p_Ch++;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	330c      	adds	r3, #12
 8004f0e:	613b      	str	r3, [r7, #16]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004f10:	7dfb      	ldrb	r3, [r7, #23]
 8004f12:	3301      	adds	r3, #1
 8004f14:	75fb      	strb	r3, [r7, #23]
 8004f16:	7dfb      	ldrb	r3, [r7, #23]
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	4b05      	ldr	r3, [pc, #20]	; (8004f30 <TSL_linrot_ProcessCh_One_DeltaAbove+0x60>)
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	899b      	ldrh	r3, [r3, #12]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d3e4      	bcc.n	8004eee <TSL_linrot_ProcessCh_One_DeltaAbove+0x1e>
  }
  return TSL_STATUS_ERROR;
 8004f24:	2302      	movs	r3, #2
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3718      	adds	r7, #24
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	20000264 	.word	0x20000264

08004f34 <TSL_linrot_ProcessCh_All_DeltaBelowEqu>:
  * @param  th Threshold
  * @param  coeff Enable or Disable the multiplier coefficient on threshold
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_All_DeltaBelowEqu(TSL_tThreshold_T th, TSL_tIndex_T coeff)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	460a      	mov	r2, r1
 8004f3e:	71fb      	strb	r3, [r7, #7]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71bb      	strb	r3, [r7, #6]
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004f44:	4b13      	ldr	r3, [pc, #76]	; (8004f94 <TSL_linrot_ProcessCh_All_DeltaBelowEqu+0x60>)
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	613b      	str	r3, [r7, #16]
    lth = th;
  }
#endif

  // Return OK if ALL channels are below or equal the threshold
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	75fb      	strb	r3, [r7, #23]
 8004f50:	e013      	b.n	8004f7a <TSL_linrot_ProcessCh_All_DeltaBelowEqu+0x46>
  {

#if TSLPRM_LINROT_USE_NORMDELTA > 0
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8004f52:	7dfb      	ldrb	r3, [r7, #23]
 8004f54:	4619      	mov	r1, r3
 8004f56:	6938      	ldr	r0, [r7, #16]
 8004f58:	f000 f844 	bl	8004fe4 <TSL_linrot_NormDelta>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	81fb      	strh	r3, [r7, #14]
#endif

#if TSLPRM_COEFF_TH > 0
    if (norm_delta > lth)
#else
    if (norm_delta > th)
 8004f60:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004f64:	79fb      	ldrb	r3, [r7, #7]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	dd01      	ble.n	8004f6e <TSL_linrot_ProcessCh_All_DeltaBelowEqu+0x3a>
      {
        p_Ch++;
        continue;
      }
#endif
      return TSL_STATUS_ERROR;
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	e00d      	b.n	8004f8a <TSL_linrot_ProcessCh_All_DeltaBelowEqu+0x56>
    }
    p_Ch++;
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	330c      	adds	r3, #12
 8004f72:	613b      	str	r3, [r7, #16]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004f74:	7dfb      	ldrb	r3, [r7, #23]
 8004f76:	3301      	adds	r3, #1
 8004f78:	75fb      	strb	r3, [r7, #23]
 8004f7a:	7dfb      	ldrb	r3, [r7, #23]
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	4b05      	ldr	r3, [pc, #20]	; (8004f94 <TSL_linrot_ProcessCh_All_DeltaBelowEqu+0x60>)
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	899b      	ldrh	r3, [r3, #12]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d3e4      	bcc.n	8004f52 <TSL_linrot_ProcessCh_All_DeltaBelowEqu+0x1e>
  }
  return TSL_STATUS_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3718      	adds	r7, #24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	20000264 	.word	0x20000264

08004f98 <TSL_linrot_ProcessCh_All_ClearRef>:
  * @brief  Clear the Reference and ReferenceRest for all channels
  * @param  None
  * @retval None
  */
void TSL_linrot_ProcessCh_All_ClearRef(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8004f9e:	4b10      	ldr	r3, [pc, #64]	; (8004fe0 <TSL_linrot_ProcessCh_All_ClearRef+0x48>)
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	603b      	str	r3, [r7, #0]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	71fb      	strb	r3, [r7, #7]
 8004faa:	e00b      	b.n	8004fc4 <TSL_linrot_ProcessCh_All_ClearRef+0x2c>
  {
    p_Ch->Ref = 0;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	809a      	strh	r2, [r3, #4]
    p_Ch->RefRest = 0;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	719a      	strb	r2, [r3, #6]
    p_Ch++;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	330c      	adds	r3, #12
 8004fbc:	603b      	str	r3, [r7, #0]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	71fb      	strb	r3, [r7, #7]
 8004fc4:	79fb      	ldrb	r3, [r7, #7]
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <TSL_linrot_ProcessCh_All_ClearRef+0x48>)
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	899b      	ldrh	r3, [r3, #12]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d3ec      	bcc.n	8004fac <TSL_linrot_ProcessCh_All_ClearRef+0x14>
  }
}
 8004fd2:	bf00      	nop
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	20000264 	.word	0x20000264

08004fe4 <TSL_linrot_NormDelta>:
  * @param  ch Pointer to the current channel
  * @param  idx Index of the channel
  * @retval Normalized Delta value
  */
TSL_tDelta_T TSL_linrot_NormDelta(TSL_ChannelData_T *ch, TSL_tIndex_T idx)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	460b      	mov	r3, r1
 8004fee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpdelta = ch->Delta;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004ff6:	60fb      	str	r3, [r7, #12]

  // Apply coefficient
  if (TSL_Globals.This_LinRot->p_DeltaCoeff[idx] != 0x0100)
 8004ff8:	4b0f      	ldr	r3, [pc, #60]	; (8005038 <TSL_linrot_NormDelta+0x54>)
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	691a      	ldr	r2, [r3, #16]
 8004ffe:	78fb      	ldrb	r3, [r7, #3]
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	4413      	add	r3, r2
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800500a:	d00e      	beq.n	800502a <TSL_linrot_NormDelta+0x46>
  {
    tmpdelta = (uint32_t)(tmpdelta * TSL_Globals.This_LinRot->p_DeltaCoeff[idx]);
 800500c:	4b0a      	ldr	r3, [pc, #40]	; (8005038 <TSL_linrot_NormDelta+0x54>)
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	691a      	ldr	r2, [r3, #16]
 8005012:	78fb      	ldrb	r3, [r7, #3]
 8005014:	005b      	lsls	r3, r3, #1
 8005016:	4413      	add	r3, r2
 8005018:	881b      	ldrh	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	60fb      	str	r3, [r7, #12]
    tmpdelta = tmpdelta >> (uint8_t)8;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	0a1b      	lsrs	r3, r3, #8
 8005028:	60fb      	str	r3, [r7, #12]
  }

  return (TSL_tDelta_T)tmpdelta;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	b21b      	sxth	r3, r3
}
 800502e:	4618      	mov	r0, r3
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	bc80      	pop	{r7}
 8005036:	4770      	bx	lr
 8005038:	20000264 	.word	0x20000264

0800503c <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8005044:	2300      	movs	r3, #0
 8005046:	81fb      	strh	r3, [r7, #14]

  pobj = objgrp->p_Obj; // First object in the group
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8005054:	2300      	movs	r3, #0
 8005056:	75fb      	strb	r3, [r7, #23]
 8005058:	e02f      	b.n	80050ba <TSL_obj_GroupInit+0x7e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 800505a:	6938      	ldr	r0, [r7, #16]
 800505c:	f000 f88a 	bl	8005174 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	2b20      	cmp	r3, #32
 8005066:	d001      	beq.n	800506c <TSL_obj_GroupInit+0x30>
 8005068:	2b22      	cmp	r3, #34	; 0x22
 800506a:	d11f      	bne.n	80050ac <TSL_obj_GroupInit+0x70>
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_LINROTS > 0
      case TSL_OBJ_LINEAR:
      case TSL_OBJ_ROTARY:
        // Call the specific method
        TSL_Globals.This_LinRot->p_Methods->Init();
 800506c:	4b19      	ldr	r3, [pc, #100]	; (80050d4 <TSL_obj_GroupInit+0x98>)
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_LinRot->p_Data->Change)
 8005076:	4b17      	ldr	r3, [pc, #92]	; (80050d4 <TSL_obj_GroupInit+0x98>)
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	791b      	ldrb	r3, [r3, #4]
 800507e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b00      	cmp	r3, #0
 8005086:	d002      	beq.n	800508e <TSL_obj_GroupInit+0x52>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	721a      	strb	r2, [r3, #8]
        }
        // Update object group state mask
        objgrp_state_mask |= TSL_Globals.This_LinRot->p_SM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
 800508e:	4b11      	ldr	r3, [pc, #68]	; (80050d4 <TSL_obj_GroupInit+0x98>)
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	69da      	ldr	r2, [r3, #28]
 8005094:	4b0f      	ldr	r3, [pc, #60]	; (80050d4 <TSL_obj_GroupInit+0x98>)
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4413      	add	r3, r2
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	89fb      	ldrh	r3, [r7, #14]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	81fb      	strh	r3, [r7, #14]
        break;
 80050aa:	e000      	b.n	80050ae <TSL_obj_GroupInit+0x72>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 80050ac:	bf00      	nop
    }

    pobj++; // Next object
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	3308      	adds	r3, #8
 80050b2:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80050b4:	7dfb      	ldrb	r3, [r7, #23]
 80050b6:	3301      	adds	r3, #1
 80050b8:	75fb      	strb	r3, [r7, #23]
 80050ba:	7dfb      	ldrb	r3, [r7, #23]
 80050bc:	b29a      	uxth	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	889b      	ldrh	r3, [r3, #4]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d3c9      	bcc.n	800505a <TSL_obj_GroupInit+0x1e>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	89fa      	ldrh	r2, [r7, #14]
 80050ca:	80da      	strh	r2, [r3, #6]
}
 80050cc:	bf00      	nop
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20000264 	.word	0x20000264

080050d8 <TSL_obj_GroupProcess>:
  * @brief Process the state machine on a group of Objects
  * @param[in] objgrp  Pointer to the group of objects to process
  * @retval None
  */
void TSL_obj_GroupProcess(TSL_ObjectGroup_T *objgrp)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 80050e0:	2300      	movs	r3, #0
 80050e2:	81fb      	strh	r3, [r7, #14]

  pobj = objgrp->p_Obj; // First object in the group
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80050f0:	2300      	movs	r3, #0
 80050f2:	75fb      	strb	r3, [r7, #23]
 80050f4:	e02f      	b.n	8005156 <TSL_obj_GroupProcess+0x7e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80050f6:	6938      	ldr	r0, [r7, #16]
 80050f8:	f000 f83c 	bl	8005174 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	2b20      	cmp	r3, #32
 8005102:	d001      	beq.n	8005108 <TSL_obj_GroupProcess+0x30>
 8005104:	2b22      	cmp	r3, #34	; 0x22
 8005106:	d11f      	bne.n	8005148 <TSL_obj_GroupProcess+0x70>
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_LINROTS > 0
      case TSL_OBJ_LINEAR:
      case TSL_OBJ_ROTARY:
        // Call the specific method
        TSL_Globals.This_LinRot->p_Methods->Process();
 8005108:	4b19      	ldr	r3, [pc, #100]	; (8005170 <TSL_obj_GroupProcess+0x98>)
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_LinRot->p_Data->Change)
 8005112:	4b17      	ldr	r3, [pc, #92]	; (8005170 <TSL_obj_GroupProcess+0x98>)
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	791b      	ldrb	r3, [r3, #4]
 800511a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d002      	beq.n	800512a <TSL_obj_GroupProcess+0x52>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	721a      	strb	r2, [r3, #8]
        }
        // Update object group state mask
        objgrp_state_mask |= TSL_Globals.This_LinRot->p_SM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
 800512a:	4b11      	ldr	r3, [pc, #68]	; (8005170 <TSL_obj_GroupProcess+0x98>)
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	69da      	ldr	r2, [r3, #28]
 8005130:	4b0f      	ldr	r3, [pc, #60]	; (8005170 <TSL_obj_GroupProcess+0x98>)
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	00db      	lsls	r3, r3, #3
 800513a:	4413      	add	r3, r2
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	b29a      	uxth	r2, r3
 8005140:	89fb      	ldrh	r3, [r7, #14]
 8005142:	4313      	orrs	r3, r2
 8005144:	81fb      	strh	r3, [r7, #14]
        break;
 8005146:	e000      	b.n	800514a <TSL_obj_GroupProcess+0x72>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8005148:	bf00      	nop
    }

    pobj++; // Next object
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	3308      	adds	r3, #8
 800514e:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8005150:	7dfb      	ldrb	r3, [r7, #23]
 8005152:	3301      	adds	r3, #1
 8005154:	75fb      	strb	r3, [r7, #23]
 8005156:	7dfb      	ldrb	r3, [r7, #23]
 8005158:	b29a      	uxth	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	889b      	ldrh	r3, [r3, #4]
 800515e:	429a      	cmp	r2, r3
 8005160:	d3c9      	bcc.n	80050f6 <TSL_obj_GroupProcess+0x1e>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	89fa      	ldrh	r2, [r7, #14]
 8005166:	80da      	strh	r2, [r3, #6]
}
 8005168:	bf00      	nop
 800516a:	3718      	adds	r7, #24
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	20000264 	.word	0x20000264

08005174 <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 800517c:	4a09      	ldr	r2, [pc, #36]	; (80051a4 <TSL_obj_SetGlobalObj+0x30>)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	60d3      	str	r3, [r2, #12]

  switch (pobj->Type)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	3b20      	subs	r3, #32
 8005188:	2b03      	cmp	r3, #3
 800518a:	d804      	bhi.n	8005196 <TSL_obj_SetGlobalObj+0x22>
#if TSLPRM_TOTAL_LNRTS > 0
    case TSL_OBJ_LINEAR:
    case TSL_OBJ_LINEARB:
    case TSL_OBJ_ROTARY:
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	4a04      	ldr	r2, [pc, #16]	; (80051a4 <TSL_obj_SetGlobalObj+0x30>)
 8005192:	6153      	str	r3, [r2, #20]
      break;
 8005194:	e000      	b.n	8005198 <TSL_obj_SetGlobalObj+0x24>
#endif
    default:
      break;
 8005196:	bf00      	nop
  }
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	bc80      	pop	{r7}
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	20000264 	.word	0x20000264

080051a8 <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 80051ac:	4b12      	ldr	r3, [pc, #72]	; (80051f8 <TSL_tim_ProcessIT+0x50>)
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	3301      	adds	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	4b10      	ldr	r3, [pc, #64]	; (80051f8 <TSL_tim_ProcessIT+0x50>)
 80051b6:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 80051b8:	4b10      	ldr	r3, [pc, #64]	; (80051fc <TSL_tim_ProcessIT+0x54>)
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	3301      	adds	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	4b0e      	ldr	r3, [pc, #56]	; (80051fc <TSL_tim_ProcessIT+0x54>)
 80051c2:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 80051c4:	4b0d      	ldr	r3, [pc, #52]	; (80051fc <TSL_tim_ProcessIT+0x54>)
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80051cc:	d30f      	bcc.n	80051ee <TSL_tim_ProcessIT+0x46>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 80051ce:	4b0a      	ldr	r3, [pc, #40]	; (80051f8 <TSL_tim_ProcessIT+0x50>)
 80051d0:	789b      	ldrb	r3, [r3, #2]
 80051d2:	3301      	adds	r3, #1
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	4b08      	ldr	r3, [pc, #32]	; (80051f8 <TSL_tim_ProcessIT+0x50>)
 80051d8:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 80051da:	4b07      	ldr	r3, [pc, #28]	; (80051f8 <TSL_tim_ProcessIT+0x50>)
 80051dc:	789b      	ldrb	r3, [r3, #2]
 80051de:	2b3f      	cmp	r3, #63	; 0x3f
 80051e0:	d902      	bls.n	80051e8 <TSL_tim_ProcessIT+0x40>
    {
      TSL_Globals.Tick_sec = 0;
 80051e2:	4b05      	ldr	r3, [pc, #20]	; (80051f8 <TSL_tim_ProcessIT+0x50>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 80051e8:	4b04      	ldr	r3, [pc, #16]	; (80051fc <TSL_tim_ProcessIT+0x54>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	801a      	strh	r2, [r3, #0]
  }
}
 80051ee:	bf00      	nop
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bc80      	pop	{r7}
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	20000264 	.word	0x20000264
 80051fc:	200000ca 	.word	0x200000ca

08005200 <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	4603      	mov	r3, r0
 8005208:	6039      	str	r1, [r7, #0]
 800520a:	80fb      	strh	r3, [r7, #6]
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 800520c:	4b21      	ldr	r3, [pc, #132]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a20      	ldr	r2, [pc, #128]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 8005212:	f023 0302 	bic.w	r3, r3, #2
 8005216:	6013      	str	r3, [r2, #0]

  tick = TSL_Globals.Tick_ms;
 8005218:	4b1f      	ldr	r3, [pc, #124]	; (8005298 <TSL_tim_CheckDelay_ms+0x98>)
 800521a:	881b      	ldrh	r3, [r3, #0]
 800521c:	81bb      	strh	r3, [r7, #12]

  if (delay_ms == 0)
 800521e:	88fb      	ldrh	r3, [r7, #6]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d107      	bne.n	8005234 <TSL_tim_CheckDelay_ms+0x34>
  {
    enableInterrupts();
 8005224:	4b1b      	ldr	r3, [pc, #108]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a1a      	ldr	r2, [pc, #104]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 800522a:	f043 0302 	orr.w	r3, r3, #2
 800522e:	6013      	str	r3, [r2, #0]
    return TSL_STATUS_ERROR;
 8005230:	2302      	movs	r3, #2
 8005232:	e02a      	b.n	800528a <TSL_tim_CheckDelay_ms+0x8a>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	881b      	ldrh	r3, [r3, #0]
 8005238:	b29b      	uxth	r3, r3
 800523a:	89ba      	ldrh	r2, [r7, #12]
 800523c:	429a      	cmp	r2, r3
 800523e:	d306      	bcc.n	800524e <TSL_tim_CheckDelay_ms+0x4e>
  {
    diff = tick - *last_tick;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	881b      	ldrh	r3, [r3, #0]
 8005244:	b29b      	uxth	r3, r3
 8005246:	89ba      	ldrh	r2, [r7, #12]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	81fb      	strh	r3, [r7, #14]
 800524c:	e005      	b.n	800525a <TSL_tim_CheckDelay_ms+0x5a>
  }
  else
  {
    diff = (0xFFFF - *last_tick) + tick + 1;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	881b      	ldrh	r3, [r3, #0]
 8005252:	b29b      	uxth	r3, r3
 8005254:	89ba      	ldrh	r2, [r7, #12]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	81fb      	strh	r3, [r7, #14]
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
#endif
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
 800525a:	88fb      	ldrh	r3, [r7, #6]
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	b29b      	uxth	r3, r3
 8005260:	89fa      	ldrh	r2, [r7, #14]
 8005262:	429a      	cmp	r2, r3
 8005264:	d30a      	bcc.n	800527c <TSL_tim_CheckDelay_ms+0x7c>
#endif
  {
    // Save current time
    *last_tick = tick;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	89ba      	ldrh	r2, [r7, #12]
 800526a:	801a      	strh	r2, [r3, #0]
    enableInterrupts();
 800526c:	4b09      	ldr	r3, [pc, #36]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a08      	ldr	r2, [pc, #32]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 8005272:	f043 0302 	orr.w	r3, r3, #2
 8005276:	6013      	str	r3, [r2, #0]
    return TSL_STATUS_OK;
 8005278:	2300      	movs	r3, #0
 800527a:	e006      	b.n	800528a <TSL_tim_CheckDelay_ms+0x8a>
  }

  enableInterrupts();
 800527c:	4b05      	ldr	r3, [pc, #20]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a04      	ldr	r2, [pc, #16]	; (8005294 <TSL_tim_CheckDelay_ms+0x94>)
 8005282:	f043 0302 	orr.w	r3, r3, #2
 8005286:	6013      	str	r3, [r2, #0]
  return TSL_STATUS_BUSY;
 8005288:	2301      	movs	r3, #1

}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr
 8005294:	e000e010 	.word	0xe000e010
 8005298:	20000264 	.word	0x20000264

0800529c <Swipe_Ready_Exec>:
/**
 * @brief  Execute SWIPE_READY state
 * @param  Swipe: Current Swipe object
 * @retval None
 */
static void Swipe_Ready_Exec(SwipeObj* Swipe) {
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
	/* Check, if new action was detected on slider. Else clear sensor value */
	if (SENSOR_AREA_ACTIVE) Swipe->State = SWIPE_START;
 80052a4:	4b0b      	ldr	r3, [pc, #44]	; (80052d4 <Swipe_Ready_Exec+0x38>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	2b0a      	cmp	r3, #10
 80052ac:	d004      	beq.n	80052b8 <Swipe_Ready_Exec+0x1c>
 80052ae:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <Swipe_Ready_Exec+0x38>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b0c      	cmp	r3, #12
 80052b6:	d103      	bne.n	80052c0 <Swipe_Ready_Exec+0x24>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e004      	b.n	80052ca <Swipe_Ready_Exec+0x2e>
	else SENSOR_AREA_POSITION = 0;
 80052c0:	4b04      	ldr	r3, [pc, #16]	; (80052d4 <Swipe_Ready_Exec+0x38>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2200      	movs	r2, #0
 80052c6:	709a      	strb	r2, [r3, #2]
}
 80052c8:	bf00      	nop
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr
 80052d4:	08006250 	.word	0x08006250

080052d8 <Swipe_Start_Exec>:
/**
 * @brief  Execute SWIPE_START state
 * @param  Swipe: Current Swipe object
 * @retval None
 */
static void Swipe_Start_Exec(SwipeObj* Swipe) {
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]

	/* Check, if sensor is not currently active */
	if (!SENSOR_AREA_ACTIVE) {
 80052e0:	4b1b      	ldr	r3, [pc, #108]	; (8005350 <Swipe_Start_Exec+0x78>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	2b0a      	cmp	r3, #10
 80052e8:	d008      	beq.n	80052fc <Swipe_Start_Exec+0x24>
 80052ea:	4b19      	ldr	r3, [pc, #100]	; (8005350 <Swipe_Start_Exec+0x78>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	2b0c      	cmp	r3, #12
 80052f2:	d003      	beq.n	80052fc <Swipe_Start_Exec+0x24>
		Swipe_Reset(Swipe);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f8b7 	bl	8005468 <Swipe_Reset>
		return;
 80052fa:	e026      	b.n	800534a <Swipe_Start_Exec+0x72>
	}

	if (SENSOR_AREA_POSITION < SWIPE_RIGHT_MIN_VAL) { /* If sensor position < SWIPE_RIGHT_MIN_VAL, then it is swipe from right to left */
 80052fc:	4b14      	ldr	r3, [pc, #80]	; (8005350 <Swipe_Start_Exec+0x78>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	789b      	ldrb	r3, [r3, #2]
 8005302:	2b09      	cmp	r3, #9
 8005304:	d80b      	bhi.n	800531e <Swipe_Start_Exec+0x46>
		Swipe->Data.Destination = DESTINATION_RIGHT;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	711a      	strb	r2, [r3, #4]
		Swipe->Data.Position = SENSOR_AREA_POSITION;
 800530c:	4b10      	ldr	r3, [pc, #64]	; (8005350 <Swipe_Start_Exec+0x78>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	789a      	ldrb	r2, [r3, #2]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	715a      	strb	r2, [r3, #5]
		Swipe->State = SWIPE_ON;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2203      	movs	r2, #3
 800531a:	701a      	strb	r2, [r3, #0]
 800531c:	e015      	b.n	800534a <Swipe_Start_Exec+0x72>
	} else if (SENSOR_AREA_POSITION > SWIPE_LEFT_MIN_VAL) { /* If sensor position > SWIPE_LEFT_MIN_VAL, then it is swipe from left to right */
 800531e:	4b0c      	ldr	r3, [pc, #48]	; (8005350 <Swipe_Start_Exec+0x78>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	789b      	ldrb	r3, [r3, #2]
 8005324:	2b5a      	cmp	r3, #90	; 0x5a
 8005326:	d90d      	bls.n	8005344 <Swipe_Start_Exec+0x6c>
		Swipe->Data.Destination = DESTINATION_LEFT;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	711a      	strb	r2, [r3, #4]
		Swipe->Data.Position = MAX_SENSOR_VALUE - SENSOR_AREA_POSITION;
 800532e:	4b08      	ldr	r3, [pc, #32]	; (8005350 <Swipe_Start_Exec+0x78>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	789b      	ldrb	r3, [r3, #2]
 8005334:	425b      	negs	r3, r3
 8005336:	b2da      	uxtb	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	715a      	strb	r2, [r3, #5]
		Swipe->State = SWIPE_ON;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2203      	movs	r2, #3
 8005340:	701a      	strb	r2, [r3, #0]
 8005342:	e002      	b.n	800534a <Swipe_Start_Exec+0x72>
	} else { /* Else movement is recognized as illegal movement for swipe */
		Swipe_Reset(Swipe);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f88f 	bl	8005468 <Swipe_Reset>
	}

}
 800534a:	3708      	adds	r7, #8
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	08006250 	.word	0x08006250

08005354 <Swipe_On_Exec>:
/**
 * @brief  Execute SWIPE_ON state
 * @param  Swipe: Current Swipe object
 * @retval None
 */
static void Swipe_On_Exec(SwipeObj* Swipe) {
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
	uint8_t sensorPosition = 0;
 800535c:	2300      	movs	r3, #0
 800535e:	73fb      	strb	r3, [r7, #15]

	/* Check, if sensor is not currently active */
	if (!SENSOR_AREA_ACTIVE) {
 8005360:	4b28      	ldr	r3, [pc, #160]	; (8005404 <Swipe_On_Exec+0xb0>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b0a      	cmp	r3, #10
 8005368:	d008      	beq.n	800537c <Swipe_On_Exec+0x28>
 800536a:	4b26      	ldr	r3, [pc, #152]	; (8005404 <Swipe_On_Exec+0xb0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	2b0c      	cmp	r3, #12
 8005372:	d003      	beq.n	800537c <Swipe_On_Exec+0x28>
		Swipe_Reset(Swipe);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f877 	bl	8005468 <Swipe_Reset>
		return;
 800537a:	e040      	b.n	80053fe <Swipe_On_Exec+0xaa>
	}

	/* Add one time frame to total number of time frames during swipe */
	Swipe->Data.Swipe_time += TIME_FRAME_SWIPE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	891b      	ldrh	r3, [r3, #8]
 8005380:	3301      	adds	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	811a      	strh	r2, [r3, #8]

	/* Check that the movement does not go beyond time configuration limits */
	if (Swipe->Data.Swipe_time > Swipe->TimeConf) {
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	891a      	ldrh	r2, [r3, #8]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	885b      	ldrh	r3, [r3, #2]
 8005390:	429a      	cmp	r2, r3
 8005392:	d903      	bls.n	800539c <Swipe_On_Exec+0x48>
		Swipe_Reset(Swipe);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f867 	bl	8005468 <Swipe_Reset>
		return;
 800539a:	e030      	b.n	80053fe <Swipe_On_Exec+0xaa>
	}

	/* Configure sensor position accordingly to swipe destination */
	if (Swipe->Data.Destination == DESTINATION_LEFT)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	791b      	ldrb	r3, [r3, #4]
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d105      	bne.n	80053b0 <Swipe_On_Exec+0x5c>
		sensorPosition = MAX_SENSOR_VALUE - SENSOR_AREA_POSITION;
 80053a4:	4b17      	ldr	r3, [pc, #92]	; (8005404 <Swipe_On_Exec+0xb0>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	789b      	ldrb	r3, [r3, #2]
 80053aa:	425b      	negs	r3, r3
 80053ac:	73fb      	strb	r3, [r7, #15]
 80053ae:	e003      	b.n	80053b8 <Swipe_On_Exec+0x64>
	else
		sensorPosition = SENSOR_AREA_POSITION;
 80053b0:	4b14      	ldr	r3, [pc, #80]	; (8005404 <Swipe_On_Exec+0xb0>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	789b      	ldrb	r3, [r3, #2]
 80053b6:	73fb      	strb	r3, [r7, #15]

	/* Compare previous and current swipe position */
	if (sensorPosition == Swipe->Data.Position) {
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	795b      	ldrb	r3, [r3, #5]
 80053bc:	7bfa      	ldrb	r2, [r7, #15]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d012      	beq.n	80053e8 <Swipe_On_Exec+0x94>

		/* Do nothing, if position didn't change */

	} else if (sensorPosition > Swipe->Data.Position) {
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	795b      	ldrb	r3, [r3, #5]
 80053c6:	7bfa      	ldrb	r2, [r7, #15]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d909      	bls.n	80053e0 <Swipe_On_Exec+0x8c>

		/* Record new position, if position number increased */
		Swipe->Data.Position = sensorPosition;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	7bfa      	ldrb	r2, [r7, #15]
 80053d0:	715a      	strb	r2, [r3, #5]
		Swipe->Data.Position_count++;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	88db      	ldrh	r3, [r3, #6]
 80053d6:	3301      	adds	r3, #1
 80053d8:	b29a      	uxth	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	80da      	strh	r2, [r3, #6]
 80053de:	e003      	b.n	80053e8 <Swipe_On_Exec+0x94>

	} else {

		/* Restart system, if position number decreased */
		Swipe_Reset(Swipe);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f841 	bl	8005468 <Swipe_Reset>
		return;
 80053e6:	e00a      	b.n	80053fe <Swipe_On_Exec+0xaa>

	}

	/* Check, if position is recognized as swipe movement */
	if (Swipe->Data.Position >= FINAL_POS && Swipe->Data.Position_count >= MINIMUM_POSITIONS_NUMBER)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	795b      	ldrb	r3, [r3, #5]
 80053ec:	2b6d      	cmp	r3, #109	; 0x6d
 80053ee:	d906      	bls.n	80053fe <Swipe_On_Exec+0xaa>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	88db      	ldrh	r3, [r3, #6]
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d902      	bls.n	80053fe <Swipe_On_Exec+0xaa>
		Swipe->State = SWIPE_SUCCESS;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2204      	movs	r2, #4
 80053fc:	701a      	strb	r2, [r3, #0]
}
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	08006250 	.word	0x08006250

08005408 <Swipe_Success_Exec>:
/**
 * @brief  Execute SWIPE_SUCCESS state
 * @param  Swipe: Current Swipe object
 * @retval None
 */
static void Swipe_Success_Exec(SwipeObj* Swipe) {
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
	/* Activate LED and reset swipe object */
	Swipe->LED_Timer = LED_3SEC_TIME_FRAME;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f44f 7216 	mov.w	r2, #600	; 0x258
 8005416:	60da      	str	r2, [r3, #12]
	Swipe_Reset(Swipe);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f825 	bl	8005468 <Swipe_Reset>
}
 800541e:	bf00      	nop
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <Swipe_Init>:
/**
 * @brief  Initialisation function for Swipe object
 * @param  Swipe: Currently created swipe object
 * @retval None
 */
void Swipe_Init(SwipeObj* Swipe) {
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
	Swipe->Data.Destination = DESTINATION_OFF;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	711a      	strb	r2, [r3, #4]
	Swipe->Data.Position = 0;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	715a      	strb	r2, [r3, #5]
	Swipe->Data.Position_count = 0;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	80da      	strh	r2, [r3, #6]
	Swipe->Data.Swipe_time = 0;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	811a      	strh	r2, [r3, #8]
	Swipe->Button = BUTTON_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	729a      	strb	r2, [r3, #10]
	Swipe->TimeConf = MS200;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2264      	movs	r2, #100	; 0x64
 8005450:	805a      	strh	r2, [r3, #2]
	Swipe->LED_Timer = 0;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	60da      	str	r2, [r3, #12]
	Swipe->State = SWIPE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	701a      	strb	r2, [r3, #0]
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	bc80      	pop	{r7}
 8005466:	4770      	bx	lr

08005468 <Swipe_Reset>:
/**
 * @brief  Reset position data in Swipe object
 * @param  Swipe: object, that needed to be reset
 * @retval None
 */
void Swipe_Reset(SwipeObj* Swipe) {
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
	Swipe->Data.Destination = DESTINATION_OFF;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	711a      	strb	r2, [r3, #4]
	Swipe->Data.Position = 0;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	715a      	strb	r2, [r3, #5]
	Swipe->Data.Position_count = 0;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	80da      	strh	r2, [r3, #6]
	Swipe->Data.Swipe_time = 0;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	811a      	strh	r2, [r3, #8]
	Swipe->State = SWIPE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	701a      	strb	r2, [r3, #0]
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	bc80      	pop	{r7}
 8005496:	4770      	bx	lr

08005498 <Swipe_State_Machine>:
/**
 * @brief  Main function, that can implement rotation of Swipe states
 * @param  Swipe: Currently used Swipe object
 * @retval None
 */
void Swipe_State_Machine(SwipeObj* Swipe) {
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]

	/* Main swipe state machine consists of 5 different states */
	switch (Swipe->State) {
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b04      	cmp	r3, #4
 80054a6:	d821      	bhi.n	80054ec <Swipe_State_Machine+0x54>
 80054a8:	a201      	add	r2, pc, #4	; (adr r2, 80054b0 <Swipe_State_Machine+0x18>)
 80054aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ae:	bf00      	nop
 80054b0:	080054c5 	.word	0x080054c5
 80054b4:	080054cd 	.word	0x080054cd
 80054b8:	080054d5 	.word	0x080054d5
 80054bc:	080054dd 	.word	0x080054dd
 80054c0:	080054e5 	.word	0x080054e5

	/* State SWIPE_OFF: Data in Swipe object is not ready */
	case SWIPE_OFF:
		Swipe_Reset(Swipe);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f7ff ffcf 	bl	8005468 <Swipe_Reset>
		break;
 80054ca:	e010      	b.n	80054ee <Swipe_State_Machine+0x56>

	/* State SWIPE_READE: Swipe object is initialised and waiting for slider information */
	case SWIPE_READY:
		Swipe_Ready_Exec(Swipe);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff fee5 	bl	800529c <Swipe_Ready_Exec>
		break;
 80054d2:	e00c      	b.n	80054ee <Swipe_State_Machine+0x56>

	/* State SWIPE_START: New action was detected on slider, state machine trying to understand action */
	case SWIPE_START:
		Swipe_Start_Exec(Swipe);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff feff 	bl	80052d8 <Swipe_Start_Exec>
		break;
 80054da:	e008      	b.n	80054ee <Swipe_State_Machine+0x56>

	/* State SWIPE_ON: Action was successfully initialised, state machine gathering data to recognize swipe */
	case SWIPE_ON:
		Swipe_On_Exec(Swipe);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f7ff ff39 	bl	8005354 <Swipe_On_Exec>
		break;
 80054e2:	e004      	b.n	80054ee <Swipe_State_Machine+0x56>

	/* State SWIPE_SUCCESS: Action was successfully recognized as swipe movement */
	case SWIPE_SUCCESS:
		Swipe_Success_Exec(Swipe);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f7ff ff8f 	bl	8005408 <Swipe_Success_Exec>
		break;
 80054ea:	e000      	b.n	80054ee <Swipe_State_Machine+0x56>

	default: break;
 80054ec:	bf00      	nop

	}
}
 80054ee:	bf00      	nop
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop

080054f8 <Swipe_Switch_Config>:
/**
 * @brief  Rotate Swipe object time configurations
 * @param  Swipe:  currently used Swipe object
 * @retval None
 */
void Swipe_Switch_Config(SwipeObj* Swipe) {
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
	/* Switch time configuration MS200->MS500->MS1000 */
	switch (Swipe->TimeConf) {
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	885b      	ldrh	r3, [r3, #2]
 8005504:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005508:	d010      	beq.n	800552c <Swipe_Switch_Config+0x34>
 800550a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800550e:	dc11      	bgt.n	8005534 <Swipe_Switch_Config+0x3c>
 8005510:	2b64      	cmp	r3, #100	; 0x64
 8005512:	d002      	beq.n	800551a <Swipe_Switch_Config+0x22>
 8005514:	2bfa      	cmp	r3, #250	; 0xfa
 8005516:	d004      	beq.n	8005522 <Swipe_Switch_Config+0x2a>
		Swipe->TimeConf = MS1000;
		break;
	case MS1000:
		Swipe->TimeConf = MS200;
		break;
	default: break;
 8005518:	e00c      	b.n	8005534 <Swipe_Switch_Config+0x3c>
		Swipe->TimeConf = MS500;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	22fa      	movs	r2, #250	; 0xfa
 800551e:	805a      	strh	r2, [r3, #2]
		break;
 8005520:	e009      	b.n	8005536 <Swipe_Switch_Config+0x3e>
		Swipe->TimeConf = MS1000;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005528:	805a      	strh	r2, [r3, #2]
		break;
 800552a:	e004      	b.n	8005536 <Swipe_Switch_Config+0x3e>
		Swipe->TimeConf = MS200;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2264      	movs	r2, #100	; 0x64
 8005530:	805a      	strh	r2, [r3, #2]
		break;
 8005532:	e000      	b.n	8005536 <Swipe_Switch_Config+0x3e>
	default: break;
 8005534:	bf00      	nop
	}
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr

08005540 <Procces_Button>:
 * @brief  Switch Swipe time configuration by using button
 * @param  Swipe: currently used Switch object
 * @retval None
 * NB! for this project internal button B1 is used
 */
void Procces_Button (SwipeObj* Swipe) {
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]

	if (READ_B1_PIN == GPIO_PIN_SET && Swipe->Button == BUTTON_PRESSED) return;
 8005548:	2101      	movs	r1, #1
 800554a:	4816      	ldr	r0, [pc, #88]	; (80055a4 <Procces_Button+0x64>)
 800554c:	f7fb fe26 	bl	800119c <HAL_GPIO_ReadPin>
 8005550:	4603      	mov	r3, r0
 8005552:	2b01      	cmp	r3, #1
 8005554:	d103      	bne.n	800555e <Procces_Button+0x1e>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	7a9b      	ldrb	r3, [r3, #10]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d01b      	beq.n	8005596 <Procces_Button+0x56>

	if (READ_B1_PIN == GPIO_PIN_RESET) {
 800555e:	2101      	movs	r1, #1
 8005560:	4810      	ldr	r0, [pc, #64]	; (80055a4 <Procces_Button+0x64>)
 8005562:	f7fb fe1b 	bl	800119c <HAL_GPIO_ReadPin>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d103      	bne.n	8005574 <Procces_Button+0x34>
		Swipe->Button = BUTTON_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	729a      	strb	r2, [r3, #10]
		return;
 8005572:	e013      	b.n	800559c <Procces_Button+0x5c>
	}

	DEBOUNCE_CHECK(DEBOUNCE_TIME_MS);
 8005574:	2014      	movs	r0, #20
 8005576:	f7fb fb61 	bl	8000c3c <HAL_Delay>
 800557a:	2101      	movs	r1, #1
 800557c:	4809      	ldr	r0, [pc, #36]	; (80055a4 <Procces_Button+0x64>)
 800557e:	f7fb fe0d 	bl	800119c <HAL_GPIO_ReadPin>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d008      	beq.n	800559a <Procces_Button+0x5a>

	Swipe_Switch_Config(Swipe);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f7ff ffb5 	bl	80054f8 <Swipe_Switch_Config>

	Swipe->Button = BUTTON_PRESSED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	729a      	strb	r2, [r3, #10]
 8005594:	e002      	b.n	800559c <Procces_Button+0x5c>
	if (READ_B1_PIN == GPIO_PIN_SET && Swipe->Button == BUTTON_PRESSED) return;
 8005596:	bf00      	nop
 8005598:	e000      	b.n	800559c <Procces_Button+0x5c>
	DEBOUNCE_CHECK(DEBOUNCE_TIME_MS);
 800559a:	bf00      	nop
}
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	40020000 	.word	0x40020000

080055a8 <LED_Handle>:
 * @brief  Execute 1/10 200Hz PWM cycle of LED
 * @param  Swipe: currently used Switch object
 * @retval None
 * NB! for this project internal LED LD4 is used
 */
void LED_Handle(SwipeObj* Swipe) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
	static uint16_t count = 0; //static value keeping track of 70% PWM signal

	/* Check if LED should be turned ON */
	if (Swipe->LED_Timer == 0) return;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d021      	beq.n	80055fc <LED_Handle+0x54>

	/* Create PWM 70%. If count = 0...6, then LD4 is turned ON, if count = 7...9 then LD4 is turned OFF */
	if (count >= 7) HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80055b8:	4b12      	ldr	r3, [pc, #72]	; (8005604 <LED_Handle+0x5c>)
 80055ba:	881b      	ldrh	r3, [r3, #0]
 80055bc:	2b06      	cmp	r3, #6
 80055be:	d905      	bls.n	80055cc <LED_Handle+0x24>
 80055c0:	2200      	movs	r2, #0
 80055c2:	2180      	movs	r1, #128	; 0x80
 80055c4:	4810      	ldr	r0, [pc, #64]	; (8005608 <LED_Handle+0x60>)
 80055c6:	f7fb fe00 	bl	80011ca <HAL_GPIO_WritePin>
 80055ca:	e004      	b.n	80055d6 <LED_Handle+0x2e>
	else HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80055cc:	2201      	movs	r2, #1
 80055ce:	2180      	movs	r1, #128	; 0x80
 80055d0:	480d      	ldr	r0, [pc, #52]	; (8005608 <LED_Handle+0x60>)
 80055d2:	f7fb fdfa 	bl	80011ca <HAL_GPIO_WritePin>

	/* restart PWM 70% cycle */
	if (count == 9) {
 80055d6:	4b0b      	ldr	r3, [pc, #44]	; (8005604 <LED_Handle+0x5c>)
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	2b09      	cmp	r3, #9
 80055dc:	d107      	bne.n	80055ee <LED_Handle+0x46>
		count = 0;
 80055de:	4b09      	ldr	r3, [pc, #36]	; (8005604 <LED_Handle+0x5c>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	801a      	strh	r2, [r3, #0]
		Swipe->LED_Timer--;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	1e5a      	subs	r2, r3, #1
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	60da      	str	r2, [r3, #12]
	}

	count++;  // 1/10 of PWM cycle is passed
 80055ee:	4b05      	ldr	r3, [pc, #20]	; (8005604 <LED_Handle+0x5c>)
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	3301      	adds	r3, #1
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	4b03      	ldr	r3, [pc, #12]	; (8005604 <LED_Handle+0x5c>)
 80055f8:	801a      	strh	r2, [r3, #0]
 80055fa:	e000      	b.n	80055fe <LED_Handle+0x56>
	if (Swipe->LED_Timer == 0) return;
 80055fc:	bf00      	nop
}
 80055fe:	3708      	adds	r7, #8
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	200000cc 	.word	0x200000cc
 8005608:	40020400 	.word	0x40020400

0800560c <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
/***************************************/
   /**
  */

  tsl_user_Init();
 8005610:	f000 f802 	bl	8005618 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8005614:	bf00      	nop
 8005616:	bd80      	pop	{r7, pc}

08005618 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 800561c:	4804      	ldr	r0, [pc, #16]	; (8005630 <tsl_user_Init+0x18>)
 800561e:	f7ff fd0d 	bl	800503c <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8005622:	4804      	ldr	r0, [pc, #16]	; (8005634 <tsl_user_Init+0x1c>)
 8005624:	f7fd f800 	bl	8002628 <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 8005628:	f000 f866 	bl	80056f8 <tsl_user_SetThresholds>
}
 800562c:	bf00      	nop
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000070 	.word	0x20000070
 8005634:	0800618c 	.word	0x0800618c

08005638 <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;
 800563e:	2300      	movs	r3, #0
 8005640:	71fb      	strb	r3, [r7, #7]

  /* Configure and start bank acquisition */
  if (!config_done)
 8005642:	4b29      	ldr	r3, [pc, #164]	; (80056e8 <tsl_user_Exec+0xb0>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10a      	bne.n	8005660 <tsl_user_Exec+0x28>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
  TSL_acq_BankConfig(idx_bank);
 800564a:	4b28      	ldr	r3, [pc, #160]	; (80056ec <tsl_user_Exec+0xb4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	b2db      	uxtb	r3, r3
 8005650:	4618      	mov	r0, r3
 8005652:	f7fd fc25 	bl	8002ea0 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 8005656:	f7fd fceb 	bl	8003030 <TSL_acq_BankStartAcq>
    config_done = 1;
 800565a:	4b23      	ldr	r3, [pc, #140]	; (80056e8 <tsl_user_Exec+0xb0>)
 800565c:	2201      	movs	r2, #1
 800565e:	601a      	str	r2, [r3, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 8005660:	f7fd ff8e 	bl	8003580 <TSL_acq_BankWaitEOC>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10f      	bne.n	800568a <tsl_user_Exec+0x52>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 800566a:	4b20      	ldr	r3, [pc, #128]	; (80056ec <tsl_user_Exec+0xb4>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2200      	movs	r2, #0
 8005672:	2100      	movs	r1, #0
 8005674:	4618      	mov	r0, r3
 8005676:	f7fc ffff 	bl	8002678 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 800567a:	4b1c      	ldr	r3, [pc, #112]	; (80056ec <tsl_user_Exec+0xb4>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	3301      	adds	r3, #1
 8005680:	4a1a      	ldr	r2, [pc, #104]	; (80056ec <tsl_user_Exec+0xb4>)
 8005682:	6013      	str	r3, [r2, #0]
    config_done = 0;
 8005684:	4b18      	ldr	r3, [pc, #96]	; (80056e8 <tsl_user_Exec+0xb0>)
 8005686:	2200      	movs	r2, #0
 8005688:	601a      	str	r2, [r3, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 800568a:	4b18      	ldr	r3, [pc, #96]	; (80056ec <tsl_user_Exec+0xb4>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d022      	beq.n	80056d8 <tsl_user_Exec+0xa0>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 8005692:	4b16      	ldr	r3, [pc, #88]	; (80056ec <tsl_user_Exec+0xb4>)
 8005694:	2200      	movs	r2, #0
 8005696:	601a      	str	r2, [r3, #0]
    config_done = 0;
 8005698:	4b13      	ldr	r3, [pc, #76]	; (80056e8 <tsl_user_Exec+0xb0>)
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 800569e:	4814      	ldr	r0, [pc, #80]	; (80056f0 <tsl_user_Exec+0xb8>)
 80056a0:	f7ff fd1a 	bl	80050d8 <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 80056a4:	4812      	ldr	r0, [pc, #72]	; (80056f0 <tsl_user_Exec+0xb8>)
 80056a6:	f7fe f811 	bl	80036cc <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80056aa:	4912      	ldr	r1, [pc, #72]	; (80056f4 <tsl_user_Exec+0xbc>)
 80056ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80056b0:	f7ff fda6 	bl	8005200 <TSL_tim_CheckDelay_ms>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10b      	bne.n	80056d2 <tsl_user_Exec+0x9a>
    {
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 80056ba:	480d      	ldr	r0, [pc, #52]	; (80056f0 <tsl_user_Exec+0xb8>)
 80056bc:	f7fe f95c 	bl	8003978 <TSL_ecs_Process>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d102      	bne.n	80056cc <tsl_user_Exec+0x94>
      {
        status = TSL_USER_STATUS_OK_ECS_ON;
 80056c6:	2302      	movs	r3, #2
 80056c8:	71fb      	strb	r3, [r7, #7]
 80056ca:	e007      	b.n	80056dc <tsl_user_Exec+0xa4>
      }
      else
      {
        status = TSL_USER_STATUS_OK_ECS_OFF;
 80056cc:	2303      	movs	r3, #3
 80056ce:	71fb      	strb	r3, [r7, #7]
 80056d0:	e004      	b.n	80056dc <tsl_user_Exec+0xa4>
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 80056d2:	2301      	movs	r3, #1
 80056d4:	71fb      	strb	r3, [r7, #7]
 80056d6:	e001      	b.n	80056dc <tsl_user_Exec+0xa4>

/* USER CODE END Process objects */
  }
  else
  {
    status = TSL_USER_STATUS_BUSY;
 80056d8:	2300      	movs	r3, #0
 80056da:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN TSL_USER_STATUS_BUSY */

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
 80056dc:	79fb      	ldrb	r3, [r7, #7]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	200000d0 	.word	0x200000d0
 80056ec:	200000d4 	.word	0x200000d4
 80056f0:	20000070 	.word	0x20000070
 80056f4:	200002a0 	.word	0x200002a0

080056f8 <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  /* Example: Decrease the Detect thresholds for the TKEY 0
  MyTKeys_Param[0].DetectInTh -= 10;
  MyTKeys_Param[0].DetectOutTh -= 10;
  */
/* USER CODE END Tsl_user_SetThresholds */
}
 80056fc:	bf00      	nop
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr

08005704 <MyLinRots_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
void MyLinRots_ErrorStateProcess(void)
{
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyLinRots_ErrorStateProcess */
  /* Add here your own processing when a sensor is in Error state */
/* USER CODE END MyLinRots_ErrorStateProcess */
}
 8005708:	bf00      	nop
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr

08005710 <MyLinRots_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyLinRots_OffStateProcess(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyLinRots_OffStateProcess */
  /* Add here your own processing when a sensor is in Off state */
/* USER CODE END MyLinRots_OffStateProcess */
}
 8005714:	bf00      	nop
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr

0800571c <LCD_Conv_Char_Seg>:
  *         This parameter can be: COLUMN_OFF or COLUMN_ON.
	* @param 	digit array with segment
  * @retval None
  */
static void LCD_Conv_Char_Seg(uint8_t* c, uint8_t point, uint8_t column, uint8_t* digit)
{
 800571c:	b480      	push	{r7}
 800571e:	b087      	sub	sp, #28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	460b      	mov	r3, r1
 8005728:	72fb      	strb	r3, [r7, #11]
 800572a:	4613      	mov	r3, r2
 800572c:	72bb      	strb	r3, [r7, #10]
  uint16_t ch = 0 ;
 800572e:	2300      	movs	r3, #0
 8005730:	82fb      	strh	r3, [r7, #22]
  uint8_t i,j;

  switch (*c)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	2bff      	cmp	r3, #255	; 0xff
 8005738:	d061      	beq.n	80057fe <LCD_Conv_Char_Seg+0xe2>
 800573a:	2bff      	cmp	r3, #255	; 0xff
 800573c:	dc6b      	bgt.n	8005816 <LCD_Conv_Char_Seg+0xfa>
 800573e:	2b6e      	cmp	r3, #110	; 0x6e
 8005740:	d04e      	beq.n	80057e0 <LCD_Conv_Char_Seg+0xc4>
 8005742:	2b6e      	cmp	r3, #110	; 0x6e
 8005744:	dc67      	bgt.n	8005816 <LCD_Conv_Char_Seg+0xfa>
 8005746:	2b39      	cmp	r3, #57	; 0x39
 8005748:	dc3c      	bgt.n	80057c4 <LCD_Conv_Char_Seg+0xa8>
 800574a:	2b20      	cmp	r3, #32
 800574c:	db63      	blt.n	8005816 <LCD_Conv_Char_Seg+0xfa>
 800574e:	3b20      	subs	r3, #32
 8005750:	2b19      	cmp	r3, #25
 8005752:	d860      	bhi.n	8005816 <LCD_Conv_Char_Seg+0xfa>
 8005754:	a201      	add	r2, pc, #4	; (adr r2, 800575c <LCD_Conv_Char_Seg+0x40>)
 8005756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575a:	bf00      	nop
 800575c:	080057cb 	.word	0x080057cb
 8005760:	08005817 	.word	0x08005817
 8005764:	08005817 	.word	0x08005817
 8005768:	08005817 	.word	0x08005817
 800576c:	08005817 	.word	0x08005817
 8005770:	080057f7 	.word	0x080057f7
 8005774:	08005817 	.word	0x08005817
 8005778:	08005817 	.word	0x08005817
 800577c:	08005817 	.word	0x08005817
 8005780:	08005817 	.word	0x08005817
 8005784:	080057d1 	.word	0x080057d1
 8005788:	08005817 	.word	0x08005817
 800578c:	08005817 	.word	0x08005817
 8005790:	080057e9 	.word	0x080057e9
 8005794:	08005817 	.word	0x08005817
 8005798:	080057f1 	.word	0x080057f1
 800579c:	08005807 	.word	0x08005807
 80057a0:	08005807 	.word	0x08005807
 80057a4:	08005807 	.word	0x08005807
 80057a8:	08005807 	.word	0x08005807
 80057ac:	08005807 	.word	0x08005807
 80057b0:	08005807 	.word	0x08005807
 80057b4:	08005807 	.word	0x08005807
 80057b8:	08005807 	.word	0x08005807
 80057bc:	08005807 	.word	0x08005807
 80057c0:	08005807 	.word	0x08005807
 80057c4:	2b6d      	cmp	r3, #109	; 0x6d
 80057c6:	d007      	beq.n	80057d8 <LCD_Conv_Char_Seg+0xbc>
 80057c8:	e025      	b.n	8005816 <LCD_Conv_Char_Seg+0xfa>
    {
    case ' ' :
      ch = 0x00;
 80057ca:	2300      	movs	r3, #0
 80057cc:	82fb      	strh	r3, [r7, #22]
      break;
 80057ce:	e041      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>

    case '*':
      ch = star;
 80057d0:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80057d4:	82fb      	strh	r3, [r7, #22]
      break;
 80057d6:	e03d      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>
    case '' :
      ch = C_UMAP;
      break;

    case 'm' :
      ch = C_mMap;
 80057d8:	f24b 2310 	movw	r3, #45584	; 0xb210
 80057dc:	82fb      	strh	r3, [r7, #22]
      break;
 80057de:	e039      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>

    case 'n' :
      ch = C_nMap;
 80057e0:	f242 2310 	movw	r3, #8720	; 0x2210
 80057e4:	82fb      	strh	r3, [r7, #22]
      break;
 80057e6:	e035      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>

    case '-' :
      ch = C_minus;
 80057e8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80057ec:	82fb      	strh	r3, [r7, #22]
      break;
 80057ee:	e031      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>

    case '/' :
      ch = C_slatch;
 80057f0:	23c0      	movs	r3, #192	; 0xc0
 80057f2:	82fb      	strh	r3, [r7, #22]
      break;
 80057f4:	e02e      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>

    case '' :
      ch = C_percent_1;
      break;
    case '%' :
      ch = C_percent_2;
 80057f6:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80057fa:	82fb      	strh	r3, [r7, #22]
      break;
 80057fc:	e02a      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>
    case 255 :
      ch = C_full;
 80057fe:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8005802:	82fb      	strh	r3, [r7, #22]
      break ;
 8005804:	e026      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*c-0x30];
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	3b30      	subs	r3, #48	; 0x30
 800580c:	4a28      	ldr	r2, [pc, #160]	; (80058b0 <LCD_Conv_Char_Seg+0x194>)
 800580e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005812:	82fb      	strh	r3, [r7, #22]
      break;
 8005814:	e01e      	b.n	8005854 <LCD_Conv_Char_Seg+0x138>

    default:
      /* The character c is one letter in upper case*/
      if ( (*c < 0x5b) && (*c > 0x40) )
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	2b5a      	cmp	r3, #90	; 0x5a
 800581c:	d80a      	bhi.n	8005834 <LCD_Conv_Char_Seg+0x118>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	2b40      	cmp	r3, #64	; 0x40
 8005824:	d906      	bls.n	8005834 <LCD_Conv_Char_Seg+0x118>
      {
        ch = CapLetterMap[*c-'A'];
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	3b41      	subs	r3, #65	; 0x41
 800582c:	4a21      	ldr	r2, [pc, #132]	; (80058b4 <LCD_Conv_Char_Seg+0x198>)
 800582e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005832:	82fb      	strh	r3, [r7, #22]
      }
      /* The character c is one letter in lower case*/
      if ( (*c <0x7b) && ( *c> 0x60) )
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	2b7a      	cmp	r3, #122	; 0x7a
 800583a:	d80a      	bhi.n	8005852 <LCD_Conv_Char_Seg+0x136>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b60      	cmp	r3, #96	; 0x60
 8005842:	d906      	bls.n	8005852 <LCD_Conv_Char_Seg+0x136>
      {
        ch = CapLetterMap[*c-'a'];
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	3b61      	subs	r3, #97	; 0x61
 800584a:	4a1a      	ldr	r2, [pc, #104]	; (80058b4 <LCD_Conv_Char_Seg+0x198>)
 800584c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005850:	82fb      	strh	r3, [r7, #22]
      }
      break;
 8005852:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (point)
 8005854:	7afb      	ldrb	r3, [r7, #11]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d003      	beq.n	8005862 <LCD_Conv_Char_Seg+0x146>
  {
    ch |= 0x0002;
 800585a:	8afb      	ldrh	r3, [r7, #22]
 800585c:	f043 0302 	orr.w	r3, r3, #2
 8005860:	82fb      	strh	r3, [r7, #22]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (column)
 8005862:	7abb      	ldrb	r3, [r7, #10]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <LCD_Conv_Char_Seg+0x154>
  {
    ch |= 0x0020;
 8005868:	8afb      	ldrh	r3, [r7, #22]
 800586a:	f043 0320 	orr.w	r3, r3, #32
 800586e:	82fb      	strh	r3, [r7, #22]
  }

  for (i = 12,j=0 ;j<4; i-=4,j++)
 8005870:	230c      	movs	r3, #12
 8005872:	757b      	strb	r3, [r7, #21]
 8005874:	2300      	movs	r3, #0
 8005876:	753b      	strb	r3, [r7, #20]
 8005878:	e011      	b.n	800589e <LCD_Conv_Char_Seg+0x182>
  {
    digit[j] = (ch >> i) & 0x0f; //To isolate the less signifiant dibit
 800587a:	8afa      	ldrh	r2, [r7, #22]
 800587c:	7d7b      	ldrb	r3, [r7, #21]
 800587e:	fa42 f303 	asr.w	r3, r2, r3
 8005882:	b2da      	uxtb	r2, r3
 8005884:	7d3b      	ldrb	r3, [r7, #20]
 8005886:	6879      	ldr	r1, [r7, #4]
 8005888:	440b      	add	r3, r1
 800588a:	f002 020f 	and.w	r2, r2, #15
 800588e:	b2d2      	uxtb	r2, r2
 8005890:	701a      	strb	r2, [r3, #0]
  for (i = 12,j=0 ;j<4; i-=4,j++)
 8005892:	7d7b      	ldrb	r3, [r7, #21]
 8005894:	3b04      	subs	r3, #4
 8005896:	757b      	strb	r3, [r7, #21]
 8005898:	7d3b      	ldrb	r3, [r7, #20]
 800589a:	3301      	adds	r3, #1
 800589c:	753b      	strb	r3, [r7, #20]
 800589e:	7d3b      	ldrb	r3, [r7, #20]
 80058a0:	2b03      	cmp	r3, #3
 80058a2:	d9ea      	bls.n	800587a <LCD_Conv_Char_Seg+0x15e>
  }
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop
 80058a8:	371c      	adds	r7, #28
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bc80      	pop	{r7}
 80058ae:	4770      	bx	lr
 80058b0:	080062b0 	.word	0x080062b0
 80058b4:	0800627c 	.word	0x0800627c

080058b8 <LCD_bar>:
  * @brief  Setting bar on LCD, writes bar value in LCD frame buffer
  * @param  None
  * @retval None
  */
void LCD_bar()
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0

  LCD->RAM[LCD_RAM_REGISTER4] &= 0xffff5fff;
 80058bc:	4b10      	ldr	r3, [pc, #64]	; (8005900 <LCD_bar+0x48>)
 80058be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c0:	4a0f      	ldr	r2, [pc, #60]	; (8005900 <LCD_bar+0x48>)
 80058c2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80058c6:	6253      	str	r3, [r2, #36]	; 0x24
  LCD->RAM[LCD_RAM_REGISTER6] &= 0xffff5fff;
 80058c8:	4b0d      	ldr	r3, [pc, #52]	; (8005900 <LCD_bar+0x48>)
 80058ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058cc:	4a0c      	ldr	r2, [pc, #48]	; (8005900 <LCD_bar+0x48>)
 80058ce:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80058d2:	62d3      	str	r3, [r2, #44]	; 0x2c
/* bar1 bar3 */
  LCD->RAM[LCD_RAM_REGISTER4] |= (uint32_t)(t_bar[0]<<12);
 80058d4:	4b0a      	ldr	r3, [pc, #40]	; (8005900 <LCD_bar+0x48>)
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	4a0a      	ldr	r2, [pc, #40]	; (8005904 <LCD_bar+0x4c>)
 80058da:	7812      	ldrb	r2, [r2, #0]
 80058dc:	0312      	lsls	r2, r2, #12
 80058de:	4611      	mov	r1, r2
 80058e0:	4a07      	ldr	r2, [pc, #28]	; (8005900 <LCD_bar+0x48>)
 80058e2:	430b      	orrs	r3, r1
 80058e4:	6253      	str	r3, [r2, #36]	; 0x24

/*bar0 bar2 */
  LCD->RAM[LCD_RAM_REGISTER6] |= (uint32_t)(t_bar[1]<<12);
 80058e6:	4b06      	ldr	r3, [pc, #24]	; (8005900 <LCD_bar+0x48>)
 80058e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ea:	4a06      	ldr	r2, [pc, #24]	; (8005904 <LCD_bar+0x4c>)
 80058ec:	7852      	ldrb	r2, [r2, #1]
 80058ee:	0312      	lsls	r2, r2, #12
 80058f0:	4611      	mov	r1, r2
 80058f2:	4a03      	ldr	r2, [pc, #12]	; (8005900 <LCD_bar+0x48>)
 80058f4:	430b      	orrs	r3, r1
 80058f6:	62d3      	str	r3, [r2, #44]	; 0x2c

}
 80058f8:	bf00      	nop
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bc80      	pop	{r7}
 80058fe:	4770      	bx	lr
 8005900:	40002400 	.word	0x40002400
 8005904:	200000d8 	.word	0x200000d8

08005908 <LCD_GLASS_WriteChar>:
  * @retval None
  * @par    Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void LCD_GLASS_WriteChar(uint8_t* ch, uint8_t point, uint8_t column, uint8_t position)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	4608      	mov	r0, r1
 8005912:	4611      	mov	r1, r2
 8005914:	461a      	mov	r2, r3
 8005916:	4603      	mov	r3, r0
 8005918:	70fb      	strb	r3, [r7, #3]
 800591a:	460b      	mov	r3, r1
 800591c:	70bb      	strb	r3, [r7, #2]
 800591e:	4613      	mov	r3, r2
 8005920:	707b      	strb	r3, [r7, #1]
  uint8_t digit[4];     /* Digit frame buffer */

/* To convert displayed character in segment in array digit */
  LCD_Conv_Char_Seg(ch,point,column,digit);
 8005922:	f107 030c 	add.w	r3, r7, #12
 8005926:	78ba      	ldrb	r2, [r7, #2]
 8005928:	78f9      	ldrb	r1, [r7, #3]
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7ff fef6 	bl	800571c <LCD_Conv_Char_Seg>


  switch (position)
 8005930:	787b      	ldrb	r3, [r7, #1]
 8005932:	3b01      	subs	r3, #1
 8005934:	2b05      	cmp	r3, #5
 8005936:	f200 824a 	bhi.w	8005dce <LCD_GLASS_WriteChar+0x4c6>
 800593a:	a201      	add	r2, pc, #4	; (adr r2, 8005940 <LCD_GLASS_WriteChar+0x38>)
 800593c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005940:	08005959 	.word	0x08005959
 8005944:	08005a0b 	.word	0x08005a0b
 8005948:	08005aed 	.word	0x08005aed
 800594c:	08005b9d 	.word	0x08005b9d
 8005950:	08005c57 	.word	0x08005c57
 8005954:	08005d01 	.word	0x08005d01
  {
    /* Position 1 on LCD (Digit1)*/
    case 1:
      LCD->RAM[LCD_RAM_REGISTER0] &= 0xcffffffc;
 8005958:	4b8f      	ldr	r3, [pc, #572]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	4a8e      	ldr	r2, [pc, #568]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800595e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005962:	f023 0303 	bic.w	r3, r3, #3
 8005966:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] &= 0xcffffffc;
 8005968:	4b8b      	ldr	r3, [pc, #556]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800596a:	69db      	ldr	r3, [r3, #28]
 800596c:	4a8a      	ldr	r2, [pc, #552]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800596e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005972:	f023 0303 	bic.w	r3, r3, #3
 8005976:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] &= 0xcffffffc;
 8005978:	4b87      	ldr	r3, [pc, #540]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800597a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597c:	4a86      	ldr	r2, [pc, #536]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800597e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005982:	f023 0303 	bic.w	r3, r3, #3
 8005986:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] &= 0xcffffffc;
 8005988:	4b83      	ldr	r3, [pc, #524]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	4a82      	ldr	r2, [pc, #520]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800598e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005992:	f023 0303 	bic.w	r3, r3, #3
 8005996:	62d3      	str	r3, [r2, #44]	; 0x2c

      LCD->RAM[LCD_RAM_REGISTER0] |= ((digit[0]& 0x0c) << 26 ) | (digit[0]& 0x03) ; // 1G 1B 1M 1E
 8005998:	4b7f      	ldr	r3, [pc, #508]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 800599a:	695b      	ldr	r3, [r3, #20]
 800599c:	7b3a      	ldrb	r2, [r7, #12]
 800599e:	0692      	lsls	r2, r2, #26
 80059a0:	f002 5140 	and.w	r1, r2, #805306368	; 0x30000000
 80059a4:	7b3a      	ldrb	r2, [r7, #12]
 80059a6:	f002 0203 	and.w	r2, r2, #3
 80059aa:	430a      	orrs	r2, r1
 80059ac:	4611      	mov	r1, r2
 80059ae:	4a7a      	ldr	r2, [pc, #488]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 80059b0:	430b      	orrs	r3, r1
 80059b2:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D
 80059b4:	4b78      	ldr	r3, [pc, #480]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	7b7a      	ldrb	r2, [r7, #13]
 80059ba:	0692      	lsls	r2, r2, #26
 80059bc:	f002 5140 	and.w	r1, r2, #805306368	; 0x30000000
 80059c0:	7b7a      	ldrb	r2, [r7, #13]
 80059c2:	f002 0203 	and.w	r2, r2, #3
 80059c6:	430a      	orrs	r2, r1
 80059c8:	4611      	mov	r1, r2
 80059ca:	4a73      	ldr	r2, [pc, #460]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 80059cc:	430b      	orrs	r3, r1
 80059ce:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] |= ((digit[2]& 0x0c) << 26 ) | (digit[2]& 0x03) ; // 1Q 1K 1Col 1P
 80059d0:	4b71      	ldr	r3, [pc, #452]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 80059d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d4:	7bba      	ldrb	r2, [r7, #14]
 80059d6:	0692      	lsls	r2, r2, #26
 80059d8:	f002 5140 	and.w	r1, r2, #805306368	; 0x30000000
 80059dc:	7bba      	ldrb	r2, [r7, #14]
 80059de:	f002 0203 	and.w	r2, r2, #3
 80059e2:	430a      	orrs	r2, r1
 80059e4:	4611      	mov	r1, r2
 80059e6:	4a6c      	ldr	r2, [pc, #432]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 80059e8:	430b      	orrs	r3, r1
 80059ea:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] |= ((digit[3]& 0x0c) << 26 ) | (digit[3]& 0x03) ; // 1H 1J 1DP 1N
 80059ec:	4b6a      	ldr	r3, [pc, #424]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 80059ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f0:	7bfa      	ldrb	r2, [r7, #15]
 80059f2:	0692      	lsls	r2, r2, #26
 80059f4:	f002 5140 	and.w	r1, r2, #805306368	; 0x30000000
 80059f8:	7bfa      	ldrb	r2, [r7, #15]
 80059fa:	f002 0203 	and.w	r2, r2, #3
 80059fe:	430a      	orrs	r2, r1
 8005a00:	4611      	mov	r1, r2
 8005a02:	4a65      	ldr	r2, [pc, #404]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a04:	430b      	orrs	r3, r1
 8005a06:	62d3      	str	r3, [r2, #44]	; 0x2c

      break;
 8005a08:	e1e2      	b.n	8005dd0 <LCD_GLASS_WriteChar+0x4c8>

    /* Position 2 on LCD (Digit2)*/
    case 2:
      LCD->RAM[LCD_RAM_REGISTER0] &= 0xf3ffff03;
 8005a0a:	4b63      	ldr	r3, [pc, #396]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	4a62      	ldr	r2, [pc, #392]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a10:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005a14:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8005a18:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] &= 0xf3ffff03;
 8005a1a:	4b5f      	ldr	r3, [pc, #380]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	4a5e      	ldr	r2, [pc, #376]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a20:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005a24:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8005a28:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] &= 0xf3ffff03;
 8005a2a:	4b5b      	ldr	r3, [pc, #364]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2e:	4a5a      	ldr	r2, [pc, #360]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a30:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005a34:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8005a38:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] &= 0xf3ffff03;
 8005a3a:	4b57      	ldr	r3, [pc, #348]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3e:	4a56      	ldr	r2, [pc, #344]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a40:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005a44:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8005a48:	62d3      	str	r3, [r2, #44]	; 0x2c

      LCD->RAM[LCD_RAM_REGISTER0] |= ((digit[0]& 0x0c) << 24 )|((digit[0]& 0x02) << 6 )|((digit[0]& 0x01) << 2 ) ; // 2G 2B 2M 2E
 8005a4a:	4b53      	ldr	r3, [pc, #332]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	7b3a      	ldrb	r2, [r7, #12]
 8005a50:	0612      	lsls	r2, r2, #24
 8005a52:	f002 6140 	and.w	r1, r2, #201326592	; 0xc000000
 8005a56:	7b3a      	ldrb	r2, [r7, #12]
 8005a58:	0192      	lsls	r2, r2, #6
 8005a5a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005a5e:	4311      	orrs	r1, r2
 8005a60:	7b3a      	ldrb	r2, [r7, #12]
 8005a62:	0092      	lsls	r2, r2, #2
 8005a64:	f002 0204 	and.w	r2, r2, #4
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	4611      	mov	r1, r2
 8005a6c:	4a4a      	ldr	r2, [pc, #296]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a6e:	430b      	orrs	r3, r1
 8005a70:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] |= ((digit[1]& 0x0c) << 24 )|((digit[1]& 0x02) << 6 )|((digit[1]& 0x01) << 2 ) ; // 2F 2A 2C 2D
 8005a72:	4b49      	ldr	r3, [pc, #292]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	7b7a      	ldrb	r2, [r7, #13]
 8005a78:	0612      	lsls	r2, r2, #24
 8005a7a:	f002 6140 	and.w	r1, r2, #201326592	; 0xc000000
 8005a7e:	7b7a      	ldrb	r2, [r7, #13]
 8005a80:	0192      	lsls	r2, r2, #6
 8005a82:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005a86:	4311      	orrs	r1, r2
 8005a88:	7b7a      	ldrb	r2, [r7, #13]
 8005a8a:	0092      	lsls	r2, r2, #2
 8005a8c:	f002 0204 	and.w	r2, r2, #4
 8005a90:	430a      	orrs	r2, r1
 8005a92:	4611      	mov	r1, r2
 8005a94:	4a40      	ldr	r2, [pc, #256]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a96:	430b      	orrs	r3, r1
 8005a98:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] |= ((digit[2]& 0x0c) << 24 )|((digit[2]& 0x02) << 6 )|((digit[2]& 0x01) << 2 ) ; // 2Q 2K 2Col 2P
 8005a9a:	4b3f      	ldr	r3, [pc, #252]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9e:	7bba      	ldrb	r2, [r7, #14]
 8005aa0:	0612      	lsls	r2, r2, #24
 8005aa2:	f002 6140 	and.w	r1, r2, #201326592	; 0xc000000
 8005aa6:	7bba      	ldrb	r2, [r7, #14]
 8005aa8:	0192      	lsls	r2, r2, #6
 8005aaa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005aae:	4311      	orrs	r1, r2
 8005ab0:	7bba      	ldrb	r2, [r7, #14]
 8005ab2:	0092      	lsls	r2, r2, #2
 8005ab4:	f002 0204 	and.w	r2, r2, #4
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	4611      	mov	r1, r2
 8005abc:	4a36      	ldr	r2, [pc, #216]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005abe:	430b      	orrs	r3, r1
 8005ac0:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] |= ((digit[3]& 0x0c) << 24 )|((digit[3]& 0x02) << 6 )|((digit[3]& 0x01) << 2 ) ; // 2H 2J 2DP 2N
 8005ac2:	4b35      	ldr	r3, [pc, #212]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac6:	7bfa      	ldrb	r2, [r7, #15]
 8005ac8:	0612      	lsls	r2, r2, #24
 8005aca:	f002 6140 	and.w	r1, r2, #201326592	; 0xc000000
 8005ace:	7bfa      	ldrb	r2, [r7, #15]
 8005ad0:	0192      	lsls	r2, r2, #6
 8005ad2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005ad6:	4311      	orrs	r1, r2
 8005ad8:	7bfa      	ldrb	r2, [r7, #15]
 8005ada:	0092      	lsls	r2, r2, #2
 8005adc:	f002 0204 	and.w	r2, r2, #4
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	4a2c      	ldr	r2, [pc, #176]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005ae6:	430b      	orrs	r3, r1
 8005ae8:	62d3      	str	r3, [r2, #44]	; 0x2c

      break;
 8005aea:	e171      	b.n	8005dd0 <LCD_GLASS_WriteChar+0x4c8>

    /* Position 3 on LCD (Digit3)*/
    case 3:
      LCD->RAM[LCD_RAM_REGISTER0] &= 0xfcfffcff;
 8005aec:	4b2a      	ldr	r3, [pc, #168]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005aee:	695b      	ldr	r3, [r3, #20]
 8005af0:	4a29      	ldr	r2, [pc, #164]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005af2:	f023 2303 	bic.w	r3, r3, #50332416	; 0x3000300
 8005af6:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] &= 0xfcfffcff;
 8005af8:	4b27      	ldr	r3, [pc, #156]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	4a26      	ldr	r2, [pc, #152]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005afe:	f023 2303 	bic.w	r3, r3, #50332416	; 0x3000300
 8005b02:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] &= 0xfcfffcff;
 8005b04:	4b24      	ldr	r3, [pc, #144]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	4a23      	ldr	r2, [pc, #140]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b0a:	f023 2303 	bic.w	r3, r3, #50332416	; 0x3000300
 8005b0e:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] &= 0xfcfffcff;
 8005b10:	4b21      	ldr	r3, [pc, #132]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b14:	4a20      	ldr	r2, [pc, #128]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b16:	f023 2303 	bic.w	r3, r3, #50332416	; 0x3000300
 8005b1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      LCD->RAM[LCD_RAM_REGISTER0] |= ((digit[0]& 0x0c) << 22 ) | ((digit[0]& 0x03) << 8 ) ; // 3G 3B 3M 3E
 8005b1c:	4b1e      	ldr	r3, [pc, #120]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	7b3a      	ldrb	r2, [r7, #12]
 8005b22:	0592      	lsls	r2, r2, #22
 8005b24:	f002 7140 	and.w	r1, r2, #50331648	; 0x3000000
 8005b28:	7b3a      	ldrb	r2, [r7, #12]
 8005b2a:	0212      	lsls	r2, r2, #8
 8005b2c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005b30:	430a      	orrs	r2, r1
 8005b32:	4611      	mov	r1, r2
 8005b34:	4a18      	ldr	r2, [pc, #96]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b36:	430b      	orrs	r3, r1
 8005b38:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] |= ((digit[1]& 0x0c) << 22 ) | ((digit[1]& 0x03) << 8 ) ; // 3F 3A 3C 3D
 8005b3a:	4b17      	ldr	r3, [pc, #92]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b3c:	69db      	ldr	r3, [r3, #28]
 8005b3e:	7b7a      	ldrb	r2, [r7, #13]
 8005b40:	0592      	lsls	r2, r2, #22
 8005b42:	f002 7140 	and.w	r1, r2, #50331648	; 0x3000000
 8005b46:	7b7a      	ldrb	r2, [r7, #13]
 8005b48:	0212      	lsls	r2, r2, #8
 8005b4a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	4611      	mov	r1, r2
 8005b52:	4a11      	ldr	r2, [pc, #68]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b54:	430b      	orrs	r3, r1
 8005b56:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] |= ((digit[2]& 0x0c) << 22 ) | ((digit[2]& 0x03) << 8 ) ; // 3Q 3K 3Col 3P
 8005b58:	4b0f      	ldr	r3, [pc, #60]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	7bba      	ldrb	r2, [r7, #14]
 8005b5e:	0592      	lsls	r2, r2, #22
 8005b60:	f002 7140 	and.w	r1, r2, #50331648	; 0x3000000
 8005b64:	7bba      	ldrb	r2, [r7, #14]
 8005b66:	0212      	lsls	r2, r2, #8
 8005b68:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	4611      	mov	r1, r2
 8005b70:	4a09      	ldr	r2, [pc, #36]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b72:	430b      	orrs	r3, r1
 8005b74:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] |= ((digit[3]& 0x0c) << 22 ) | ((digit[3]& 0x03) << 8 ) ; // 3H 3J 3DP 3N
 8005b76:	4b08      	ldr	r3, [pc, #32]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7a:	7bfa      	ldrb	r2, [r7, #15]
 8005b7c:	0592      	lsls	r2, r2, #22
 8005b7e:	f002 7140 	and.w	r1, r2, #50331648	; 0x3000000
 8005b82:	7bfa      	ldrb	r2, [r7, #15]
 8005b84:	0212      	lsls	r2, r2, #8
 8005b86:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	4611      	mov	r1, r2
 8005b8e:	4a02      	ldr	r2, [pc, #8]	; (8005b98 <LCD_GLASS_WriteChar+0x290>)
 8005b90:	430b      	orrs	r3, r1
 8005b92:	62d3      	str	r3, [r2, #44]	; 0x2c

      break;
 8005b94:	e11c      	b.n	8005dd0 <LCD_GLASS_WriteChar+0x4c8>
 8005b96:	bf00      	nop
 8005b98:	40002400 	.word	0x40002400

    /* Position 4 on LCD (Digit4)*/
    case 4:
      LCD->RAM[LCD_RAM_REGISTER0] &= 0xffcff3ff;
 8005b9c:	4b8f      	ldr	r3, [pc, #572]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005b9e:	695b      	ldr	r3, [r3, #20]
 8005ba0:	4a8e      	ldr	r2, [pc, #568]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005ba2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005ba6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005baa:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] &= 0xffcff3ff;
 8005bac:	4b8b      	ldr	r3, [pc, #556]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bae:	69db      	ldr	r3, [r3, #28]
 8005bb0:	4a8a      	ldr	r2, [pc, #552]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bb2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005bb6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005bba:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] &= 0xffcff3ff;
 8005bbc:	4b87      	ldr	r3, [pc, #540]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	4a86      	ldr	r2, [pc, #536]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bc2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005bc6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005bca:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] &= 0xffcff3ff;
 8005bcc:	4b83      	ldr	r3, [pc, #524]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd0:	4a82      	ldr	r2, [pc, #520]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bd2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005bd6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005bda:	62d3      	str	r3, [r2, #44]	; 0x2c

      LCD->RAM[LCD_RAM_REGISTER0] |= ((digit[0]& 0x0c) << 18 ) | ((digit[0]& 0x03) << 10 ) ; // 4G 4B 4M 4E
 8005bdc:	4b7f      	ldr	r3, [pc, #508]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bde:	695b      	ldr	r3, [r3, #20]
 8005be0:	7b3a      	ldrb	r2, [r7, #12]
 8005be2:	0492      	lsls	r2, r2, #18
 8005be4:	f402 1140 	and.w	r1, r2, #3145728	; 0x300000
 8005be8:	7b3a      	ldrb	r2, [r7, #12]
 8005bea:	0292      	lsls	r2, r2, #10
 8005bec:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	4a79      	ldr	r2, [pc, #484]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bf6:	430b      	orrs	r3, r1
 8005bf8:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] |= ((digit[1]& 0x0c) << 18 ) | ((digit[1]& 0x03) << 10 ) ; // 4F 4A 4C 4D
 8005bfa:	4b78      	ldr	r3, [pc, #480]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005bfc:	69db      	ldr	r3, [r3, #28]
 8005bfe:	7b7a      	ldrb	r2, [r7, #13]
 8005c00:	0492      	lsls	r2, r2, #18
 8005c02:	f402 1140 	and.w	r1, r2, #3145728	; 0x300000
 8005c06:	7b7a      	ldrb	r2, [r7, #13]
 8005c08:	0292      	lsls	r2, r2, #10
 8005c0a:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	4611      	mov	r1, r2
 8005c12:	4a72      	ldr	r2, [pc, #456]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c14:	430b      	orrs	r3, r1
 8005c16:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] |= ((digit[2]& 0x0c) << 18 ) | ((digit[2]& 0x03) << 10 ) ; // 4Q 4K 4Col 4P
 8005c18:	4b70      	ldr	r3, [pc, #448]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1c:	7bba      	ldrb	r2, [r7, #14]
 8005c1e:	0492      	lsls	r2, r2, #18
 8005c20:	f402 1140 	and.w	r1, r2, #3145728	; 0x300000
 8005c24:	7bba      	ldrb	r2, [r7, #14]
 8005c26:	0292      	lsls	r2, r2, #10
 8005c28:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	4611      	mov	r1, r2
 8005c30:	4a6a      	ldr	r2, [pc, #424]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c32:	430b      	orrs	r3, r1
 8005c34:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] |= ((digit[3]& 0x0c) << 18 ) | ((digit[3]& 0x03) << 10 ) ; // 4H 4J 4DP 4N
 8005c36:	4b69      	ldr	r3, [pc, #420]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3a:	7bfa      	ldrb	r2, [r7, #15]
 8005c3c:	0492      	lsls	r2, r2, #18
 8005c3e:	f402 1140 	and.w	r1, r2, #3145728	; 0x300000
 8005c42:	7bfa      	ldrb	r2, [r7, #15]
 8005c44:	0292      	lsls	r2, r2, #10
 8005c46:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	4a63      	ldr	r2, [pc, #396]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c50:	430b      	orrs	r3, r1
 8005c52:	62d3      	str	r3, [r2, #44]	; 0x2c

      break;
 8005c54:	e0bc      	b.n	8005dd0 <LCD_GLASS_WriteChar+0x4c8>

    /* Position 5 on LCD (Digit5)*/
    case 5:
      LCD->RAM[LCD_RAM_REGISTER0] &= 0xfff3cfff;
 8005c56:	4b61      	ldr	r3, [pc, #388]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	4a60      	ldr	r2, [pc, #384]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c5c:	f423 2343 	bic.w	r3, r3, #798720	; 0xc3000
 8005c60:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] &= 0xfff3cfff;
 8005c62:	4b5e      	ldr	r3, [pc, #376]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c64:	69db      	ldr	r3, [r3, #28]
 8005c66:	4a5d      	ldr	r2, [pc, #372]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c68:	f423 2343 	bic.w	r3, r3, #798720	; 0xc3000
 8005c6c:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] &= 0xfff3efff;
 8005c6e:	4b5b      	ldr	r3, [pc, #364]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c72:	4a5a      	ldr	r2, [pc, #360]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c74:	f423 2341 	bic.w	r3, r3, #790528	; 0xc1000
 8005c78:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] &= 0xfff3efff;
 8005c7a:	4b58      	ldr	r3, [pc, #352]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7e:	4a57      	ldr	r2, [pc, #348]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c80:	f423 2341 	bic.w	r3, r3, #790528	; 0xc1000
 8005c84:	62d3      	str	r3, [r2, #44]	; 0x2c

      LCD->RAM[LCD_RAM_REGISTER0] |= ((digit[0]& 0x0c) << 16 ) | ((digit[0]& 0x03) << 12 ) ; // 5G 5B 5M 5E
 8005c86:	4b55      	ldr	r3, [pc, #340]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	7b3a      	ldrb	r2, [r7, #12]
 8005c8c:	0412      	lsls	r2, r2, #16
 8005c8e:	f402 2140 	and.w	r1, r2, #786432	; 0xc0000
 8005c92:	7b3a      	ldrb	r2, [r7, #12]
 8005c94:	0312      	lsls	r2, r2, #12
 8005c96:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	4611      	mov	r1, r2
 8005c9e:	4a4f      	ldr	r2, [pc, #316]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] |= ((digit[1]& 0x0c) << 16 ) | ((digit[1]& 0x03) << 12 ) ; // 5F 5A 5C 5D
 8005ca4:	4b4d      	ldr	r3, [pc, #308]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	7b7a      	ldrb	r2, [r7, #13]
 8005caa:	0412      	lsls	r2, r2, #16
 8005cac:	f402 2140 	and.w	r1, r2, #786432	; 0xc0000
 8005cb0:	7b7a      	ldrb	r2, [r7, #13]
 8005cb2:	0312      	lsls	r2, r2, #12
 8005cb4:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	4611      	mov	r1, r2
 8005cbc:	4a47      	ldr	r2, [pc, #284]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005cbe:	430b      	orrs	r3, r1
 8005cc0:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] |= ((digit[2]& 0x0c) << 16 ) | ((digit[2]& 0x01) << 12 ) ; // 5Q 5K   5P
 8005cc2:	4b46      	ldr	r3, [pc, #280]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc6:	7bba      	ldrb	r2, [r7, #14]
 8005cc8:	0412      	lsls	r2, r2, #16
 8005cca:	f402 2140 	and.w	r1, r2, #786432	; 0xc0000
 8005cce:	7bba      	ldrb	r2, [r7, #14]
 8005cd0:	0312      	lsls	r2, r2, #12
 8005cd2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	4611      	mov	r1, r2
 8005cda:	4a40      	ldr	r2, [pc, #256]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005cdc:	430b      	orrs	r3, r1
 8005cde:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] |= ((digit[3]& 0x0c) << 16 ) | ((digit[3]& 0x01) << 12 ) ; // 5H 5J   5N
 8005ce0:	4b3e      	ldr	r3, [pc, #248]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce4:	7bfa      	ldrb	r2, [r7, #15]
 8005ce6:	0412      	lsls	r2, r2, #16
 8005ce8:	f402 2140 	and.w	r1, r2, #786432	; 0xc0000
 8005cec:	7bfa      	ldrb	r2, [r7, #15]
 8005cee:	0312      	lsls	r2, r2, #12
 8005cf0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	4611      	mov	r1, r2
 8005cf8:	4a38      	ldr	r2, [pc, #224]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005cfa:	430b      	orrs	r3, r1
 8005cfc:	62d3      	str	r3, [r2, #44]	; 0x2c

      break;
 8005cfe:	e067      	b.n	8005dd0 <LCD_GLASS_WriteChar+0x4c8>

    /* Position 6 on LCD (Digit6)*/
    case 6:
      LCD->RAM[LCD_RAM_REGISTER0] &= 0xfffc3fff;
 8005d00:	4b36      	ldr	r3, [pc, #216]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d02:	695b      	ldr	r3, [r3, #20]
 8005d04:	4a35      	ldr	r2, [pc, #212]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d06:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 8005d0a:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] &= 0xfffc3fff;
 8005d0c:	4b33      	ldr	r3, [pc, #204]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	4a32      	ldr	r2, [pc, #200]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d12:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 8005d16:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] &= 0xfffc3fff;
 8005d18:	4b30      	ldr	r3, [pc, #192]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	4a2f      	ldr	r2, [pc, #188]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d1e:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 8005d22:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] &= 0xfffc3fff;
 8005d24:	4b2d      	ldr	r3, [pc, #180]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d28:	4a2c      	ldr	r2, [pc, #176]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d2a:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 8005d2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      LCD->RAM[LCD_RAM_REGISTER0] |= ((digit[0]& 0x04) << 15 ) | ((digit[0]& 0x08) << 13 ) | ((digit[0]& 0x03) << 14 ) ; // 6B 6G 6M 6E
 8005d30:	4b2a      	ldr	r3, [pc, #168]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	7b3a      	ldrb	r2, [r7, #12]
 8005d36:	03d2      	lsls	r2, r2, #15
 8005d38:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8005d3c:	7b3a      	ldrb	r2, [r7, #12]
 8005d3e:	0352      	lsls	r2, r2, #13
 8005d40:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8005d44:	4311      	orrs	r1, r2
 8005d46:	7b3a      	ldrb	r2, [r7, #12]
 8005d48:	0392      	lsls	r2, r2, #14
 8005d4a:	b292      	uxth	r2, r2
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	4611      	mov	r1, r2
 8005d50:	4a22      	ldr	r2, [pc, #136]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d52:	430b      	orrs	r3, r1
 8005d54:	6153      	str	r3, [r2, #20]
      LCD->RAM[LCD_RAM_REGISTER2] |= ((digit[1]& 0x04) << 15 ) | ((digit[1]& 0x08) << 13 ) | ((digit[1]& 0x03) << 14 ) ; // 6A 6F 6C 6D
 8005d56:	4b21      	ldr	r3, [pc, #132]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	7b7a      	ldrb	r2, [r7, #13]
 8005d5c:	03d2      	lsls	r2, r2, #15
 8005d5e:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8005d62:	7b7a      	ldrb	r2, [r7, #13]
 8005d64:	0352      	lsls	r2, r2, #13
 8005d66:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8005d6a:	4311      	orrs	r1, r2
 8005d6c:	7b7a      	ldrb	r2, [r7, #13]
 8005d6e:	0392      	lsls	r2, r2, #14
 8005d70:	b292      	uxth	r2, r2
 8005d72:	430a      	orrs	r2, r1
 8005d74:	4611      	mov	r1, r2
 8005d76:	4a19      	ldr	r2, [pc, #100]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d78:	430b      	orrs	r3, r1
 8005d7a:	61d3      	str	r3, [r2, #28]
      LCD->RAM[LCD_RAM_REGISTER4] |= ((digit[2]& 0x04) << 15 ) | ((digit[2]& 0x08) << 13 ) | ((digit[2]& 0x01) << 14 ) ; // 6K 6Q    6P
 8005d7c:	4b17      	ldr	r3, [pc, #92]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d80:	7bba      	ldrb	r2, [r7, #14]
 8005d82:	03d2      	lsls	r2, r2, #15
 8005d84:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8005d88:	7bba      	ldrb	r2, [r7, #14]
 8005d8a:	0352      	lsls	r2, r2, #13
 8005d8c:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8005d90:	4311      	orrs	r1, r2
 8005d92:	7bba      	ldrb	r2, [r7, #14]
 8005d94:	0392      	lsls	r2, r2, #14
 8005d96:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	4a0f      	ldr	r2, [pc, #60]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005da0:	430b      	orrs	r3, r1
 8005da2:	6253      	str	r3, [r2, #36]	; 0x24
      LCD->RAM[LCD_RAM_REGISTER6] |= ((digit[3]& 0x04) << 15 ) | ((digit[3]& 0x08) << 13 ) | ((digit[3]& 0x01) << 14 ) ; // 6J 6H   6N
 8005da4:	4b0d      	ldr	r3, [pc, #52]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	7bfa      	ldrb	r2, [r7, #15]
 8005daa:	03d2      	lsls	r2, r2, #15
 8005dac:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8005db0:	7bfa      	ldrb	r2, [r7, #15]
 8005db2:	0352      	lsls	r2, r2, #13
 8005db4:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8005db8:	4311      	orrs	r1, r2
 8005dba:	7bfa      	ldrb	r2, [r7, #15]
 8005dbc:	0392      	lsls	r2, r2, #14
 8005dbe:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	4611      	mov	r1, r2
 8005dc6:	4a05      	ldr	r2, [pc, #20]	; (8005ddc <LCD_GLASS_WriteChar+0x4d4>)
 8005dc8:	430b      	orrs	r3, r1
 8005dca:	62d3      	str	r3, [r2, #44]	; 0x2c

      break;
 8005dcc:	e000      	b.n	8005dd0 <LCD_GLASS_WriteChar+0x4c8>

     default:
      break;
 8005dce:	bf00      	nop
  }

/* Refresh LCD  bar */
  LCD_bar();
 8005dd0:	f7ff fd72 	bl	80058b8 <LCD_bar>

}
 8005dd4:	bf00      	nop
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	40002400 	.word	0x40002400

08005de0 <LCD_GLASS_DisplayString>:
  * @param  hlcd: Instance of the LCD
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void LCD_GLASS_DisplayString(LCD_HandleTypeDef *hlcd, uint8_t* ptr)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  uint8_t i = 0x01;
 8005dea:	2301      	movs	r3, #1
 8005dec:	73fb      	strb	r3, [r7, #15]

	/* wait for LCD Ready */
  while( __HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET) ;
 8005dee:	bf00      	nop
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f003 0304 	and.w	r3, r3, #4
 8005dfa:	2b04      	cmp	r3, #4
 8005dfc:	d0f8      	beq.n	8005df0 <LCD_GLASS_DisplayString+0x10>

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (i < 8))
 8005dfe:	e00b      	b.n	8005e18 <LCD_GLASS_DisplayString+0x38>
  {
    /* Display one character on LCD */
    LCD_GLASS_WriteChar(ptr, 0, 0, i);
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
 8005e02:	2200      	movs	r2, #0
 8005e04:	2100      	movs	r1, #0
 8005e06:	6838      	ldr	r0, [r7, #0]
 8005e08:	f7ff fd7e 	bl	8005908 <LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	603b      	str	r3, [r7, #0]

    /* Increment the character counter */
    i++;
 8005e12:	7bfb      	ldrb	r3, [r7, #15]
 8005e14:	3301      	adds	r3, #1
 8005e16:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (i < 8))
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	bf14      	ite	ne
 8005e20:	2301      	movne	r3, #1
 8005e22:	2300      	moveq	r3, #0
 8005e24:	b2da      	uxtb	r2, r3
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
 8005e28:	2b07      	cmp	r3, #7
 8005e2a:	bf94      	ite	ls
 8005e2c:	2301      	movls	r3, #1
 8005e2e:	2300      	movhi	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	4013      	ands	r3, r2
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1e2      	bne.n	8005e00 <LCD_GLASS_DisplayString+0x20>
  }

	/* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(hlcd);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f7fb fa9a 	bl	8001374 <HAL_LCD_UpdateDisplayRequest>
}
 8005e40:	bf00      	nop
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <LCD_GLASS_Clear>:
  * @brief  This function Clear the whole LCD RAM.
  * @param  None
  * @retval None
  */
void LCD_GLASS_Clear(LCD_HandleTypeDef *hlcd)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t counter = 0;
 8005e50:	2300      	movs	r3, #0
 8005e52:	60fb      	str	r3, [r7, #12]

  /* TO wait LCD Ready */
  while( __HAL_LCD_GET_FLAG(hlcd,LCD_FLAG_UDR) != RESET) ;
 8005e54:	bf00      	nop
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f003 0304 	and.w	r3, r3, #4
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d0f8      	beq.n	8005e56 <LCD_GLASS_Clear+0xe>

  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005e64:	2300      	movs	r3, #0
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	e009      	b.n	8005e7e <LCD_GLASS_Clear+0x36>
  {
    LCD->RAM[counter] = 0;
 8005e6a:	4a0a      	ldr	r2, [pc, #40]	; (8005e94 <LCD_GLASS_Clear+0x4c>)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	3304      	adds	r3, #4
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	4413      	add	r3, r2
 8005e74:	2200      	movs	r2, #0
 8005e76:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	60fb      	str	r3, [r7, #12]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2b0f      	cmp	r3, #15
 8005e82:	d9f2      	bls.n	8005e6a <LCD_GLASS_Clear+0x22>
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(hlcd);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f7fb fa75 	bl	8001374 <HAL_LCD_UpdateDisplayRequest>

}
 8005e8a:	bf00      	nop
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	40002400 	.word	0x40002400

08005e98 <ProcessSensorsButtons>:
  * @brief  Manage the activity on sensors when touched/released (example)
  * @param  hlcd: Currently used hlcd device
  * @retval None
  */
void ProcessSensorsButtons(LCD_HandleTypeDef *hlcd)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  uint8_t Message[7];

    /* Prepare Message to display*/
    Message[0] = '0';
 8005ea0:	2330      	movs	r3, #48	; 0x30
 8005ea2:	723b      	strb	r3, [r7, #8]
    Message[1] = '0';
 8005ea4:	2330      	movs	r3, #48	; 0x30
 8005ea6:	727b      	strb	r3, [r7, #9]
    Message[2] = '0';
 8005ea8:	2330      	movs	r3, #48	; 0x30
 8005eaa:	72bb      	strb	r3, [r7, #10]
    Message[3] = '0';
 8005eac:	2330      	movs	r3, #48	; 0x30
 8005eae:	72fb      	strb	r3, [r7, #11]
    Message[4] = '0';
 8005eb0:	2330      	movs	r3, #48	; 0x30
 8005eb2:	733b      	strb	r3, [r7, #12]
    Message[5] = '0';
 8005eb4:	2330      	movs	r3, #48	; 0x30
 8005eb6:	737b      	strb	r3, [r7, #13]
			else if( MyLinRots[0].p_Data->Position > 5 )
				Message[2] = 255;
			else
				Message[1] = 255;
	#else // for medium density device
		if( MyLinRots[0].p_Data->Position < 127 )
 8005eb8:	4b1c      	ldr	r3, [pc, #112]	; (8005f2c <ProcessSensorsButtons+0x94>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	789b      	ldrb	r3, [r3, #2]
 8005ebe:	2b7e      	cmp	r3, #126	; 0x7e
 8005ec0:	d829      	bhi.n	8005f16 <ProcessSensorsButtons+0x7e>
		{
			if( MyLinRots[0].p_Data->Position > 110 )
 8005ec2:	4b1a      	ldr	r3, [pc, #104]	; (8005f2c <ProcessSensorsButtons+0x94>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	789b      	ldrb	r3, [r3, #2]
 8005ec8:	2b6e      	cmp	r3, #110	; 0x6e
 8005eca:	d902      	bls.n	8005ed2 <ProcessSensorsButtons+0x3a>
				Message[5] = 255;
 8005ecc:	23ff      	movs	r3, #255	; 0xff
 8005ece:	737b      	strb	r3, [r7, #13]
 8005ed0:	e021      	b.n	8005f16 <ProcessSensorsButtons+0x7e>
			else if( MyLinRots[0].p_Data->Position > 75 )
 8005ed2:	4b16      	ldr	r3, [pc, #88]	; (8005f2c <ProcessSensorsButtons+0x94>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	789b      	ldrb	r3, [r3, #2]
 8005ed8:	2b4b      	cmp	r3, #75	; 0x4b
 8005eda:	d902      	bls.n	8005ee2 <ProcessSensorsButtons+0x4a>
				Message[4] = 255;
 8005edc:	23ff      	movs	r3, #255	; 0xff
 8005ede:	733b      	strb	r3, [r7, #12]
 8005ee0:	e019      	b.n	8005f16 <ProcessSensorsButtons+0x7e>
			else if( MyLinRots[0].p_Data->Position > 50 )
 8005ee2:	4b12      	ldr	r3, [pc, #72]	; (8005f2c <ProcessSensorsButtons+0x94>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	789b      	ldrb	r3, [r3, #2]
 8005ee8:	2b32      	cmp	r3, #50	; 0x32
 8005eea:	d902      	bls.n	8005ef2 <ProcessSensorsButtons+0x5a>
				Message[3] = 255;
 8005eec:	23ff      	movs	r3, #255	; 0xff
 8005eee:	72fb      	strb	r3, [r7, #11]
 8005ef0:	e011      	b.n	8005f16 <ProcessSensorsButtons+0x7e>
			else if( MyLinRots[0].p_Data->Position > 25 )
 8005ef2:	4b0e      	ldr	r3, [pc, #56]	; (8005f2c <ProcessSensorsButtons+0x94>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	789b      	ldrb	r3, [r3, #2]
 8005ef8:	2b19      	cmp	r3, #25
 8005efa:	d902      	bls.n	8005f02 <ProcessSensorsButtons+0x6a>
				Message[2] = 255;
 8005efc:	23ff      	movs	r3, #255	; 0xff
 8005efe:	72bb      	strb	r3, [r7, #10]
 8005f00:	e009      	b.n	8005f16 <ProcessSensorsButtons+0x7e>
			else if( MyLinRots[0].p_Data->Position > 10 )
 8005f02:	4b0a      	ldr	r3, [pc, #40]	; (8005f2c <ProcessSensorsButtons+0x94>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	789b      	ldrb	r3, [r3, #2]
 8005f08:	2b0a      	cmp	r3, #10
 8005f0a:	d902      	bls.n	8005f12 <ProcessSensorsButtons+0x7a>
				Message[1] = 255;
 8005f0c:	23ff      	movs	r3, #255	; 0xff
 8005f0e:	727b      	strb	r3, [r7, #9]
 8005f10:	e001      	b.n	8005f16 <ProcessSensorsButtons+0x7e>
			else
				Message[0] = 255;
 8005f12:	23ff      	movs	r3, #255	; 0xff
 8005f14:	723b      	strb	r3, [r7, #8]
		}
	#endif

    LCD_GLASS_DisplayString(hlcd, Message);
 8005f16:	f107 0308 	add.w	r3, r7, #8
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7ff ff5f 	bl	8005de0 <LCD_GLASS_DisplayString>

}
 8005f22:	bf00      	nop
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	08006250 	.word	0x08006250

08005f30 <__libc_init_array>:
 8005f30:	b570      	push	{r4, r5, r6, lr}
 8005f32:	2600      	movs	r6, #0
 8005f34:	4d0c      	ldr	r5, [pc, #48]	; (8005f68 <__libc_init_array+0x38>)
 8005f36:	4c0d      	ldr	r4, [pc, #52]	; (8005f6c <__libc_init_array+0x3c>)
 8005f38:	1b64      	subs	r4, r4, r5
 8005f3a:	10a4      	asrs	r4, r4, #2
 8005f3c:	42a6      	cmp	r6, r4
 8005f3e:	d109      	bne.n	8005f54 <__libc_init_array+0x24>
 8005f40:	f000 f822 	bl	8005f88 <_init>
 8005f44:	2600      	movs	r6, #0
 8005f46:	4d0a      	ldr	r5, [pc, #40]	; (8005f70 <__libc_init_array+0x40>)
 8005f48:	4c0a      	ldr	r4, [pc, #40]	; (8005f74 <__libc_init_array+0x44>)
 8005f4a:	1b64      	subs	r4, r4, r5
 8005f4c:	10a4      	asrs	r4, r4, #2
 8005f4e:	42a6      	cmp	r6, r4
 8005f50:	d105      	bne.n	8005f5e <__libc_init_array+0x2e>
 8005f52:	bd70      	pop	{r4, r5, r6, pc}
 8005f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f58:	4798      	blx	r3
 8005f5a:	3601      	adds	r6, #1
 8005f5c:	e7ee      	b.n	8005f3c <__libc_init_array+0xc>
 8005f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f62:	4798      	blx	r3
 8005f64:	3601      	adds	r6, #1
 8005f66:	e7f2      	b.n	8005f4e <__libc_init_array+0x1e>
 8005f68:	080062cc 	.word	0x080062cc
 8005f6c:	080062cc 	.word	0x080062cc
 8005f70:	080062cc 	.word	0x080062cc
 8005f74:	080062d0 	.word	0x080062d0

08005f78 <memset>:
 8005f78:	4603      	mov	r3, r0
 8005f7a:	4402      	add	r2, r0
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d100      	bne.n	8005f82 <memset+0xa>
 8005f80:	4770      	bx	lr
 8005f82:	f803 1b01 	strb.w	r1, [r3], #1
 8005f86:	e7f9      	b.n	8005f7c <memset+0x4>

08005f88 <_init>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	bf00      	nop
 8005f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f8e:	bc08      	pop	{r3}
 8005f90:	469e      	mov	lr, r3
 8005f92:	4770      	bx	lr

08005f94 <_fini>:
 8005f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f96:	bf00      	nop
 8005f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f9a:	bc08      	pop	{r3}
 8005f9c:	469e      	mov	lr, r3
 8005f9e:	4770      	bx	lr
