//===--- HLRegion.cpp - Implements the HLRegion class ---------------------===//
//
// Copyright (C) 2015-2020 Intel Corporation. All rights reserved.
//
// The information and source code contained herein is the exclusive
// property of Intel Corporation and may not be disclosed, examined
// or reproduced in whole or in part without explicit written authorization
// from the company.
//
//===----------------------------------------------------------------------===//
//
// This file implements the HLRegion class.
//
//===----------------------------------------------------------------------===//

#include "llvm/Analysis/Intel_LoopAnalysis/IR/HLRegion.h"
#include "llvm/Analysis/Intel_LoopAnalysis/Framework/HIRFramework.h"
#include "llvm/Analysis/Intel_LoopAnalysis/IR/HLInst.h"

#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/FormattedStream.h"

using namespace llvm;
using namespace llvm::loopopt;

HLRegion::HLRegion(HLNodeUtils &HNU, IRRegion &IReg)
    : HLNode(HNU, HLNode::HLRegionVal), GenCode(false), IRReg(IReg) {
  IRReg.ParentRegion = this;
}

HLRegion *HLRegion::cloneImpl(GotoContainerTy *GotoList, LabelMapTy *LabelMap,
                              HLNodeMapper *NodeMapper) const {
  llvm_unreachable("Do not support HLRegion cloning.");
  return nullptr;
}

HLRegion *HLRegion::clone(HLNodeMapper *NodeMapper) const {

  llvm_unreachable("Do not support HLRegion cloning.");

  return nullptr;
}

void HLRegion::print(formatted_raw_ostream &OS, unsigned Depth,
                     bool Detailed) const {
  print(OS, Depth, false, Detailed);
}

void HLRegion::printHeader(formatted_raw_ostream &OS, unsigned Depth,
                           bool PrintIRRegion, bool Detailed) const {
#if !INTEL_PRODUCT_RELEASE
  indent(OS, Depth);

  OS << "BEGIN REGION";

  OS << " {";
  if (shouldGenCode()) {
    OS << " modified";
  }
  OS << " }";
  OS << "\n";

  if (PrintIRRegion) {
    OS << "\n";
    IRReg.print(OS, Depth);
    OS << "\n";
  }
#endif // !INTEL_PRODUCT_RELEASE
}

void HLRegion::printBody(formatted_raw_ostream &OS, unsigned Depth,
                         bool Detailed) const {
#if !INTEL_PRODUCT_RELEASE
  for (auto I = child_begin(), E = child_end(); I != E; I++) {
    I->print(OS, Depth + 1, Detailed);
  }
#endif // !INTEL_PRODUCT_RELEASE
}

void HLRegion::printFooter(formatted_raw_ostream &OS, unsigned Depth) const {
#if !INTEL_PRODUCT_RELEASE
  indent(OS, Depth);

  OS << "END REGION\n";
#endif // !INTEL_PRODUCT_RELEASE
}

void HLRegion::print(formatted_raw_ostream &OS, unsigned Depth,
                     bool PrintIRRegion, bool Detailed) const {
#if !INTEL_PRODUCT_RELEASE
  printHeader(OS, Depth, PrintIRRegion, Detailed);

  printBody(OS, Depth + 1, Detailed);

  printFooter(OS, Depth);
#endif // !INTEL_PRODUCT_RELEASE
}

HLNode *HLRegion::getFirstChild() {
  if (hasChildren()) {
    return &*child_begin();
  }

  return nullptr;
}

HLNode *HLRegion::getLastChild() {
  if (hasChildren()) {
    return &*(std::prev(child_end()));
  }

  return nullptr;
}

void HLRegion::verify() const {
  assert(getParent() == nullptr && "HLRegion should be a root node");
  HLNode::verify();
}

bool HLRegion::exitsFunction() const {
  auto LastChild = getLastChild();

  if (!LastChild) {
    return false;
  }

  auto HInst = dyn_cast<HLInst>(LastChild);

  if (!HInst) {
    return false;
  }

  auto *Inst = HInst->getLLVMInstruction();
  return (isa<ReturnInst>(Inst) || isa<UnreachableInst>(Inst));
}

bool HLRegion::isInvariant(unsigned Symbase) const {
  auto &BU = getBlobUtils();
  unsigned Index = BU.findTempBlobIndex(Symbase);

  if (Index == InvalidBlobIndex) {
    return false;
  }

  // For an invariant (pure livein) value, underlying LLVM value of symbase
  // matches the livein value. For example, a trip count temp like %n. For a
  // livein value which is redefined the values don't match. For example,
  // consider this loop header phi-
  //
  // for.loop:
  //   %x.phi = i32 [ %pre, 0 ], [ %latch, %x.inc ]
  //
  // For this case the underlying value of symbase is %x.phi but the livein
  // value is 0.
  return IRReg.isLiveInValue(Symbase, BU.getTempBlobValue(Index));
}

bool HLRegion::containsAllUses(const AllocaInst *Alloca,
                               bool IgnoreStores) const {
  SmallVector<const Instruction *, 16> TrackableUses;

  TrackableUses.push_back(Alloca);

  while (!TrackableUses.empty()) {
    auto *CurUseInst = TrackableUses.pop_back_val();

    for (auto *User : CurUseInst->users()) {
      auto *UserInst = cast<Instruction>(User);
      if (isa<BitCastInst>(User) || isa<GetElementPtrInst>(User) ||
          isa<SubscriptInst>(User)) {
        TrackableUses.push_back(UserInst);
        continue;
      }

      // Ignore use in 'assume' like intrinsics.
      if (auto *Intrin = dyn_cast<IntrinsicInst>(UserInst)) {
        if (Intrin->isAssumeLikeIntrinsic()) {
          continue;
        }
      }

      if (IgnoreStores) {
        if (auto *Store = dyn_cast<StoreInst>(UserInst)) {
          if (CurUseInst == Store->getPointerOperand()) {
            continue;
          }
        }

        // Ignore any mem intrinsic in which alloca is the destination.
        if (isa<AnyMemIntrinsic>(UserInst) &&
            UserInst->getOperand(0) == CurUseInst) {
          continue;
        }
      }

      if (!containsBBlock(UserInst->getParent())) {
        return false;
      }
    }
  }

  return true;
}
