// Seed: 1730221068
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 ();
  module_0();
endmodule
module automatic module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wire id_5,
    output tri0 id_6,
    output wor id_7,
    output wor id_8,
    output wand id_9,
    output tri1 id_10
);
  assign id_10 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_29 :
  assert property (@(posedge 1) id_19) id_16 <= 1 && id_27;
  wire id_30;
  integer id_31 (
      .id_0(id_29),
      .id_1(id_30),
      .id_2(id_28[1] & 1'b0),
      .id_3(id_12),
      .id_4(1),
      .id_5(1),
      .id_6(id_18[1] % id_11));
  module_0();
endmodule
