#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 09:57:40 2020
# Process ID: 676
# Current directory: C:/eFPGA/2_Simple_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6184 C:\eFPGA\2_Simple_VHDL\2_Simple_VHDL.xpr
# Log file: C:/eFPGA/2_Simple_VHDL/vivado.log
# Journal file: C:/eFPGA/2_Simple_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.xpr
file mkdir C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new
close [ open C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new/VHDL.vhd w ]
add_files C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/sources_1/new/VHDL.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run impl_1
place_ports LED_1 E12
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_1]]
file mkdir C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new
close [ open C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/2_Simple_VHDL/2_Simple_VHDL.runs/impl_1/VHDL.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
