Analysis & Synthesis report for minibot4
Wed Apr 03 06:05:27 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |minibot4|state
 11. State Machine - |minibot4|spi_slave:spi_slave_instance|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_vrd1:auto_generated
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Parameter Settings for Inferred Entity Instance: spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0
 24. Parameter Settings for Inferred Entity Instance: sonar:sonar3|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: sonar:sonar2|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: sonar:sonar4|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: sonar:sonar1|lpm_divide:Div0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "sonar:sonar1|Counter:count3"
 30. Port Connectivity Checks: "sonar:sonar1|Counter:count1"
 31. Port Connectivity Checks: "wheel_count:wheel_count_right"
 32. Port Connectivity Checks: "wheel_count:wheel_count_left"
 33. Port Connectivity Checks: "clock_reduce:clock_reduce"
 34. Port Connectivity Checks: "clock_reduce:clock_reduce_3"
 35. Port Connectivity Checks: "spi_slave:spi_slave_instance"
 36. SignalTap II Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 03 06:05:27 2019       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; minibot4                                    ;
; Top-level Entity Name              ; minibot4                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,338                                       ;
;     Total combinational functions  ; 4,886                                       ;
;     Dedicated logic registers      ; 1,705                                       ;
; Total registers                    ; 1705                                        ;
; Total pins                         ; 142                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,896                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; minibot4           ; minibot4           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sonar.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv                                                           ;             ;
; wheel_count.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv                                                     ;             ;
; minibot4.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv                                                        ;             ;
; spi.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv                                                             ;             ;
; clock_reduce.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/clock_reduce.sv                                                    ;             ;
; laser_count.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                                  ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                              ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                         ;             ;
; db/sld_ela_trigger_aoo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_ela_trigger_aoo.tdf                                         ;             ;
; db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;             ;
; db/altsyncram_ut14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_ut14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                                ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                     ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld  ;
; db/ip/sld0b47db4c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;             ;
; db/altsyncram_vrd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_vrd1.tdf                                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                              ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc                                                                             ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                         ;             ;
; db/lpm_divide_gkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/lpm_divide_gkm.tdf                                              ;             ;
; db/sign_div_unsign_8nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sign_div_unsign_8nh.tdf                                         ;             ;
; db/alt_u_div_4af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/alt_u_div_4af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_8pc.tdf                                                 ;             ;
; db/altsyncram_86c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_86c1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,338          ;
;                                             ;                ;
; Total combinational functions               ; 4886           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1251           ;
;     -- 3 input functions                    ; 1529           ;
;     -- <=2 input functions                  ; 2106           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3105           ;
;     -- arithmetic mode                      ; 1781           ;
;                                             ;                ;
; Total registers                             ; 1705           ;
;     -- Dedicated logic registers            ; 1705           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 142            ;
; Total memory bits                           ; 16896          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1009           ;
; Total fan-out                               ; 19528          ;
; Average fan-out                             ; 2.78           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |minibot4                                                                                                                               ; 4886 (200)        ; 1705 (48)    ; 16896       ; 0            ; 0       ; 0         ; 142  ; 0            ; |minibot4                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |clock_reduce:clock_reduce_3|                                                                                                        ; 46 (46)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|clock_reduce:clock_reduce_3                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |laser_count:laser_count|                                                                                                            ; 69 (69)           ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|laser_count:laser_count                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 374 (2)           ; 409 (4)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 372 (0)           ; 405 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 372 (88)          ; 405 (94)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                               ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_ut14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ut14:auto_generated                                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 8 (1)             ; 27 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                      ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 6 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                   ; work         ;
;                   |sld_ela_trigger_aoo:auto_generated|                                                                                  ; 6 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated                                                                                                                                ; work         ;
;                      |sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|                                                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1                                                                        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                         ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|sld_mbpmg:mbpm_1                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|sld_mbpmg:mbpm_4                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 89 (8)            ; 77 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                        ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                              ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                    ; work         ;
;    |sonar:sonar1|                                                                                                                       ; 929 (92)          ; 119 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |Counter:count1|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|Counter:count1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count2|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|Counter:count2                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count3|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|Counter:count3                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 741 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide_gkm:auto_generated|                                                                                                ; 741 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |sign_div_unsign_8nh:divider|                                                                                               ; 741 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                                                                               ; work         ;
;                |alt_u_div_4af:divider|                                                                                                  ; 741 (741)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar1|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                                                                                                                                                                                                                                                                         ; work         ;
;    |sonar:sonar2|                                                                                                                       ; 923 (92)          ; 119 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |Counter:count1|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|Counter:count1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count2|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|Counter:count2                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count3|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|Counter:count3                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 735 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide_gkm:auto_generated|                                                                                                ; 735 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |sign_div_unsign_8nh:divider|                                                                                               ; 735 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                                                                               ; work         ;
;                |alt_u_div_4af:divider|                                                                                                  ; 735 (735)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                                                                                                                                                                                                                                                                         ; work         ;
;    |sonar:sonar3|                                                                                                                       ; 917 (92)          ; 119 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |Counter:count1|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|Counter:count1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count2|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|Counter:count2                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count3|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|Counter:count3                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 729 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide_gkm:auto_generated|                                                                                                ; 729 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |sign_div_unsign_8nh:divider|                                                                                               ; 729 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                                                                               ; work         ;
;                |alt_u_div_4af:divider|                                                                                                  ; 729 (729)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar3|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                                                                                                                                                                                                                                                                         ; work         ;
;    |sonar:sonar4|                                                                                                                       ; 929 (92)          ; 119 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |Counter:count1|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|Counter:count1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count2|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|Counter:count2                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Counter:count3|                                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|Counter:count3                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 741 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide_gkm:auto_generated|                                                                                                ; 741 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |sign_div_unsign_8nh:divider|                                                                                               ; 741 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                                                                               ; work         ;
;                |alt_u_div_4af:divider|                                                                                                  ; 741 (741)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|sonar:sonar4|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                                                                                                                                                                                                                                                                         ; work         ;
;    |spi_slave:spi_slave_instance|                                                                                                       ; 92 (92)           ; 118 (118)    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altsyncram:misoRAM_rtl_0|                                                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram_vrd1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_vrd1:auto_generated                                                                                                                                                                                                                                                                                                 ; work         ;
;    |wheel_count:wheel_count_left|                                                                                                       ; 68 (68)           ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|wheel_count:wheel_count_left                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |wheel_count:wheel_count_right|                                                                                                      ; 68 (68)           ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|wheel_count:wheel_count_right                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |wheel_count:wheel_odo_left|                                                                                                         ; 68 (68)           ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|wheel_count:wheel_odo_left                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |wheel_count:wheel_odo_right|                                                                                                        ; 79 (79)           ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minibot4|wheel_count:wheel_odo_right                                                                                                                                                                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ut14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 2            ; 8192         ; 2            ; 16384 ; None ;
; spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_vrd1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minibot4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minibot4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_aoo:auto_generated|sld_reserved_minibot4_auto_signaltap_0_1_ce17:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minibot4|state                                                                                                     ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.S10 ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5  ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6  ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7  ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S8  ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S9  ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S10 ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |minibot4|spi_slave:spi_slave_instance|state ;
+----------+----------+----------+----------+------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0         ;
+----------+----------+----------+----------+------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                ;
; state.S1 ; 0        ; 0        ; 1        ; 1                ;
; state.S2 ; 0        ; 1        ; 0        ; 1                ;
; state.S3 ; 1        ; 0        ; 0        ; 1                ;
+----------+----------+----------+----------+------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; sonar:sonar2|trigger                               ; GND                 ; yes                    ;
; sonar:sonar4|trigger                               ; GND                 ; yes                    ;
; sonar:sonar3|trigger                               ; GND                 ; yes                    ;
; sonar:sonar1|trigger                               ; GND                 ; yes                    ;
; sonar:sonar2|reset1                                ; GND                 ; yes                    ;
; sonar:sonar4|reset1                                ; GND                 ; yes                    ;
; sonar:sonar3|reset1                                ; GND                 ; yes                    ;
; sonar:sonar1|reset1                                ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-----------------------------------------+-----------------------------------------------+
; Register name                           ; Reason for Removal                            ;
+-----------------------------------------+-----------------------------------------------+
; LED[6]~reg0                             ; Stuck at VCC due to stuck port data_in        ;
; LED[5]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; LED[4]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; LED[3]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; LED[2]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; LED[1]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; LED[0]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; LED[7]~reg0                             ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|reset3                     ; Merged with sonar:sonar2|reset2               ;
; sonar:sonar4|reset3                     ; Merged with sonar:sonar4|reset2               ;
; sonar:sonar3|reset3                     ; Merged with sonar:sonar3|reset2               ;
; sonar:sonar1|reset3                     ; Merged with sonar:sonar1|reset2               ;
; wheel_count:wheel_count_left|timer[16]  ; Merged with laser_count:laser_count|timer[16] ;
; wheel_count:wheel_count_right|timer[16] ; Merged with laser_count:laser_count|timer[16] ;
; wheel_count:wheel_odo_left|timer[16]    ; Merged with laser_count:laser_count|timer[16] ;
; wheel_count:wheel_odo_right|timer[16]   ; Merged with laser_count:laser_count|timer[16] ;
; wheel_count:wheel_count_left|timer[15]  ; Merged with laser_count:laser_count|timer[15] ;
; wheel_count:wheel_count_right|timer[15] ; Merged with laser_count:laser_count|timer[15] ;
; wheel_count:wheel_odo_left|timer[15]    ; Merged with laser_count:laser_count|timer[15] ;
; wheel_count:wheel_odo_right|timer[15]   ; Merged with laser_count:laser_count|timer[15] ;
; wheel_count:wheel_count_left|timer[10]  ; Merged with laser_count:laser_count|timer[10] ;
; wheel_count:wheel_count_right|timer[10] ; Merged with laser_count:laser_count|timer[10] ;
; wheel_count:wheel_odo_left|timer[10]    ; Merged with laser_count:laser_count|timer[10] ;
; wheel_count:wheel_odo_right|timer[10]   ; Merged with laser_count:laser_count|timer[10] ;
; wheel_count:wheel_count_left|timer[9]   ; Merged with laser_count:laser_count|timer[9]  ;
; wheel_count:wheel_count_right|timer[9]  ; Merged with laser_count:laser_count|timer[9]  ;
; wheel_count:wheel_odo_left|timer[9]     ; Merged with laser_count:laser_count|timer[9]  ;
; wheel_count:wheel_odo_right|timer[9]    ; Merged with laser_count:laser_count|timer[9]  ;
; wheel_count:wheel_count_left|timer[7]   ; Merged with laser_count:laser_count|timer[7]  ;
; wheel_count:wheel_count_right|timer[7]  ; Merged with laser_count:laser_count|timer[7]  ;
; wheel_count:wheel_odo_left|timer[7]     ; Merged with laser_count:laser_count|timer[7]  ;
; wheel_count:wheel_odo_right|timer[7]    ; Merged with laser_count:laser_count|timer[7]  ;
; wheel_count:wheel_count_left|timer[5]   ; Merged with laser_count:laser_count|timer[5]  ;
; wheel_count:wheel_count_right|timer[5]  ; Merged with laser_count:laser_count|timer[5]  ;
; wheel_count:wheel_odo_left|timer[5]     ; Merged with laser_count:laser_count|timer[5]  ;
; wheel_count:wheel_odo_right|timer[5]    ; Merged with laser_count:laser_count|timer[5]  ;
; wheel_count:wheel_count_left|timer[31]  ; Merged with laser_count:laser_count|timer[31] ;
; wheel_count:wheel_count_right|timer[31] ; Merged with laser_count:laser_count|timer[31] ;
; wheel_count:wheel_odo_left|timer[31]    ; Merged with laser_count:laser_count|timer[31] ;
; wheel_count:wheel_odo_right|timer[31]   ; Merged with laser_count:laser_count|timer[31] ;
; wheel_count:wheel_count_left|timer[30]  ; Merged with laser_count:laser_count|timer[30] ;
; wheel_count:wheel_count_right|timer[30] ; Merged with laser_count:laser_count|timer[30] ;
; wheel_count:wheel_odo_left|timer[30]    ; Merged with laser_count:laser_count|timer[30] ;
; wheel_count:wheel_odo_right|timer[30]   ; Merged with laser_count:laser_count|timer[30] ;
; wheel_count:wheel_count_left|timer[29]  ; Merged with laser_count:laser_count|timer[29] ;
; wheel_count:wheel_count_right|timer[29] ; Merged with laser_count:laser_count|timer[29] ;
; wheel_count:wheel_odo_left|timer[29]    ; Merged with laser_count:laser_count|timer[29] ;
; wheel_count:wheel_odo_right|timer[29]   ; Merged with laser_count:laser_count|timer[29] ;
; wheel_count:wheel_count_left|timer[28]  ; Merged with laser_count:laser_count|timer[28] ;
; wheel_count:wheel_count_right|timer[28] ; Merged with laser_count:laser_count|timer[28] ;
; wheel_count:wheel_odo_left|timer[28]    ; Merged with laser_count:laser_count|timer[28] ;
; wheel_count:wheel_odo_right|timer[28]   ; Merged with laser_count:laser_count|timer[28] ;
; wheel_count:wheel_count_left|timer[27]  ; Merged with laser_count:laser_count|timer[27] ;
; wheel_count:wheel_count_right|timer[27] ; Merged with laser_count:laser_count|timer[27] ;
; wheel_count:wheel_odo_left|timer[27]    ; Merged with laser_count:laser_count|timer[27] ;
; wheel_count:wheel_odo_right|timer[27]   ; Merged with laser_count:laser_count|timer[27] ;
; wheel_count:wheel_count_left|timer[26]  ; Merged with laser_count:laser_count|timer[26] ;
; wheel_count:wheel_count_right|timer[26] ; Merged with laser_count:laser_count|timer[26] ;
; wheel_count:wheel_odo_left|timer[26]    ; Merged with laser_count:laser_count|timer[26] ;
; wheel_count:wheel_odo_right|timer[26]   ; Merged with laser_count:laser_count|timer[26] ;
; wheel_count:wheel_count_left|timer[25]  ; Merged with laser_count:laser_count|timer[25] ;
; wheel_count:wheel_count_right|timer[25] ; Merged with laser_count:laser_count|timer[25] ;
; wheel_count:wheel_odo_left|timer[25]    ; Merged with laser_count:laser_count|timer[25] ;
; wheel_count:wheel_odo_right|timer[25]   ; Merged with laser_count:laser_count|timer[25] ;
; wheel_count:wheel_count_left|timer[24]  ; Merged with laser_count:laser_count|timer[24] ;
; wheel_count:wheel_count_right|timer[24] ; Merged with laser_count:laser_count|timer[24] ;
; wheel_count:wheel_odo_left|timer[24]    ; Merged with laser_count:laser_count|timer[24] ;
; wheel_count:wheel_odo_right|timer[24]   ; Merged with laser_count:laser_count|timer[24] ;
; wheel_count:wheel_count_left|timer[23]  ; Merged with laser_count:laser_count|timer[23] ;
; wheel_count:wheel_count_right|timer[23] ; Merged with laser_count:laser_count|timer[23] ;
; wheel_count:wheel_odo_left|timer[23]    ; Merged with laser_count:laser_count|timer[23] ;
; wheel_count:wheel_odo_right|timer[23]   ; Merged with laser_count:laser_count|timer[23] ;
; wheel_count:wheel_count_left|timer[22]  ; Merged with laser_count:laser_count|timer[22] ;
; wheel_count:wheel_count_right|timer[22] ; Merged with laser_count:laser_count|timer[22] ;
; wheel_count:wheel_odo_left|timer[22]    ; Merged with laser_count:laser_count|timer[22] ;
; wheel_count:wheel_odo_right|timer[22]   ; Merged with laser_count:laser_count|timer[22] ;
; wheel_count:wheel_count_left|timer[21]  ; Merged with laser_count:laser_count|timer[21] ;
; wheel_count:wheel_count_right|timer[21] ; Merged with laser_count:laser_count|timer[21] ;
; wheel_count:wheel_odo_left|timer[21]    ; Merged with laser_count:laser_count|timer[21] ;
; wheel_count:wheel_odo_right|timer[21]   ; Merged with laser_count:laser_count|timer[21] ;
; wheel_count:wheel_count_left|timer[20]  ; Merged with laser_count:laser_count|timer[20] ;
; wheel_count:wheel_count_right|timer[20] ; Merged with laser_count:laser_count|timer[20] ;
; wheel_count:wheel_odo_left|timer[20]    ; Merged with laser_count:laser_count|timer[20] ;
; wheel_count:wheel_odo_right|timer[20]   ; Merged with laser_count:laser_count|timer[20] ;
; wheel_count:wheel_count_left|timer[19]  ; Merged with laser_count:laser_count|timer[19] ;
; wheel_count:wheel_count_right|timer[19] ; Merged with laser_count:laser_count|timer[19] ;
; wheel_count:wheel_odo_left|timer[19]    ; Merged with laser_count:laser_count|timer[19] ;
; wheel_count:wheel_odo_right|timer[19]   ; Merged with laser_count:laser_count|timer[19] ;
; wheel_count:wheel_count_left|timer[18]  ; Merged with laser_count:laser_count|timer[18] ;
; wheel_count:wheel_count_right|timer[18] ; Merged with laser_count:laser_count|timer[18] ;
; wheel_count:wheel_odo_left|timer[18]    ; Merged with laser_count:laser_count|timer[18] ;
; wheel_count:wheel_odo_right|timer[18]   ; Merged with laser_count:laser_count|timer[18] ;
; wheel_count:wheel_count_left|timer[17]  ; Merged with laser_count:laser_count|timer[17] ;
; wheel_count:wheel_count_right|timer[17] ; Merged with laser_count:laser_count|timer[17] ;
; wheel_count:wheel_odo_left|timer[17]    ; Merged with laser_count:laser_count|timer[17] ;
; wheel_count:wheel_odo_right|timer[17]   ; Merged with laser_count:laser_count|timer[17] ;
; wheel_count:wheel_count_left|timer[14]  ; Merged with laser_count:laser_count|timer[14] ;
; wheel_count:wheel_count_right|timer[14] ; Merged with laser_count:laser_count|timer[14] ;
; wheel_count:wheel_odo_left|timer[14]    ; Merged with laser_count:laser_count|timer[14] ;
; wheel_count:wheel_odo_right|timer[14]   ; Merged with laser_count:laser_count|timer[14] ;
; wheel_count:wheel_count_left|timer[13]  ; Merged with laser_count:laser_count|timer[13] ;
; wheel_count:wheel_count_right|timer[13] ; Merged with laser_count:laser_count|timer[13] ;
; wheel_count:wheel_odo_left|timer[13]    ; Merged with laser_count:laser_count|timer[13] ;
; wheel_count:wheel_odo_right|timer[13]   ; Merged with laser_count:laser_count|timer[13] ;
; wheel_count:wheel_count_left|timer[12]  ; Merged with laser_count:laser_count|timer[12] ;
; wheel_count:wheel_count_right|timer[12] ; Merged with laser_count:laser_count|timer[12] ;
; wheel_count:wheel_odo_left|timer[12]    ; Merged with laser_count:laser_count|timer[12] ;
; wheel_count:wheel_odo_right|timer[12]   ; Merged with laser_count:laser_count|timer[12] ;
; wheel_count:wheel_count_left|timer[11]  ; Merged with laser_count:laser_count|timer[11] ;
; wheel_count:wheel_count_right|timer[11] ; Merged with laser_count:laser_count|timer[11] ;
; wheel_count:wheel_odo_left|timer[11]    ; Merged with laser_count:laser_count|timer[11] ;
; wheel_count:wheel_odo_right|timer[11]   ; Merged with laser_count:laser_count|timer[11] ;
; wheel_count:wheel_count_left|timer[8]   ; Merged with laser_count:laser_count|timer[8]  ;
; wheel_count:wheel_count_right|timer[8]  ; Merged with laser_count:laser_count|timer[8]  ;
; wheel_count:wheel_odo_left|timer[8]     ; Merged with laser_count:laser_count|timer[8]  ;
; wheel_count:wheel_odo_right|timer[8]    ; Merged with laser_count:laser_count|timer[8]  ;
; wheel_count:wheel_count_left|timer[6]   ; Merged with laser_count:laser_count|timer[6]  ;
; wheel_count:wheel_count_right|timer[6]  ; Merged with laser_count:laser_count|timer[6]  ;
; wheel_count:wheel_odo_left|timer[6]     ; Merged with laser_count:laser_count|timer[6]  ;
; wheel_count:wheel_odo_right|timer[6]    ; Merged with laser_count:laser_count|timer[6]  ;
; wheel_count:wheel_count_left|timer[4]   ; Merged with laser_count:laser_count|timer[4]  ;
; wheel_count:wheel_count_right|timer[4]  ; Merged with laser_count:laser_count|timer[4]  ;
; wheel_count:wheel_odo_left|timer[4]     ; Merged with laser_count:laser_count|timer[4]  ;
; wheel_count:wheel_odo_right|timer[4]    ; Merged with laser_count:laser_count|timer[4]  ;
; wheel_count:wheel_count_left|timer[3]   ; Merged with laser_count:laser_count|timer[3]  ;
; wheel_count:wheel_count_right|timer[3]  ; Merged with laser_count:laser_count|timer[3]  ;
; wheel_count:wheel_odo_left|timer[3]     ; Merged with laser_count:laser_count|timer[3]  ;
; wheel_count:wheel_odo_right|timer[3]    ; Merged with laser_count:laser_count|timer[3]  ;
; wheel_count:wheel_count_left|timer[2]   ; Merged with laser_count:laser_count|timer[2]  ;
; wheel_count:wheel_count_right|timer[2]  ; Merged with laser_count:laser_count|timer[2]  ;
; wheel_count:wheel_odo_left|timer[2]     ; Merged with laser_count:laser_count|timer[2]  ;
; wheel_count:wheel_odo_right|timer[2]    ; Merged with laser_count:laser_count|timer[2]  ;
; wheel_count:wheel_count_left|timer[1]   ; Merged with laser_count:laser_count|timer[1]  ;
; wheel_count:wheel_count_right|timer[1]  ; Merged with laser_count:laser_count|timer[1]  ;
; wheel_count:wheel_odo_left|timer[1]     ; Merged with laser_count:laser_count|timer[1]  ;
; wheel_count:wheel_odo_right|timer[1]    ; Merged with laser_count:laser_count|timer[1]  ;
; wheel_count:wheel_count_left|timer[0]   ; Merged with laser_count:laser_count|timer[0]  ;
; wheel_count:wheel_count_right|timer[0]  ; Merged with laser_count:laser_count|timer[0]  ;
; wheel_count:wheel_odo_left|timer[0]     ; Merged with laser_count:laser_count|timer[0]  ;
; wheel_count:wheel_odo_right|timer[0]    ; Merged with laser_count:laser_count|timer[0]  ;
; state~2                                 ; Lost fanout                                   ;
; state~3                                 ; Lost fanout                                   ;
; state~4                                 ; Lost fanout                                   ;
; state~5                                 ; Lost fanout                                   ;
; spi_slave:spi_slave_instance|state~2    ; Lost fanout                                   ;
; spi_slave:spi_slave_instance|state~3    ; Lost fanout                                   ;
; spi_slave:spi_slave_instance|state.S3   ; Lost fanout                                   ;
; sonar:sonar2|distance[20]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[20]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[20]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[20]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[21]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[21]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[21]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[21]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[22]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[22]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[22]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[22]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[23]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[23]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[23]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[23]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[24]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[24]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[24]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[24]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[25]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[25]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[25]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[25]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[26]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[26]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[26]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[26]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[27]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[27]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[27]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[27]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[28]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[28]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[28]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[28]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[29]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[29]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[29]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[29]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[30]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[30]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[30]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[30]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar3|distance[31]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar2|distance[31]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar4|distance[31]               ; Stuck at GND due to stuck port data_in        ;
; sonar:sonar1|distance[31]               ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 195 ;                                               ;
+-----------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+--------------------------------------+--------------------+----------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register ;
+--------------------------------------+--------------------+----------------------------------------+
; spi_slave:spi_slave_instance|state~2 ; Lost Fanouts       ; spi_slave:spi_slave_instance|state.S3  ;
+--------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1705  ;
; Number of registers using Synchronous Clear  ; 475   ;
; Number of registers using Synchronous Load   ; 102   ;
; Number of registers using Asynchronous Clear ; 390   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 859   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sonar:sonar2|getDistance                                                                                                                                                                                                                                                                                                        ; 3       ;
; sonar:sonar4|getDistance                                                                                                                                                                                                                                                                                                        ; 3       ;
; sonar:sonar3|getDistance                                                                                                                                                                                                                                                                                                        ; 3       ;
; sonar:sonar1|getDistance                                                                                                                                                                                                                                                                                                        ; 3       ;
; sonar:sonar2|reset2                                                                                                                                                                                                                                                                                                             ; 65      ;
; sonar:sonar4|reset2                                                                                                                                                                                                                                                                                                             ; 65      ;
; sonar:sonar3|reset2                                                                                                                                                                                                                                                                                                             ; 65      ;
; sonar:sonar1|reset2                                                                                                                                                                                                                                                                                                             ; 65      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                         ;
+-------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; RAM Name                                   ;
+-------------------------------------------------------+--------------------------------------------+
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[0]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[1]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[2]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[3]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[4]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[5]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[6]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[7]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[8]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[9]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[10] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[11] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[12] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[13] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[14] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[15] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[16] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[17] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[18] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[19] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[20] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[21] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[22] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[23] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[24] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[25] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[26] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[27] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[28] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[29] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[30] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[31] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[32] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[33] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[34] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[35] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[36] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[37] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[38] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[39] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[40] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
+-------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+--------------------------------------------+--------------------------------------------+------+
; Register Name                              ; Megafunction                               ; Type ;
+--------------------------------------------+--------------------------------------------+------+
; spi_slave:spi_slave_instance|address[0..3] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ; RAM  ;
+--------------------------------------------+--------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |minibot4|spi_slave:spi_slave_instance|SPI_cnt[1]  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |minibot4|spi_slave:spi_slave_instance|SPI_reg[54] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |minibot4|spi_slave:spi_slave_instance|SPI_reg[23] ;
; 12:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; Yes        ; |minibot4|address[1]                               ;
; 12:1               ; 30 bits   ; 240 LEs       ; 180 LEs              ; 60 LEs                 ; Yes        ; |minibot4|WriteDataM[8]                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |minibot4|WriteDataM[1]                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |minibot4|spi_slave:spi_slave_instance|state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |minibot4|spi_slave:spi_slave_instance|state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_vrd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 2                                              ; Untyped        ;
; sld_trigger_bits                                ; 2                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 8192                                           ; Untyped        ;
; sld_segment_size                                ; 8192                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_minibot4_auto_signaltap_0_1_ce17, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 27                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000                    ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_vrd1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sonar:sonar3|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 13             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sonar:sonar2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 13             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sonar:sonar4|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 13             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sonar:sonar1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 13             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 16                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 16                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "sonar:sonar1|Counter:count3" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; DoIncrement ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "sonar:sonar1|Counter:count1" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; DoIncrement ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wheel_count:wheel_count_right"                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; codeA ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; codeB ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wheel_count:wheel_count_left"                                                                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; codeA ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; codeB ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_reduce:clock_reduce"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reducer[19..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reducer[31..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[13..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reducer[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reducer[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "clock_reduce:clock_reduce_3" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; reducer[31..3] ; Input ; Info     ; Stuck at GND        ;
; reducer[2]     ; Input ; Info     ; Stuck at VCC        ;
; reducer[1]     ; Input ; Info     ; Stuck at GND        ;
; reducer[0]     ; Input ; Info     ; Stuck at VCC        ;
+----------------+-------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_instance"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 143                         ;
; cycloneiii_ff         ; 1206                        ;
;     CLR               ; 152                         ;
;     ENA               ; 436                         ;
;     ENA CLR           ; 32                          ;
;     ENA SCLR          ; 7                           ;
;     ENA SCLR SLD      ; 31                          ;
;     SCLR              ; 384                         ;
;     SCLR SLD          ; 5                           ;
;     SLD               ; 1                           ;
;     plain             ; 158                         ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 4388                        ;
;     arith             ; 1687                        ;
;         2 data inputs ; 481                         ;
;         3 data inputs ; 1206                        ;
;     normal            ; 2701                        ;
;         0 data inputs ; 82                          ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 1297                        ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 1064                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 63.70                       ;
; Average LUT depth     ; 36.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                              ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_reduce:clock_reduce_3|clk_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_reduce:clock_reduce_3|clk_out ; N/A                                                                                                                                                            ;
; stepper:gripper|dir                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; stepper:gripper|dir                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; stepper:gripper|step                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; stepper:gripper|step                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Apr 03 06:04:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off minibot4 -c minibot4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file sonar.sv
    Info (12023): Found entity 1: sonar File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 1
    Info (12023): Found entity 2: Counter File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file wheel_count.sv
    Info (12023): Found entity 1: wheel_count File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file minibot4.sv
    Info (12023): Found entity 1: minibot4 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file spi.sv
    Info (12023): Found entity 1: spi_slave File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clock_reduce.sv
    Info (12023): Found entity 1: clock_reduce File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/clock_reduce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laser_count.sv
    Info (12023): Found entity 1: laser_count File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wheel_odo.sv
    Info (12023): Found entity 1: wheel_odo File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_odo.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file uartdynamixel.sv
    Info (12023): Found entity 1: UART_Dynamixel File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 5
    Info (12023): Found entity 2: UART_Dynamixel_TXD File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 61
    Info (12023): Found entity 3: UART_TX_BYTE File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 149
    Info (12023): Found entity 4: UART_Dynamixel_RXD File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 202
    Info (12023): Found entity 5: Baudrate_Generator File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 311
Info (12021): Found 1 design units, including 1 entities, in source file stepper.sv
    Info (12023): Found entity 1: stepper File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/stepper.sv Line: 1
Info (12127): Elaborating entity "minibot4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(102): object "reduce2" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 102
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "echo1" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "trigger1" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "echo2" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "trigger2" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "echo3" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "trigger3" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "echo4" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10036): Verilog HDL or VHDL warning at minibot4.sv(121): object "trigger4" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 121
Warning (10034): Output port "DRAM_ADDR" at minibot4.sv(67) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
Warning (10034): Output port "DRAM_BA" at minibot4.sv(68) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 68
Warning (10034): Output port "DRAM_DQM" at minibot4.sv(74) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 74
Warning (10034): Output port "DRAM_CAS_N" at minibot4.sv(69) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 69
Warning (10034): Output port "DRAM_CKE" at minibot4.sv(70) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 70
Warning (10034): Output port "DRAM_CLK" at minibot4.sv(71) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 71
Warning (10034): Output port "DRAM_CS_N" at minibot4.sv(72) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 72
Warning (10034): Output port "DRAM_RAS_N" at minibot4.sv(75) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 75
Warning (10034): Output port "DRAM_WE_N" at minibot4.sv(76) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 76
Warning (10034): Output port "G_SENSOR_CS_N" at minibot4.sv(79) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 79
Warning (10034): Output port "I2C_SCLK" at minibot4.sv(81) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 81
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 154
Warning (10036): Verilog HDL or VHDL warning at spi.sv(63): object "dataR" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv Line: 63
Warning (10230): Verilog HDL assignment warning at spi.sv(77): truncated value with size 65 to match size of target (64) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv Line: 77
Info (12128): Elaborating entity "clock_reduce" for hierarchy "clock_reduce:clock_reduce_3" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 300
Info (12128): Elaborating entity "wheel_count" for hierarchy "wheel_count:wheel_count_left" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 302
Info (12128): Elaborating entity "laser_count" for hierarchy "laser_count:laser_count" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 306
Critical Warning (10237): Verilog HDL warning at laser_count.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv Line: 48
Critical Warning (10237): Verilog HDL warning at laser_count.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv Line: 58
Warning (10230): Verilog HDL assignment warning at laser_count.sv(80): truncated value with size 32 to match size of target (16) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv Line: 80
Warning (10230): Verilog HDL assignment warning at laser_count.sv(82): truncated value with size 32 to match size of target (16) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv Line: 82
Info (12128): Elaborating entity "sonar" for hierarchy "sonar:sonar1" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 314
Warning (10240): Verilog HDL Always Construct warning at sonar.sv(20): inferring latch(es) for variable "reset1", which holds its previous value in one or more paths through the always construct File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 20
Warning (10240): Verilog HDL Always Construct warning at sonar.sv(20): inferring latch(es) for variable "trigger", which holds its previous value in one or more paths through the always construct File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 20
Info (10041): Inferred latch for "trigger" at sonar.sv(20) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 20
Info (10041): Inferred latch for "reset1" at sonar.sv(20) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 20
Info (12128): Elaborating entity "Counter" for hierarchy "sonar:sonar1|Counter:count1" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_aoo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_aoo File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_ela_trigger_aoo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v
    Info (12023): Found entity 1: sld_reserved_minibot4_auto_signaltap_0_1_ce17 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ut14.tdf
    Info (12023): Found entity 1: altsyncram_ut14 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_ut14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/mux_vsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_igi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2019.04.03.06:05:10 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "spi_slave:spi_slave_instance|misoRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spi_slave:spi_slave_instance|misoRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sonar:sonar3|Div0" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sonar:sonar2|Div0" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sonar:sonar4|Div0" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sonar:sonar1|Div0" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 53
Info (12130): Elaborated megafunction instantiation "spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0"
Info (12133): Instantiated megafunction "spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf
    Info (12023): Found entity 1: altsyncram_vrd1 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_vrd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sonar:sonar3|lpm_divide:Div0" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 53
Info (12133): Instantiated megafunction "sonar:sonar3|lpm_divide:Div0" with the following parameter: File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf
    Info (12023): Found entity 1: lpm_divide_gkm File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/lpm_divide_gkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/alt_u_div_4af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_8pc.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver. File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver. File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver. File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_PI[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[15]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 73
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 82
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 85
    Warning (13040): bidirectional pin "GPIO_0_PI[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[5]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[14]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[16]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[17]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[18]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[19]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[20]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[21]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[22]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[23]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[24]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[25]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[26]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[27]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[28]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[29]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[30]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[31]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[32]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_0_PI[33]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 89
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_1[4]" is moved to its source File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_1[5]" is moved to its source File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
Info (13000): Registers with preset signals will power-up high File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[4]~synth" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13010): Node "GPIO_1[5]~synth" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13010): Node "GPIO_1[6]~synth" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
    Warning (13010): Node "GPIO_1[11]~synth" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 93
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[2]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[3]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[4]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[5]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[6]" is stuck at VCC File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "LED[7]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 168
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 67
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 68
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 68
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 69
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 70
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 71
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 72
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 74
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 74
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 75
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 76
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 79
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 81
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 64
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 80
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 86
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 86
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 86
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 90
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 90
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 94
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 94
Info (21057): Implemented 5542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 5361 logic cells
    Info (21064): Implemented 34 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings
    Info: Peak virtual memory: 5055 megabytes
    Info: Processing ended: Wed Apr 03 06:05:27 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.map.smsg.


