# Reading pref.tcl
# do lab3_starter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alcka/OneDrive/Desktop/UCSD\ Work\ Folder/CSE140L/lab3-starter {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/simonStmach.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:15 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter" C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/simonStmach.sv 
# -- Compiling module simonStmach
# 
# Top level modules:
# 	simonStmach
# End time: 12:07:15 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alcka/OneDrive/Desktop/UCSD\ Work\ Folder/CSE140L/lab3-starter {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/poly.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:16 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter" C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/poly.sv 
# -- Compiling module poly
# 
# Top level modules:
# 	poly
# End time: 12:07:16 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alcka/OneDrive/Desktop/UCSD\ Work\ Folder/CSE140L/lab3-starter {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:16 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter" C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3.sv 
# -- Compiling module lab3
# 
# Top level modules:
# 	lab3
# End time: 12:07:16 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alcka/OneDrive/Desktop/UCSD\ Work\ Folder/CSE140L/lab3-starter {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/counterDn.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:16 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter" C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/counterDn.sv 
# -- Compiling module counterDn
# 
# Top level modules:
# 	counterDn
# End time: 12:07:16 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alcka/OneDrive/Desktop/UCSD\ Work\ Folder/CSE140L/lab3-starter {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:16 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter" C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/counter.sv 
# -- Compiling module counterUp
# 
# Top level modules:
# 	counterUp
# End time: 12:07:16 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alcka/OneDrive/Desktop/UCSD\ Work\ Folder/CSE140L/lab3-starter {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/bcd2hex.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:16 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter" C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/bcd2hex.sv 
# -- Compiling module bcd2hex
# 
# Top level modules:
# 	bcd2hex
# End time: 12:07:16 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:46 on Mar 01,2023
# vlog -reportprogress 300 -work work C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv 
# -- Compiling module lab3_tb
# ** Error: C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv(8): (vlog-13006) Could not find the package (tbs).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: (vlog-13069) C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv(32): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv(35): (vlog-2730) Undefined variable: 'userInput'.
# ** Error: C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv(35): (vlog-2730) Undefined variable: 'CORRECT'.
# ** Error: (vlog-13069) C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv(163): near "=": syntax error, unexpected '=', expecting ';'.
# ** Error: (vlog-13069) C:/Users/alcka/OneDrive/Desktop/UCSD Work Folder/CSE140L/lab3-starter/lab3_tb.sv(185): near "=": syntax error, unexpected '=', expecting ';'.
# End time: 12:07:46 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
