

================================================================
== Vitis HLS Report for 'RNI_func'
================================================================
* Date:           Wed Mar 27 20:32:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- main_loop  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [B_RNI_HLS/apc/src/RNI.cpp:12]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r_V_data_V, i8 %in_r_V_keep_V, i8 %in_r_V_strb_V, i2 %in_r_V_user_V, i1 %in_r_V_last_V, i5 %in_r_V_id_V, i6 %in_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r_V_data_V"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r_V_keep_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r_V_strb_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_r_V_user_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_r_V_id_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_r_V_dest_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_r_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_r_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_r_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln29 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, void @empty_4" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln29 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %in_r_V_data_V, i8 %in_r_V_keep_V, i8 %in_r_V_strb_V, i2 %in_r_V_user_V, i1 %in_r_V_last_V, i5 %in_r_V_id_V, i6 %in_r_V_dest_V, void @empty_5" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 25 'specaxissidechannel' 'specaxissidechannel_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %in_r_V_data_V, i8 %in_r_V_keep_V, i8 %in_r_V_strb_V, i2 %in_r_V_user_V, i1 %in_r_V_last_V, i5 %in_r_V_id_V, i6 %in_r_V_dest_V" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 27 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 28 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_s = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 29 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 30 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 31 'extractvalue' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 32 'extractvalue' 'p_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_4 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 33 'extractvalue' 'p_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_5 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 34 'extractvalue' 'p_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i64 %p_0" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 35 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %trunc_ln34" [B_RNI_HLS/apc/src/RNI.cpp:36]   --->   Operation 36 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_0, i32 32, i32 63" [B_RNI_HLS/apc/src/RNI.cpp:36]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i32 %lshr_ln" [B_RNI_HLS/apc/src/RNI.cpp:36]   --->   Operation 38 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i64 %zext_ln36, i64 %zext_ln36_1" [B_RNI_HLS/apc/src/RNI.cpp:38]   --->   Operation 39 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %p_3, void %if.end, void %while.end" [B_RNI_HLS/apc/src/RNI.cpp:42]   --->   Operation 40 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 41 'specloopname' 'specloopname_ln29' <Predicate = (!p_3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (!p_3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i64 %zext_ln36, i64 %zext_ln36_1" [B_RNI_HLS/apc/src/RNI.cpp:38]   --->   Operation 43 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, i64 %mul_ln38, i8 %p_s, i8 %p_1, i2 %p_2, i1 %p_3, i5 %p_4, i6 %p_5" [B_RNI_HLS/apc/src/RNI.cpp:39]   --->   Operation 44 'write' 'write_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, i64 %mul_ln38, i8 %p_s, i8 %p_1, i2 %p_2, i1 %p_3, i5 %p_4, i6 %p_5" [B_RNI_HLS/apc/src/RNI.cpp:39]   --->   Operation 46 'write' 'write_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [B_RNI_HLS/apc/src/RNI.cpp:51]   --->   Operation 47 'ret' 'ret_ln51' <Predicate = (p_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.912ns
The critical path consists of the following:
	axis read operation ('empty', B_RNI_HLS/apc/src/RNI.cpp:34) on port 'in_r_V_data_V' (B_RNI_HLS/apc/src/RNI.cpp:34) [38]  (0.000 ns)
	'mul' operation ('mul_ln38', B_RNI_HLS/apc/src/RNI.cpp:38) [50]  (6.912 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln38', B_RNI_HLS/apc/src/RNI.cpp:38) [50]  (6.912 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
