///////////////////////////////////////////////////////////////
//                 OMAP 4430 Control Registers
///////////////////////////////////////////////////////////////

//
// SYSCTRL_GENERAL_CORE Registers
//
#define CONTROL_GEN_CORE_REVISION               OMAP_R(0x4A002000)
#define CONTROL_GEN_CORE_HWINFO                 OMAP_R(0x4A002004)
#define CONTROL_GEN_CORE_SYSCONFIG              OMAP_R(0x4A002010)
#define CONTROL_STD_FUSE_DIE_ID_0               OMAP_R(0x4A002200)
#define CONTROL_ID_CODE                         OMAP_R(0x4A002204)
#define CONTROL_STD_FUSE_DIE_ID_1               OMAP_R(0x4A002208)
#define CONTROL_STD_FUSE_DIE_ID_2               OMAP_R(0x4A00220C)
#define CONTROL_STD_FUSE_DIE_ID_3               OMAP_R(0x4A002210)
#define CONTROL_STD_FUSE_PROD_ID_0              OMAP_R(0x4A002214)
#define CONTROL_STD_FUSE_PROD_ID_1              OMAP_R(0x4A002218)
#define CONTROL_STD_FUSE_USB_CONF               OMAP_R(0x4A00221C)
#define CONTROL_STD_FUSE_CONF                   OMAP_R(0x4A002220)
#define CONTROL_STD_FUSE_OPP_VDD_WKUP           OMAP_R(0x4A002228)
#define CONTROL_STD_FUSE_OPP_VDD_IVA_0          OMAP_R(0x4A00222C)
#define CONTROL_STD_FUSE_OPP_VDD_IVA_1          OMAP_R(0x4A002230)
#define CONTROL_STD_FUSE_OPP_VDD_IVA_2          OMAP_R(0x4A002234)
#define CONTROL_STD_FUSE_OPP_VDD_IVA_3          OMAP_R(0x4A002238)
#define CONTROL_STD_FUSE_OPP_VDD_MPU_0          OMAP_R(0x4A002240)
#define CONTROL_STD_FUSE_OPP_VDD_MPU_1          OMAP_R(0x4A002244)
#define CONTROL_STD_FUSE_OPP_VDD_MPU_2          OMAP_R(0x4A002248)
#define CONTROL_STD_FUSE_OPP_VDD_MPU_3          OMAP_R(0x4A00224C)
#define CONTROL_STD_FUSE_OPP_VDD_CORE_0         OMAP_R(0x4A002254)
#define CONTROL_STD_FUSE_OPP_VDD_CORE_1         OMAP_R(0x4A002258)
#define CONTROL_STD_FUSE_OPP_VDD_CORE_2         OMAP_R(0x4A00225C)
#define CONTROL_STD_FUSE_OPP_BGAP               OMAP_R(0x4A002260)
#define CONTROL_STD_FUSE_OPP_DPLL_0             OMAP_R(0x4A002264)
#define CONTROL_STD_FUSE_OPP_DPLL_1             OMAP_R(0x4A002268)
#define CONTROL_STATUS                          OMAP_R(0x4A0022C4)
#define CONTROL_SEC_ERR_STATUS_FUNC             OMAP_R(0x4A0022D0)
#define CONTROL_SEC_ERR_STATUS_DEBUG            OMAP_R(0x4A0022D4)
#define CONTROL_DEV_CONF                        OMAP_R(0x4A002300)
#define CONTROL_DSP_BOOTADDR                    OMAP_R(0x4A002304)
#define CONTROL_LDOVBB_IVA_VOLTAGE_CTRL         OMAP_R(0x4A002314)
#define CONTROL_LDOVBB_MPU_VOLTAGE_CTRL         OMAP_R(0x4A002318)
#define CONTROL_LDOSRAM_IVA_VOLTAGE_CTRL        OMAP_R(0x4A002320)
#define CONTROL_LDOSRAM_MPU_VOLTAGE_CTRL        OMAP_R(0x4A002324)
#define CONTROL_LDOSRAM_CORE_VOLTAGE_CTRL       OMAP_R(0x4A002328)
#define CONTROL_TEMP_SENSOR                     OMAP_R(0x4A00232C)
#define CONTROL_DPLL_NWELL_TRIM_0               OMAP_R(0x4A002330)
#define CONTROL_DPLL_NWELL_TRIM_1               OMAP_R(0x4A002334)
#define CONTROL_USBOTGHS_CONTROL                OMAP_R(0x4A00233C)
#define CONTROL_DSS_CONTROL                     OMAP_R(0x4A002340)
#define CONTROL_CORTEX_M3_MMUADDRTRANSLTR       OMAP_R(0x4A002348)
#define CONTROL_CORTEX_M3_MMUADDRLOGICTR        OMAP_R(0x4A00234C)
#define CONTROL_HWOBS_CONTROL                   OMAP_R(0x4A002350)
#define CONTROL_GEN_CORE_OCPREG_SPARE           OMAP_R(0x4A0023FC)
#define CONTROL_DEBOBS_FINAL_MUX_SEL            OMAP_R(0x4A002400)
#define CONTROL_DEBOBS_MMR_MPU                  OMAP_R(0x4A002408)
#define CONTROL_CONF_SDMA_REQ_SEL0              OMAP_R(0x4A00242C)
#define CONTROL_CONF_SDMA_REQ_SEL1              OMAP_R(0x4A002430)
#define CONTROL_CONF_SDMA_REQ_SEL2              OMAP_R(0x4A002434)
#define CONTROL_CONF_SDMA_REQ_SEL3              OMAP_R(0x4A002438)
#define CONTROL_CONF_CLK_SEL0                   OMAP_R(0x4A002440)
#define CONTROL_CONF_CLK_SEL1                   OMAP_R(0x4A002444)
#define CONTROL_CONF_CLK_SEL2                   OMAP_R(0x4A002448)
#define CONTROL_CONF_DPLL_FREQLOCK_SEL          OMAP_R(0x4A00244C)
#define CONTROL_CONF_DPLL_TINITZ_SEL            OMAP_R(0x4A002450)
#define CONTROL_CONF_DPLL_PHASELOCK_SEL         OMAP_R(0x4A002454)
#define CONTROL_CONF_DPLL_TENABLE_SEL           OMAP_R(0x4A00245C)
#define CONTROL_CONF_DPLL_TENABLEDIV_SEL        OMAP_R(0x4A002460)
#define CONTROL_CONF_DPLL_BYPASSACK_SEL         OMAP_R(0x4A002464)
#define CONTROL_CONF_DPLL_IDLE_SEL              OMAP_R(0x4A002468)
#define CONTROL_CORE_CONF_DEBUG_SEL_TST(i)      OMAP_R(0x4A002480+(i)*4)

//
// SYSCTRL_GENERAL_WKUP Registers
//
#define CONTROL_GEN_WKUP_REVISION                   OMAP_R(0x4A00C000)
#define CONTROL_GEN_WKUP_HWINFO                     OMAP_R(0x4A00C004)
#define CONTROL_GEN_WKUP_SYSCONFIG                  OMAP_R(0x4A00C010)
#define CONTROL_OCPREG_SPARE                        OMAP_R(0x4A00C10C)
#define CONTROL_WKUP_PROT_EMIF1_SDRAM_CONFIG_REG    OMAP_R(0x4A00C110)
#define CONTROL_WKUP_PROT_EMIF1_SDRAM_CONFIG2_REG   OMAP_R(0x4A00C114)
#define CONTROL_WKUP_PROT_EMIF2_SDRAM_CONFIG_REG    OMAP_R(0x4A00C118)
#define CONTROL_WKUP_PROT_EMIF2_SDRAM_CONFIG2_REG   OMAP_R(0x4A00C11C)
#define CONTROL_WKUP_CONF_DEBUG_SEL_TST(i)          OMAP_R(0x4A00C640+(i)*4)

//
// SYSCTRL_PADCONF_CORE Registers
//
#define CONTROL_PADCONF_CORE_REVISION                                   OMAP_R(0x4A100000)
#define CONTROL_PADCONF_CORE_HWINFO                                     OMAP_R(0x4A100004)
#define CONTROL_PADCONF_CORE_SYSCONFIG                                  OMAP_R(0x4A100010)
#define CONTROL_CORE_PAD0_GPMC_AD0_PAD1_GPMC_AD1                        OMAP_R(0x4A100040)
#define CONTROL_CORE_PAD0_GPMC_AD2_PAD1_GPMC_AD3                        OMAP_R(0x4A100044)
#define CONTROL_CORE_PAD0_GPMC_AD4_PAD1_GPMC_AD5                        OMAP_R(0x4A100048)
#define CONTROL_CORE_PAD0_GPMC_AD6_PAD1_GPMC_AD7                        OMAP_R(0x4A10004C)
#define CONTROL_CORE_PAD0_GPMC_AD8_PAD1_GPMC_AD9                        OMAP_R(0x4A100050)
#define CONTROL_CORE_PAD0_GPMC_AD10_PAD1_GPMC_AD11                      OMAP_R(0x4A100054)
#define CONTROL_CORE_PAD0_GPMC_AD12_PAD1_GPMC_AD13                      OMAP_R(0x4A100058)
#define CONTROL_CORE_PAD0_GPMC_AD14_PAD1_GPMC_AD15                      OMAP_R(0x4A10005C)
#define CONTROL_CORE_PAD0_GPMC_A16_PAD1_GPMC_A17                        OMAP_R(0x4A100060)
#define CONTROL_CORE_PAD0_GPMC_A18_PAD1_GPMC_A19                        OMAP_R(0x4A100064)
#define CONTROL_CORE_PAD0_GPMC_A20_PAD1_GPMC_A21                        OMAP_R(0x4A100068)
#define CONTROL_CORE_PAD0_GPMC_A22_PAD1_GPMC_A23                        OMAP_R(0x4A10006C)
#define CONTROL_CORE_PAD0_GPMC_A24_PAD1_GPMC_A25                        OMAP_R(0x4A100070)
#define CONTROL_CORE_PAD0_GPMC_NCS0_PAD1_GPMC_NCS1                      OMAP_R(0x4A100074)
#define CONTROL_CORE_PAD0_GPMC_NCS2_PAD1_GPMC_NCS3                      OMAP_R(0x4A100078)
#define CONTROL_CORE_PAD0_GPMC_NWP_PAD1_GPMC_CLK                        OMAP_R(0x4A10007C)
#define CONTROL_CORE_PAD0_GPMC_NADV_ALE_PAD1_GPMC_NOE                   OMAP_R(0x4A100080)
#define CONTROL_CORE_PAD0_GPMC_NWE_PAD1_GPMC_NBE0_CLE                   OMAP_R(0x4A100084)
#define CONTROL_CORE_PAD0_GPMC_NBE1_PAD1_GPMC_WAIT0                     OMAP_R(0x4A100088)
#define CONTROL_CORE_PAD0_GPMC_WAIT1_PAD1_GPMC_WAIT2                    OMAP_R(0x4A10008C)
#define CONTROL_CORE_PAD0_GPMC_NCS4_PAD1_GPMC_NCS5                      OMAP_R(0x4A100090)
#define CONTROL_CORE_PAD0_GPMC_NCS6_PAD1_GPMC_NCS7                      OMAP_R(0x4A100094)
#define CONTROL_CORE_PAD0_GPIO63_PAD1_GPIO64                            OMAP_R(0x4A100098)
#define CONTROL_CORE_PAD0_GPIO65_PAD1_GPIO66                            OMAP_R(0x4A10009C)
#define CONTROL_CORE_PAD0_CSI21_DX0_PAD1_CSI21_DY0                      OMAP_R(0x4A1000A0)
#define CONTROL_CORE_PAD0_CSI21_DX1_PAD1_CSI21_DY1                      OMAP_R(0x4A1000A4)
#define CONTROL_CORE_PAD0_CSI21_DX2_PAD1_CSI21_DY2                      OMAP_R(0x4A1000A8)
#define CONTROL_CORE_PAD0_CSI21_DX3_PAD1_CSI21_DY3                      OMAP_R(0x4A1000AC)
#define CONTROL_CORE_PAD0_CSI21_DX4_PAD1_CSI21_DY4                      OMAP_R(0x4A1000B0)
#define CONTROL_CORE_PAD0_CSI22_DX0_PAD1_CSI22_DY0                      OMAP_R(0x4A1000B4)
#define CONTROL_CORE_PAD0_CSI22_DX1_PAD1_CSI22_DY1                      OMAP_R(0x4A1000B8)
#define CONTROL_CORE_PAD0_CAM_SHUTTER_PAD1_CAM_STROBE                   OMAP_R(0x4A1000BC)
#define CONTROL_CORE_PAD0_CAM_GLOBALRESET_PAD1_USBB1_ULPITLL_CLK        OMAP_R(0x4A1000C0)
#define CONTROL_CORE_PAD0_USBB1_ULPITLL_STP_PAD1_USBB1_ULPITLL_DIR      OMAP_R(0x4A1000C4)
#define CONTROL_CORE_PAD0_USBB1_ULPITLL_NXT_PAD1_USBB1_ULPITLL_DAT0     OMAP_R(0x4A1000C8)
#define CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT1_PAD1_USBB1_ULPITLL_DAT2    OMAP_R(0x4A1000CC)
#define CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT3_PAD1_USBB1_ULPITLL_DAT4    OMAP_R(0x4A1000D0)
#define CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT5_PAD1_USBB1_ULPITLL_DAT6    OMAP_R(0x4A1000D4)
#define CONTROL_CORE_PAD0_USBB1_ULPITLL_DAT7_PAD1_USBB1_HSIC_DATA       OMAP_R(0x4A1000D8)
#define CONTROL_CORE_PAD0_USBB1_HSIC_STROBE_PAD1_USBC1_ICUSB_DP         OMAP_R(0x4A1000DC)
#define CONTROL_CORE_PAD0_USBC1_ICUSB_DM_PAD1_SDMMC1_CLK                OMAP_R(0x4A1000E0)
#define CONTROL_CORE_PAD0_SDMMC1_CMD_PAD1_SDMMC1_DAT0                   OMAP_R(0x4A1000E4)
#define CONTROL_CORE_PAD0_SDMMC1_DAT1_PAD1_SDMMC1_DAT2                  OMAP_R(0x4A1000E8)
#define CONTROL_CORE_PAD0_SDMMC1_DAT3_PAD1_SDMMC1_DAT4                  OMAP_R(0x4A1000EC)
#define CONTROL_CORE_PAD0_SDMMC1_DAT5_PAD1_SDMMC1_DAT6                  OMAP_R(0x4A1000F0)
#define CONTROL_CORE_PAD0_SDMMC1_DAT7_PAD1_ABE_MCBSP2_CLKX              OMAP_R(0x4A1000F4)
#define CONTROL_CORE_PAD0_ABE_MCBSP2_DR_PAD1_ABE_MCBSP2_DX              OMAP_R(0x4A1000F8)
#define CONTROL_CORE_PAD0_ABE_MCBSP2_FSX_PAD1_ABE_MCBSP1_CLKX           OMAP_R(0x4A1000FC)
#define CONTROL_CORE_PAD0_ABE_MCBSP1_DR_PAD1_ABE_MCBSP1_DX              OMAP_R(0x4A100100)
#define CONTROL_CORE_PAD0_ABE_MCBSP1_FSX_PAD1_ABE_PDM_UL_DATA           OMAP_R(0x4A100104)
#define CONTROL_CORE_PAD0_ABE_PDM_DL_DATA_PAD1_ABE_PDM_FRAME            OMAP_R(0x4A100108)
#define CONTROL_CORE_PAD0_ABE_PDM_LB_CLK_PAD1_ABE_CLKS                  OMAP_R(0x4A10010C)
#define CONTROL_CORE_PAD0_ABE_DMIC_CLK1_PAD1_ABE_DMIC_DIN1              OMAP_R(0x4A100110)
#define CONTROL_CORE_PAD0_ABE_DMIC_DIN2_PAD1_ABE_DMIC_DIN3              OMAP_R(0x4A100114)
#define CONTROL_CORE_PAD0_UART2_CTS_PAD1_UART2_RTS                      OMAP_R(0x4A100118)
#define CONTROL_CORE_PAD0_UART2_RX_PAD1_UART2_TX                        OMAP_R(0x4A10011C)
#define CONTROL_CORE_PAD0_HDQ_SIO_PAD1_I2C1_SCL                         OMAP_R(0x4A100120)
#define CONTROL_CORE_PAD0_I2C1_SDA_PAD1_I2C2_SCL                        OMAP_R(0x4A100124)
#define CONTROL_CORE_PAD0_I2C2_SDA_PAD1_I2C3_SCL                        OMAP_R(0x4A100128)
#define CONTROL_CORE_PAD0_I2C3_SDA_PAD1_I2C4_SCL                        OMAP_R(0x4A10012C)
#define CONTROL_CORE_PAD0_I2C4_SDA_PAD1_MCSPI1_CLK                      OMAP_R(0x4A100130)
#define CONTROL_CORE_PAD0_MCSPI1_SOMI_PAD1_MCSPI1_SIMO                  OMAP_R(0x4A100134)
#define CONTROL_CORE_PAD0_MCSPI1_CS0_PAD1_MCSPI1_CS1                    OMAP_R(0x4A100138)
#define CONTROL_CORE_PAD0_MCSPI1_CS2_PAD1_MCSPI1_CS3                    OMAP_R(0x4A10013C)
#define CONTROL_CORE_PAD0_UART3_CTS_RCTX_PAD1_UART3_RTS_SD              OMAP_R(0x4A100140)
#define CONTROL_CORE_PAD0_UART3_RX_IRRX_PAD1_UART3_TX_IRTX              OMAP_R(0x4A100144)
#define CONTROL_CORE_PAD0_SDMMC5_CLK_PAD1_SDMMC5_CMD                    OMAP_R(0x4A100148)
#define CONTROL_CORE_PAD0_SDMMC5_DAT0_PAD1_SDMMC5_DAT1                  OMAP_R(0x4A10014C)
#define CONTROL_CORE_PAD0_SDMMC5_DAT2_PAD1_SDMMC5_DAT3                  OMAP_R(0x4A100150)
#define CONTROL_CORE_PAD0_MCSPI4_CLK_PAD1_MCSPI4_SIMO                   OMAP_R(0x4A100154)
#define CONTROL_CORE_PAD0_MCSPI4_SOMI_PAD1_MCSPI4_CS0                   OMAP_R(0x4A100158)
#define CONTROL_CORE_PAD0_UART4_RX_PAD1_UART4_TX                        OMAP_R(0x4A10015C)
#define CONTROL_CORE_PAD0_USBB2_ULPITLL_CLK_PAD1_USBB2_ULPITLL_STP      OMAP_R(0x4A100160)
#define CONTROL_CORE_PAD0_USBB2_ULPITLL_DIR_PAD1_USBB2_ULPITLL_NXT      OMAP_R(0x4A100164)
#define CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT0_PAD1_USBB2_ULPITLL_DAT1    OMAP_R(0x4A100168)
#define CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT2_PAD1_USBB2_ULPITLL_DAT3    OMAP_R(0x4A10016C)
#define CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT4_PAD1_USBB2_ULPITLL_DAT5    OMAP_R(0x4A100170)
#define CONTROL_CORE_PAD0_USBB2_ULPITLL_DAT6_PAD1_USBB2_ULPITLL_DAT7    OMAP_R(0x4A100174)
#define CONTROL_CORE_PAD0_USBB2_HSIC_DATA_PAD1_USBB2_HSIC_STROBE        OMAP_R(0x4A100178)
#define CONTROL_CORE_PAD0_KPD_COL3_PAD1_KPD_COL4                        OMAP_R(0x4A10017C)
#define CONTROL_CORE_PAD0_KPD_COL5_PAD1_KPD_COL0                        OMAP_R(0x4A100180)
#define CONTROL_CORE_PAD0_KPD_COL1_PAD1_KPD_COL2                        OMAP_R(0x4A100184)
#define CONTROL_CORE_PAD0_KPD_ROW3_PAD1_KPD_ROW4                        OMAP_R(0x4A100188)
#define CONTROL_CORE_PAD0_KPD_ROW5_PAD1_KPD_ROW0                        OMAP_R(0x4A10018C)
#define CONTROL_CORE_PAD0_KPD_ROW1_PAD1_KPD_ROW2                        OMAP_R(0x4A100190)
#define CONTROL_CORE_PAD0_USBA0_OTG_CE_PAD1_USBA0_OTG_DP                OMAP_R(0x4A100194)
#define CONTROL_CORE_PAD0_USBA0_OTG_DM_PAD1_FREF_CLK1_OUT               OMAP_R(0x4A100198)
#define CONTROL_CORE_PAD0_FREF_CLK2_OUT_PAD1_SYS_NIRQ1                  OMAP_R(0x4A10019C)
#define CONTROL_CORE_PAD0_SYS_NIRQ2_PAD1_SYS_BOOT0                      OMAP_R(0x4A1001A0)
#define CONTROL_CORE_PAD0_SYS_BOOT1_PAD1_SYS_BOOT2                      OMAP_R(0x4A1001A4)
#define CONTROL_CORE_PAD0_SYS_BOOT3_PAD1_SYS_BOOT4                      OMAP_R(0x4A1001A8)
#define CONTROL_CORE_PAD0_SYS_BOOT5_PAD1_DPM_EMU0                       OMAP_R(0x4A1001AC)
#define CONTROL_CORE_PAD0_DPM_EMU1_PAD1_DPM_EMU2                        OMAP_R(0x4A1001B0)
#define CONTROL_CORE_PAD0_DPM_EMU3_PAD1_DPM_EMU4                        OMAP_R(0x4A1001B4)
#define CONTROL_CORE_PAD0_DPM_EMU5_PAD1_DPM_EMU6                        OMAP_R(0x4A1001B8)
#define CONTROL_CORE_PAD0_DPM_EMU7_PAD1_DPM_EMU8                        OMAP_R(0x4A1001BC)
#define CONTROL_CORE_PAD0_DPM_EMU9_PAD1_DPM_EMU10                       OMAP_R(0x4A1001C0)
#define CONTROL_CORE_PAD0_DPM_EMU11_PAD1_DPM_EMU12                      OMAP_R(0x4A1001C4)
#define CONTROL_CORE_PAD0_DPM_EMU13_PAD1_DPM_EMU14                      OMAP_R(0x4A1001C8)
#define CONTROL_CORE_PAD0_DPM_EMU15_PAD1_DPM_EMU16                      OMAP_R(0x4A1001CC)
#define CONTROL_CORE_PAD0_DPM_EMU17_PAD1_DPM_EMU18                      OMAP_R(0x4A1001D0)
#define CONTROL_CORE_PAD0_DPM_EMU19                                     OMAP_R(0x4A1001D4)
#define CONTROL_PADCONF_WAKEUPEVENT_0                                   OMAP_R(0x4A1001D8)
#define CONTROL_PADCONF_WAKEUPEVENT_1                                   OMAP_R(0x4A1001DC)
#define CONTROL_PADCONF_WAKEUPEVENT_2                                   OMAP_R(0x4A1001E0)
#define CONTROL_PADCONF_WAKEUPEVENT_3                                   OMAP_R(0x4A1001E4)
#define CONTROL_PADCONF_WAKEUPEVENT_4                                   OMAP_R(0x4A1001E8)
#define CONTROL_PADCONF_WAKEUPEVENT_5                                   OMAP_R(0x4A1001EC)
#define CONTROL_PADCONF_WAKEUPEVENT_6                                   OMAP_R(0x4A1001F0)
#define CONTROL_PADCONF_GLOBAL                                          OMAP_R(0x4A1005A0)
#define CONTROL_CORE_PADCONF_MODE                                       OMAP_R(0x4A1005A4)
#define CONTROL_SMART1IO_PADCONF_0                                      OMAP_R(0x4A1005A8)
#define CONTROL_SMART1IO_PADCONF_1                                      OMAP_R(0x4A1005AC)
#define CONTROL_SMART2IO_PADCONF_0                                      OMAP_R(0x4A1005B0)
#define CONTROL_SMART2IO_PADCONF_1                                      OMAP_R(0x4A1005B4)
#define CONTROL_SMART3IO_PADCONF_0                                      OMAP_R(0x4A1005B8)
#define CONTROL_SMART3IO_PADCONF_1                                      OMAP_R(0x4A1005BC)
#define CONTROL_SMART3IO_PADCONF_2                                      OMAP_R(0x4A1005C0)
#define CONTROL_USBB_HSIC                                               OMAP_R(0x4A1005C4)
#define CONTROL_SMART3IO_PADCONF_3                                      OMAP_R(0x4A1005C8)
#define CONTROL_SMART2IO_PADCONF_2                                      OMAP_R(0x4A1005CC)
#define CONTROL_SMART1IO_PADCONF_2                                      OMAP_R(0x4A1005D0)
#define CONTROL_SMART1IO_PADCONF_3                                      OMAP_R(0x4A1005D4)
#define CONTROL_C2CIO_PADCONF_0                                         OMAP_R(0x4A1005D8)
#define CONTROL_PBIASLITE                                               OMAP_R(0x4A100600)
#define CONTROL_I2C_0                                                   OMAP_R(0x4A100604)
#define CONTROL_CAMERA_RX                                               OMAP_R(0x4A100608)
#define CONTROL_AVDAC                                                   OMAP_R(0x4A10060C)
#define CONTROL_MMC2                                                    OMAP_R(0x4A100614)
#define CONTROL_DSIPHY                                                  OMAP_R(0x4A100618)
#define CONTROL_MCBSPLP                                                 OMAP_R(0x4A10061C)
#define CONTROL_USB2PHYCORE                                             OMAP_R(0x4A100620)
#define CONTROL_I2C_1                                                   OMAP_R(0x4A100624)
#define CONTROL_MMC1                                                    OMAP_R(0x4A100628)
#define CONTROL_HSI                                                     OMAP_R(0x4A10062C)
#define CONTROL_USB                                                     OMAP_R(0x4A100630)
#define CONTROL_HDQ                                                     OMAP_R(0x4A100634)
#define CONTROL_LPDDR2IO1_0                                             OMAP_R(0x4A100638)
#define CONTROL_LPDDR2IO1_1                                             OMAP_R(0x4A10063C)
#define CONTROL_LPDDR2IO1_2                                             OMAP_R(0x4A100640)
#define CONTROL_LPDDR2IO1_3                                             OMAP_R(0x4A100644)
#define CONTROL_LPDDR2IO2_0                                             OMAP_R(0x4A100648)
#define CONTROL_LPDDR2IO2_1                                             OMAP_R(0x4A10064C)
#define CONTROL_LPDDR2IO2_2                                             OMAP_R(0x4A100650)
#define CONTROL_LPDDR2IO2_3                                             OMAP_R(0x4A100654)
#define CONTROL_BUS_HOLD                                                OMAP_R(0x4A100658)
#define CONTROL_C2C                                                     OMAP_R(0x4A10065C)
#define CONTROL_CORE_CONTROL_SPARE_RW                                   OMAP_R(0x4A100660)
#define CONTROL_CORE_CONTROL_SPARE_R                                    OMAP_R(0x4A100664)
#define CONTROL_CORE_CONTROL_SPARE_R_C0                                 OMAP_R(0x4A100668)
#define CONTROL_CORE_CONTROL_SPARE_RW1                                  OMAP_R(0x4A10066C)
#define CONTROL_CORE_CONTROL_SPARE_RW2                                  OMAP_R(0x4A100670)
#define CONTROL_CORE_CONTROL_SPARE_RW3                                  OMAP_R(0x4A100674)
#define CONTROL_CORE_CONTROL_SPARE_RW4                                  OMAP_R(0x4A100678)
#define CONTROL_CORE_CONTROL_SPARE_RW5                                  OMAP_R(0x4A10067C)
#define CONTROL_CORE_CONTROL_SPARE_RW6                                  OMAP_R(0x4A100680)
#define CONTROL_CORE_CONTROL_SPARE_RW7                                  OMAP_R(0x4A100684)
#define CONTROL_CORE_CONTROL_SPARE_RW8                                  OMAP_R(0x4A100688)
#define CONTROL_CORE_CONTROL_SPARE_RW9                                  OMAP_R(0x4A10068C)
#define CONTROL_CORE_CONTROL_SPARE_R1                                   OMAP_R(0x4A100690)
#define CONTROL_EFUSE_1                                                 OMAP_R(0x4A100700)
#define CONTROL_EFUSE_2                                                 OMAP_R(0x4A100704)
#define CONTROL_EFUSE_3                                                 OMAP_R(0x4A100708)
#define CONTROL_EFUSE_4                                                 OMAP_R(0x4A10070C)

//
// SYSCTRL_PADCONF_WKUP Registers
//
#define CONTROL_PADCONF_WKUP_REVISION                               OMAP_R(0x4A31E000)
#define CONTROL_PADCONF_WKUP_HWINFO                                 OMAP_R(0x4A31E004)
#define CONTROL_PADCONF_WKUP_SYSCONFIG                              OMAP_R(0x4A31E010)
#define CONTROL_WKUP_PAD0_GPIO_WK0_PAD1_GPIO_WK1                    OMAP_R(0x4A31E040)
#define CONTROL_WKUP_PAD0_GPIO_WK2_PAD1_GPIO_WK3                    OMAP_R(0x4A31E044)
#define CONTROL_WKUP_PAD0_GPIO_WK4_PAD1_SR_SCL                      OMAP_R(0x4A31E048)
#define CONTROL_WKUP_PAD0_SR_SDA_PAD1_FREF_XTAL_IN                  OMAP_R(0x4A31E04C)
#define CONTROL_WKUP_PAD0_FREF_SLICER_IN_PAD1_FREF_CLK_IOREQ        OMAP_R(0x4A31E050)
#define CONTROL_WKUP_PAD0_FREF_CLK0_OUT_PAD1_FREF_CLK3_REQ          OMAP_R(0x4A31E054)
#define CONTROL_WKUP_PAD0_FREF_CLK3_OUT_PAD1_FREF_CLK4_REQ          OMAP_R(0x4A31E058)
#define CONTROL_WKUP_PAD0_FREF_CLK4_OUT_PAD1_SYS_32K                OMAP_R(0x4A31E05C)
#define CONTROL_WKUP_PAD0_SYS_NRESPWRON_PAD1_SYS_NRESWARM           OMAP_R(0x4A31E060)
#define CONTROL_WKUP_PAD0_SYS_PWR_REQ_PAD1_SYS_PWRON_RESET_OUT      OMAP_R(0x4A31E064)
#define CONTROL_WKUP_PAD0_SYS_BOOT6_PAD1_SYS_BOOT7                  OMAP_R(0x4A31E068)
#define CONTROL_WKUP_PAD0_JTAG_NTRST_PAD1_JTAG_TCK                  OMAP_R(0x4A31E06C)
#define CONTROL_WKUP_PAD0_JTAG_RTCK_PAD1_JTAG_TMS_TMSC              OMAP_R(0x4A31E070)
#define CONTROL_WKUP_PAD0_JTAG_TDI_PAD1_JTAG_TDO                    OMAP_R(0x4A31E074)
#define CONTROL_WKUP_PADCONF_WAKEUPEVENT_0                          OMAP_R(0x4A31E07C)
#define CONTROL_SMART1NOPMIO_PADCONF_0                              OMAP_R(0x4A31E5A0)
#define CONTROL_SMART1NOPMIO_PADCONF_1                              OMAP_R(0x4A31E5A4)
#define CONTROL_WKUP_PADCONF_MODE                                   OMAP_R(0x4A31E5A8)
#define CONTROL_XTAL_OSCILLATOR                                     OMAP_R(0x4A31E5AC)
#define CONTROL_SMART3NOPMIO_PADCONF_0                              OMAP_R(0x4A31E5B0)
#define CONTROL_SMART3NOPMIO_PADCONF_1                              OMAP_R(0x4A31E5B4)
#define CONTROL_GPIOWK                                              OMAP_R(0x4A31E600)
#define CONTROL_I2C_2                                               OMAP_R(0x4A31E604)
#define CONTROL_JTAG                                                OMAP_R(0x4A31E608)
#define CONTROL_SYS                                                 OMAP_R(0x4A31E60C)
#define CONTROL_WKUP_CONTROL_SPARE_RW                               OMAP_R(0x4A31E614)
#define CONTROL_WKUP_CONTROL_SPARE_R                                OMAP_R(0x4A31E618)
#define CONTROL_WKUP_CONTROL_SPARE_R_C0                             OMAP_R(0x4A31E61C)
#define CONTROL_WKUP_CONTROL_SPARE_RW1                              OMAP_R(0x4A31E620)
#define CONTROL_WKUP_CONTROL_SPARE_RW2                              OMAP_R(0x4A31E624)
#define CONTROL_WKUP_CONTROL_SPARE_RW3                              OMAP_R(0x4A31E628)
#define CONTROL_WKUP_CONTROL_SPARE_RW4                              OMAP_R(0x4A31E62C)
#define CONTROL_WKUP_CONTROL_SPARE_RW5                              OMAP_R(0x4A31E630)
#define CONTROL_WKUP_CONTROL_SPARE_RW6                              OMAP_R(0x4A31E634)
#define CONTROL_WKUP_CONTROL_SPARE_RW7                              OMAP_R(0x4A31E638)
#define CONTROL_WKUP_CONTROL_SPARE_RW8                              OMAP_R(0x4A31E63C)
#define CONTROL_WKUP_CONTROL_SPARE_RW9                              OMAP_R(0x4A31E640)
#define CONTROL_WKUP_CONTROL_SPARE_R1                               OMAP_R(0x4A31E64C)
