-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "09/30/2017 00:21:49"

-- 
-- Device: Altera EP4CE15E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	sistema_basico2 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	txd : OUT std_logic;
	clk : IN std_logic;
	rxd : IN std_logic;
	miso : IN std_logic;
	rst_n : IN std_logic;
	botoes : IN std_logic_vector(4 DOWNTO 0);
	porta_a : INOUT std_logic_vector(7 DOWNTO 0);
	porta_b : INOUT std_logic_vector(7 DOWNTO 0);
	mosi : OUT std_logic;
	sclk : OUT std_logic;
	\to\ : OUT std_logic;
	ss_n : OUT std_logic_vector(1 DOWNTO 0)
	);
END sistema_basico2;

-- Design Ports Information
-- txd	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mosi	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sclk	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ss_n[1]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ss_n[0]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[7]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[6]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[5]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[4]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[3]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[2]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[1]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_a[0]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[7]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[6]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[5]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[4]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[3]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[2]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[1]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- porta_b[0]	=>  Location: PIN_134,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[2]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[0]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[3]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[4]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- miso	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxd	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF sistema_basico2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_txd : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rxd : std_logic;
SIGNAL ww_miso : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_botoes : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_mosi : std_logic;
SIGNAL ww_sclk : std_logic;
SIGNAL \ww_to\ : std_logic;
SIGNAL ww_ss_n : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller_001|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|timer_geral|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst|spi|slowcount[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~0_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~0_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~6_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~14_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~16_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~28_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~30_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~18_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~34_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_pc[12]~1_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~13_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~17_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~19_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~27_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~33_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[1]~16_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst|cpu|Add1~36_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~42_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~44_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~48_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~52_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~54_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~56_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~58_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~60_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~62_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~40_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~44_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~46_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~48_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~54_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~58_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~62_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst|cpu|E_src2[22]~10_combout\ : std_logic;
SIGNAL \inst|botoes|readdata[2]~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[0]~23_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[8]~39_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[14]~51_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[16]~55_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst|botoes|readdata[1]~1_combout\ : std_logic;
SIGNAL \inst|botoes|readdata[3]~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~6_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~8_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~12_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~14_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~20_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~3_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~6_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~8_combout\ : std_logic;
SIGNAL \inst|spi|Equal2~2_combout\ : std_logic;
SIGNAL \inst|spi|p1_slowcount[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[13]~13_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[13]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[5]~15_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[0]~2_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal8~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal8~1_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~4_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[4]~18_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[3]~21_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~3_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|Equal0~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[6]~8_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[0]~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|WideOr1~2_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[17]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[14]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[9]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[0]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~10_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[22]~24_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[22]~26_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[4]~0_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\ : std_logic;
SIGNAL \inst|porta_b|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|porta_b|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|porta_b|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|porta_b|WideOr0~3_combout\ : std_logic;
SIGNAL \inst|porta_b|WideOr0~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[0]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \inst|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[3]~2_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[0]~38_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[2]~42_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[2]~43_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[5]~52_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[14]~54_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[15]~59_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~12_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[9]~70_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[9]~71_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_en~combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~7_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~8_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~9_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~10_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[19]~79_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[18]~82_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[18]~84_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[17]~86_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[17]~87_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_valid~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[29]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[27]~22_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[25]~24_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~11_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~12_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[0]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[3]~7_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~62_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[4]~7_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~65_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~70_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~76_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~81_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~82_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~85_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~86_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~87_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~88_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~90_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~94_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~95_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~96_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~99_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~104_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~105_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~106_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst|botoes|edge_capture~0_combout\ : std_logic;
SIGNAL \inst|botoes|edge_capture~3_combout\ : std_logic;
SIGNAL \inst|spi|TOE~q\ : std_logic;
SIGNAL \inst|spi|irq_reg~0_combout\ : std_logic;
SIGNAL \inst|spi|iRRDY_reg~q\ : std_logic;
SIGNAL \inst|spi|TRDY~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|qualified_irq~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \inst|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \inst|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~111_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~112_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~113_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~114_combout\ : std_logic;
SIGNAL \inst|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~122_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[2]~0_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \inst|botoes|read_mux_out[2]~0_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[2]~1_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[2]~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[2]~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[2]~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[2]~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[10]~4_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[10]~5_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[10]~3_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[10]~4_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst|spi|status_wr_strobe~combout\ : std_logic;
SIGNAL \inst|spi|TOE~0_combout\ : std_logic;
SIGNAL \inst|spi|EOP~0_combout\ : std_logic;
SIGNAL \inst|spi|EOP~5_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~4_combout\ : std_logic;
SIGNAL \inst|botoes|read_mux_out[1]~1_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[1]~5_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[1]~6_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[1]~7_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[1]~7_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[1]~7_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[9]~7_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~8_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[9]~9_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[9]~10_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~8_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[9]~9_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[9]~10_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[19]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[0]~6_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~7_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[0]~8_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[0]~4_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[0]~5_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~7_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~8_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~8_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[3]~9_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~10_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[3]~11_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[3]~6_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[3]~7_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~9_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~10_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~11_combout\ : std_logic;
SIGNAL \inst|botoes|read_mux_out[3]~3_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[3]~13_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[3]~14_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[3]~15_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~14_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[3]~15_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[3]~16_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[3]~14_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[3]~15_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[3]~14_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[3]~15_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[6]~12_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~13_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[6]~14_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~12_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~13_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~14_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~16_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~17_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[6]~18_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[6]~19_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[6]~16_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[6]~17_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[6]~18_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[4]~15_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~16_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[4]~17_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[4]~10_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~15_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~16_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~17_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[4]~19_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[4]~21_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~19_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[5]~18_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~19_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[5]~20_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[5]~12_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[5]~13_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[5]~23_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[5]~22_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~26_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[7]~27_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[7]~28_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[7]~25_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[7]~26_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[7]~27_combout\ : std_logic;
SIGNAL \inst|spi|E~combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[8]~29_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~29_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[8]~30_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[8]~31_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~28_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[8]~29_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[8]~30_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~32_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[11]~33_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[11]~34_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[11]~32_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~31_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[11]~32_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[11]~33_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~31_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[11]~32_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[11]~33_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~35_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[14]~36_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[14]~37_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[14]~33_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~34_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[15]~39_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[15]~40_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[15]~34_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~37_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~41_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~44_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[13]~45_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[13]~46_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[13]~36_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~43_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture_wr_strobe~combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[31]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[31]~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[29]~35_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[29]~36_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[27]~39_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[27]~40_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[25]~43_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[24]~45_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[24]~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[22]~49_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[22]~50_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~2_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~2_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~3_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~3_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~4_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~5_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~5_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~6_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~6_combout\ : std_logic;
SIGNAL \inst|porta_b|edge_capture~7_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~5_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~8_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|WideOr1~3_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[0]~7_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[5]~101_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~20_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~124_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~125_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[27]~62_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[22]~67_combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~5_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[2]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[1]~7_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[2]~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[2]~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[2]~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[15]~8_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[1]~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[1]~1_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[1]~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[9]~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[9]~2_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[9]~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[0]~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[3]~4_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[3]~4_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[3]~4_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[6]~5_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[8]~6_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[8]~6_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[14]~7_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[14]~7_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[15]~8_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[15]~8_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \porta_a[5]~input_o\ : std_logic;
SIGNAL \porta_a[3]~input_o\ : std_logic;
SIGNAL \porta_a[0]~input_o\ : std_logic;
SIGNAL \porta_b[6]~input_o\ : std_logic;
SIGNAL \porta_b[5]~input_o\ : std_logic;
SIGNAL \porta_b[4]~input_o\ : std_logic;
SIGNAL \porta_b[3]~input_o\ : std_logic;
SIGNAL \porta_b[2]~input_o\ : std_logic;
SIGNAL \porta_b[0]~input_o\ : std_logic;
SIGNAL \botoes[2]~input_o\ : std_logic;
SIGNAL \botoes[1]~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[6]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|saida_c|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|tx_holding_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|tx_holding_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst|saida_c|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_h_register[11]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|endofpacketvalue_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[11]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|endofpacketvalue_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[15]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d2_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d2_data_in[3]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d2_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d2_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|rx_holding_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[13]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d2_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d2_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d2_data_in[6]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d2_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d2_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d1_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d1_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d1_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d1_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d1_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d1_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_b|d1_data_in[3]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d1_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d1_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|r_sync_rst_dly~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|r_sync_rst_dly~q\ : std_logic;
SIGNAL \inst|botoes_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[0]~24\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[1]~26\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[2]~27_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[1]~25_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[8]~12_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_req~combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal101~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal101~5_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~4_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \inst|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[6]~4_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[6]~14_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[1]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[3]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~9_combout\ : std_logic;
SIGNAL \inst|cpu|Equal101~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \inst|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[16]~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[3]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Equal101~2_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result~28_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal2~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \inst|timestamp_timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|force_reload~q\ : std_logic;
SIGNAL \inst|timestamp_timer|always0~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_is_running~q\ : std_logic;
SIGNAL \inst|timestamp_timer|always0~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[1]~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[2]~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[8]~5_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[9]~6_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~77_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[7]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[7]~14_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal10~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart|r_val~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \inst|jtag_uart|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|always2~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|always2~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|always2~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[18]~81_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[18]~85_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[12]~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[9]~12_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[9]~24_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[9]~11_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[9]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[11]~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[9]~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~1\ : std_logic;
SIGNAL \inst|cpu|Add1~2_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[1]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal2~2_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|control_register~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|control_register~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[8]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[8]~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[8]~10_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[8]~19_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[8]~20_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[11]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[10]~2_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[11]~21_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal2~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal3~5_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal3~4_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal3~6_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~40_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out[2]~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[0]~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[12]~57\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[13]~59\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[14]~7_combout\ : std_logic;
SIGNAL \inst|timer_geral|force_reload~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|force_reload~q\ : std_logic;
SIGNAL \inst|timer_geral|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_is_running~q\ : std_logic;
SIGNAL \inst|timer_geral|always0~1_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[14]~61\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[15]~63\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[16]~65\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[17]~67\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[18]~69\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[19]~71\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[4]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[20]~73\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[21]~75\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[22]~77\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[7]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[6]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~5_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~7_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[23]~79\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[8]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[24]~81\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[25]~83\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[10]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[26]~85\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[27]~87\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[12]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[28]~89\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[29]~91\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[14]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[30]~93\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[15]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~9_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~2_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~1_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~4_combout\ : std_logic;
SIGNAL \inst|timer_geral|Equal0~10_combout\ : std_logic;
SIGNAL \inst|timer_geral|always0~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[0]~33\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[1]~1_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[1]~35\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[2]~37\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[3]~39\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[4]~41\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[5]~43\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[6]~45\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[7]~47\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[8]~5_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[8]~49\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[9]~6_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[9]~51\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[10]~53\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[11]~55\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst|timer_geral|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[12]~41_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[12]~42_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_h_register[9]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_h_register[12]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[12]~41_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~40_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[12]~42_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~102_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|spi|p1_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[11]~6_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|p1_wr_strobe~1_combout\ : std_logic;
SIGNAL \inst|spi|wr_strobe~q\ : std_logic;
SIGNAL \inst|spi|slaveselect_wr_strobe~combout\ : std_logic;
SIGNAL \inst|spi|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst|spi|SSO_reg~q\ : std_logic;
SIGNAL \inst|spi|always6~0_combout\ : std_logic;
SIGNAL \inst|spi|endofpacketvalue_wr_strobe~combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[12]~35_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[12]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal5~5_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal5~4_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[0]~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|force_reload~q\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[14]~feeder_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|always0~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[13]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[13]~44_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[13]~45_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~43_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[13]~44_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[13]~45_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~107_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~108_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[5]~5_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~127_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[5]~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[14]~7_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[14]~35_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~34_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[14]~36_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_h_register[14]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[14]~35_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[14]~36_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~92_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[15]~20_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[15]~10_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~25\ : std_logic;
SIGNAL \inst|cpu|Add2~27\ : std_logic;
SIGNAL \inst|cpu|Add2~29\ : std_logic;
SIGNAL \inst|cpu|Add2~30_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[15]~5_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[15]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[19]~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~37_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[31]~96_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[31]~97_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[16]~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~13_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~7_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \inst|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~31\ : std_logic;
SIGNAL \inst|cpu|Add2~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[17]~88_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[17]~89_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[17]~90_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[11]~14_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~5\ : std_logic;
SIGNAL \inst|cpu|Add1~7\ : std_logic;
SIGNAL \inst|cpu|Add1~9\ : std_logic;
SIGNAL \inst|cpu|Add1~11\ : std_logic;
SIGNAL \inst|cpu|Add1~13\ : std_logic;
SIGNAL \inst|cpu|Add1~15\ : std_logic;
SIGNAL \inst|cpu|Add1~17\ : std_logic;
SIGNAL \inst|cpu|Add1~19\ : std_logic;
SIGNAL \inst|cpu|Add1~21\ : std_logic;
SIGNAL \inst|cpu|Add1~23\ : std_logic;
SIGNAL \inst|cpu|Add1~25\ : std_logic;
SIGNAL \inst|cpu|Add1~27\ : std_logic;
SIGNAL \inst|cpu|Add1~29\ : std_logic;
SIGNAL \inst|cpu|Add1~31\ : std_logic;
SIGNAL \inst|cpu|Add1~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[16]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[16]~19_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[16]~4_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[16]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[16]~27_combout\ : std_logic;
SIGNAL \inst|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|cpu|av_fill_bit~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[1]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[25]~26_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[18]~36_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~33\ : std_logic;
SIGNAL \inst|cpu|Add2~35\ : std_logic;
SIGNAL \inst|cpu|Add2~36_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[25]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[18]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[18]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[18]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[18]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[18]~57_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[18]~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~121_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~126_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~34_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~34_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal9~0_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~8_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~10_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[0]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[0]~18_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[0]~17_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[31]~20_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[22]~25_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~117_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~118_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[6]~6_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~32_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[21]~23_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[21]~47_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[22]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[24]~65_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[24]~36_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[25]~7_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[24]~44_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[23]~45_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[24]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[25]~29_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~31_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[27]~33_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[30]~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[29]~60_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[29]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[30]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[29]~3_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[28]~40_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~33_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[31]~58_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[31]~29_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[27]~41_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[26]~42_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~51\ : std_logic;
SIGNAL \inst|cpu|Add2~53\ : std_logic;
SIGNAL \inst|cpu|Add2~55\ : std_logic;
SIGNAL \inst|cpu|Add2~57\ : std_logic;
SIGNAL \inst|cpu|Add2~59\ : std_logic;
SIGNAL \inst|cpu|Add2~60_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[30]~33_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[30]~34_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[30]~59_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[30]~30_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[30]~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[29]~24_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[29]~39_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[27]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[28]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[28]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[28]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[28]~37_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~56_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[28]~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[28]~61_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[28]~32_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[25]~43_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[26]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[26]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[26]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[26]~41_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~52_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[26]~42_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[26]~63_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[26]~34_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[20]~12_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~37\ : std_logic;
SIGNAL \inst|cpu|Add2~39\ : std_logic;
SIGNAL \inst|cpu|Add2~41\ : std_logic;
SIGNAL \inst|cpu|Add2~43\ : std_logic;
SIGNAL \inst|cpu|Add2~45\ : std_logic;
SIGNAL \inst|cpu|Add2~47\ : std_logic;
SIGNAL \inst|cpu|Add2~49\ : std_logic;
SIGNAL \inst|cpu|Add2~50_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[24]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[23]~9_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[20]~48_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~33\ : std_logic;
SIGNAL \inst|cpu|Add1~35\ : std_logic;
SIGNAL \inst|cpu|Add1~37\ : std_logic;
SIGNAL \inst|cpu|Add1~39\ : std_logic;
SIGNAL \inst|cpu|Add1~41\ : std_logic;
SIGNAL \inst|cpu|Add1~43\ : std_logic;
SIGNAL \inst|cpu|Add1~45\ : std_logic;
SIGNAL \inst|cpu|Add1~47\ : std_logic;
SIGNAL \inst|cpu|Add1~49\ : std_logic;
SIGNAL \inst|cpu|Add1~50_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[25]~44_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[25]~64_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[25]~35_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[22]~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[23]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[23]~47_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[23]~48_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[23]~66_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[23]~37_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[22]~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[21]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[21]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[21]~51_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~42_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[21]~52_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[21]~68_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[21]~39_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[31]~37_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[0]~18_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[0]~35_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[20]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[20]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[20]~53_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~40_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[20]~54_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[20]~69_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[20]~40_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~115_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~116_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[19]~55_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[19]~56_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[19]~70_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[19]~41_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~29_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[17]~26_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[19]~49_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[18]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[17]~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[17]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[15]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[15]~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[16]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[16]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[15]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[15]~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[15]~38_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[15]~8_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~37_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[15]~39_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[15]~8_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[15]~8_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[15]~38_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[15]~39_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~97_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~98_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~119_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~120_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[15]~23_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~89_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~91_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~93_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[6]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[14]~22_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~35_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[13]~25_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[6]~4_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|always0~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[1]~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[2]~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[8]~5_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[9]~6_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_register[14]~7_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[2]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[4]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[7]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[8]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_h_register[10]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[12]~42_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[12]~43_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~100_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~101_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~103_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[12]~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[20]~77_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[20]~78_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[14]~11_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[14]~8_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[14]~21_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[14]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[14]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[13]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[13]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[14]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[14]~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~6_combout\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[9]~4_combout\ : std_logic;
SIGNAL \inst|spi|iEOP_reg~q\ : std_logic;
SIGNAL \inst|spi|p1_rd_strobe~0_combout\ : std_logic;
SIGNAL \inst|spi|rd_strobe~q\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal2~3_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_rd_strobe~combout\ : std_logic;
SIGNAL \miso~input_o\ : std_logic;
SIGNAL \inst|spi|slowcount[1]~7_combout\ : std_logic;
SIGNAL \inst|spi|p1_slowcount~1_combout\ : std_logic;
SIGNAL \inst|spi|slowcount[1]~8\ : std_logic;
SIGNAL \inst|spi|slowcount[2]~9_combout\ : std_logic;
SIGNAL \inst|spi|slowcount[2]~10\ : std_logic;
SIGNAL \inst|spi|slowcount[3]~11_combout\ : std_logic;
SIGNAL \inst|spi|slowcount[3]~12\ : std_logic;
SIGNAL \inst|spi|slowcount[4]~13_combout\ : std_logic;
SIGNAL \inst|spi|slowcount[4]~14\ : std_logic;
SIGNAL \inst|spi|slowcount[5]~16\ : std_logic;
SIGNAL \inst|spi|slowcount[6]~17_combout\ : std_logic;
SIGNAL \inst|spi|slowcount[6]~18\ : std_logic;
SIGNAL \inst|spi|slowcount[7]~19_combout\ : std_logic;
SIGNAL \inst|spi|Equal2~1_combout\ : std_logic;
SIGNAL \inst|spi|Equal2~0_combout\ : std_logic;
SIGNAL \inst|spi|Add1~0_combout\ : std_logic;
SIGNAL \inst|spi|always11~0_combout\ : std_logic;
SIGNAL \inst|spi|Add1~1\ : std_logic;
SIGNAL \inst|spi|Add1~2_combout\ : std_logic;
SIGNAL \inst|spi|state~1_combout\ : std_logic;
SIGNAL \inst|spi|Add1~3\ : std_logic;
SIGNAL \inst|spi|Add1~4_combout\ : std_logic;
SIGNAL \inst|spi|Add1~5\ : std_logic;
SIGNAL \inst|spi|Add1~6_combout\ : std_logic;
SIGNAL \inst|spi|Equal9~0_combout\ : std_logic;
SIGNAL \inst|spi|Add1~7\ : std_logic;
SIGNAL \inst|spi|Add1~8_combout\ : std_logic;
SIGNAL \inst|spi|state~0_combout\ : std_logic;
SIGNAL \inst|spi|Equal9~1_combout\ : std_logic;
SIGNAL \inst|spi|transmitting~8_combout\ : std_logic;
SIGNAL \inst|spi|transmitting~q\ : std_logic;
SIGNAL \inst|spi|SCLK_reg~0_combout\ : std_logic;
SIGNAL \inst|spi|SCLK_reg~1_combout\ : std_logic;
SIGNAL \inst|spi|SCLK_reg~q\ : std_logic;
SIGNAL \inst|spi|MISO_reg~0_combout\ : std_logic;
SIGNAL \inst|spi|MISO_reg~q\ : std_logic;
SIGNAL \inst|spi|shift_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~9_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_wr_strobe~combout\ : std_logic;
SIGNAL \inst|spi|data_wr_strobe~q\ : std_logic;
SIGNAL \inst|spi|tx_holding_primed~0_combout\ : std_logic;
SIGNAL \inst|spi|tx_holding_primed~q\ : std_logic;
SIGNAL \inst|spi|write_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg[0]~2_combout\ : std_logic;
SIGNAL \inst|spi|transmitting~9_combout\ : std_logic;
SIGNAL \inst|spi|EOP~3_combout\ : std_logic;
SIGNAL \inst|spi|tx_holding_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|write_tx_holding~combout\ : std_logic;
SIGNAL \inst|spi|tx_holding_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~7_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~6_combout\ : std_logic;
SIGNAL \inst|spi|tx_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~5_combout\ : std_logic;
SIGNAL \inst|spi|rx_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|EOP~1_combout\ : std_logic;
SIGNAL \inst|spi|rx_holding_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|EOP~2_combout\ : std_logic;
SIGNAL \inst|spi|EOP~4_combout\ : std_logic;
SIGNAL \inst|spi|EOP~8_combout\ : std_logic;
SIGNAL \inst|spi|EOP~7_combout\ : std_logic;
SIGNAL \inst|spi|EOP~6_combout\ : std_logic;
SIGNAL \inst|spi|EOP~9_combout\ : std_logic;
SIGNAL \inst|spi|EOP~10_combout\ : std_logic;
SIGNAL \inst|spi|endofpacketvalue_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|EOP~11_combout\ : std_logic;
SIGNAL \inst|spi|EOP~12_combout\ : std_logic;
SIGNAL \inst|spi|EOP~13_combout\ : std_logic;
SIGNAL \inst|spi|EOP~14_combout\ : std_logic;
SIGNAL \inst|spi|EOP~q\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[9]~5_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[9]~8_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[9]~9_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[9]~10_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[9]~9_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[9]~10_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[9]~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~81_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[12]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[9]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~36_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[30]~106_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[30]~95_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[9]~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[8]~6_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[5]~9_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~7\ : std_logic;
SIGNAL \inst|cpu|Add2~9\ : std_logic;
SIGNAL \inst|cpu|Add2~11\ : std_logic;
SIGNAL \inst|cpu|Add2~13\ : std_logic;
SIGNAL \inst|cpu|Add2~15\ : std_logic;
SIGNAL \inst|cpu|Add2~17\ : std_logic;
SIGNAL \inst|cpu|Add2~19\ : std_logic;
SIGNAL \inst|cpu|Add2~21\ : std_logic;
SIGNAL \inst|cpu|Add2~23\ : std_logic;
SIGNAL \inst|cpu|Add2~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[12]~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[12]~9_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[12]~22_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[12]~8_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[12]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[12]~9_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~4_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal12~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|WideOr1~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src0_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~35_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[29]~93_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[29]~94_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[7]~13_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \rxd~input_o\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~9_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~1\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~3\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~4_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~10_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~5\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~7\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~9\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~11\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~13\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~15\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~16_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~4_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~6_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~10_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~7_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Equal0~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~17\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~18_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~19\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~21\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~22_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~23\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~24_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Equal0~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Add0~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~11_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Equal0~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_clk_en~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_clk_en~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|always4~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_char_ready~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~22_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[7]~feeder_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \inst|uart_s1_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~21_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~23_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~73_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \inst|cpu|F_iw[7]~68_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|porta_b|wr_strobe~1_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|porta_b|always3~0_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~22_combout\ : std_logic;
SIGNAL \inst|porta_b|always2~0_combout\ : std_logic;
SIGNAL \porta_b[7]~input_o\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[7]~21_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[7]~23_combout\ : std_logic;
SIGNAL \inst|porta_a|wr_strobe~1_combout\ : std_logic;
SIGNAL \inst|porta_a|always2~0_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[7]~14_combout\ : std_logic;
SIGNAL \porta_a[7]~input_o\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[7]~15_combout\ : std_logic;
SIGNAL \inst|porta_a_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~72_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~74_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~25_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[7]~26_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[7]~27_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~25_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[7]~26_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[7]~27_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~75_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~78_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[7]~11_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[7]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[7]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_control_rd_data[5]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[7]~9_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[7]~17_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[7]~18_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[14]~7_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|timeout_occurred~1_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[6]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[6]~11_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_register[6]~4_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~16_combout\ : std_logic;
SIGNAL \inst|timer_geral|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[6]~5_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[6]~17_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[6]~18_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|period_l_register[6]~4_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[6]~5_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[6]~17_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[6]~18_combout\ : std_logic;
SIGNAL \inst|timestamp_timer_s1_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \porta_a[6]~input_o\ : std_logic;
SIGNAL \inst|porta_a|d1_data_in[6]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[6]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~4_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[6]~8_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[6]~9_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[6]~65_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[6]~8_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[6]~12_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[6]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[6]~64_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[6]~102_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[6]~66_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~1\ : std_logic;
SIGNAL \inst|cpu|Add2~3\ : std_logic;
SIGNAL \inst|cpu|Add2~5\ : std_logic;
SIGNAL \inst|cpu|Add2~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[1]~10_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[18]~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[5]~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~23_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[5]~24_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[5]~25_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[5]~0_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[5]~0_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[5]~23_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[5]~24_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~69_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~123_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_ready~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~15_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|always4~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~21_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~23_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~25_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~31_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~35_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~29_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|Equal0~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~36\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[12]~37_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|Equal0~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|Equal0~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[5]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[4]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[3]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[2]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data[1]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~19_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~18_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~20_combout\ : std_logic;
SIGNAL \inst|saida_c|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|saida_c_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|saida_c|always0~0_combout\ : std_logic;
SIGNAL \inst|saida_c|always0~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~66_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~67_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out~22_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[5]~23_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[5]~24_combout\ : std_logic;
SIGNAL \inst|timer_geral|period_h_register[5]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~22_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[5]~24_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~68_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~71_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[5]~10_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|control_register~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|control_register~q\ : std_logic;
SIGNAL \inst|sys_clk_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|timeout_occurred~1_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[5]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[5]~8_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[5]~16_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[10]~15_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~20_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[8]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[16]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[14]~3_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal2~1_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal2~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[7]~67_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[7]~103_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[7]~69_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[3]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[6]~4_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[4]~20_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[4]~21_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out~20_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[4]~22_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~61_combout\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[3]~3_combout\ : std_logic;
SIGNAL \inst|spi|iTOE_reg~q\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[4]~20_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal2~4_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[4]~21_combout\ : std_logic;
SIGNAL \inst|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|botoes_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[9]~1_combout\ : std_logic;
SIGNAL \inst|botoes|edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \botoes[4]~input_o\ : std_logic;
SIGNAL \inst|botoes|d1_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|edge_capture~4_combout\ : std_logic;
SIGNAL \inst|botoes|always1~0_combout\ : std_logic;
SIGNAL \inst|botoes|readdata[4]~4_combout\ : std_logic;
SIGNAL \inst|botoes|read_mux_out[4]~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~60_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[4]~20_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~19_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[4]~21_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~63_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~64_combout\ : std_logic;
SIGNAL \porta_a[4]~input_o\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[4]~11_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[4]~9_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[4]~13_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[4]~14_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[28]~105_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[28]~92_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[11]~9_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~22_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[11]~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[11]~9_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[8]~61_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[8]~62_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[8]~63_combout\ : std_logic;
SIGNAL \inst|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_crst~q\ : std_logic;
SIGNAL \inst|cpu|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \inst|cpu|D_iw[31]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[3]~5_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|data_rd_strobe~q\ : std_logic;
SIGNAL \inst|spi|RRDY~0_combout\ : std_logic;
SIGNAL \inst|spi|RRDY~q\ : std_logic;
SIGNAL \inst|spi|irq_reg~1_combout\ : std_logic;
SIGNAL \inst|spi|ROE~0_combout\ : std_logic;
SIGNAL \inst|spi|ROE~q\ : std_logic;
SIGNAL \inst|spi|iTRDY_reg~q\ : std_logic;
SIGNAL \inst|spi|iROE_reg~q\ : std_logic;
SIGNAL \inst|spi|irq_reg~2_combout\ : std_logic;
SIGNAL \inst|spi|irq_reg~3_combout\ : std_logic;
SIGNAL \inst|spi|irq_reg~q\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[3]~4_combout\ : std_logic;
SIGNAL \botoes[3]~input_o\ : std_logic;
SIGNAL \inst|botoes|d1_data_in[3]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|edge_capture~2_combout\ : std_logic;
SIGNAL \inst|botoes|WideOr0~1_combout\ : std_logic;
SIGNAL \botoes[0]~input_o\ : std_logic;
SIGNAL \inst|botoes|d1_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|d2_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \inst|botoes|edge_capture~1_combout\ : std_logic;
SIGNAL \inst|botoes|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|botoes|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|framing_error~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|framing_error~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|framing_error~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_overrun~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|break_detect~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_rx|break_detect~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|qualified_irq~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|qualified_irq~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|qualified_irq~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|qualified_irq~combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|irq~q\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|W_ipending_reg_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_iw[31]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_iw[31]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \inst|cpu|F_iw[14]~55_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[14]~56_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[10]~10_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[10]~23_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[10]~10_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[10]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \inst|cpu|F_iw[11]~45_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[19]~98_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[11]~46_combout\ : std_logic;
SIGNAL \inst|cpu|Equal101~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[3]~5_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[3]~9_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[3]~10_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[9]~16_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~18_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[7]~5_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[10]~35_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~q\ : std_logic;
SIGNAL \inst|cpu|F_iw[10]~73_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[10]~74_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[6]~14_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~12_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[4]~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[3]~22_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[10]~3_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[10]~4_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[10]~3_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~2_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[10]~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~109_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \inst|cpu|F_iw[18]~83_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~110_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[2]~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data~1_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~2_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \inst|cpu|F_iw[2]~23_combout\ : std_logic;
SIGNAL \porta_a[2]~input_o\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~0_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[2]~0_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[2]~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[16]~57_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[16]~58_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst|cpu|R_src1~33_combout\ : std_logic;
SIGNAL \inst|cpu|R_src1[1]~34_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~3\ : std_logic;
SIGNAL \inst|cpu|Add1~4_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[0]~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[13]~47_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[13]~48_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~14_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[5]~7_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~16_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[6]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[8]~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_result_nxt[8]~3_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[0]~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~9_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal11~0_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~12_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~14_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~6_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~13_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal13~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal13~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|update_grant~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|porta_b_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \porta_b[1]~input_o\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out~4_combout\ : std_logic;
SIGNAL \inst|porta_b|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture_wr_strobe~combout\ : std_logic;
SIGNAL \porta_a[1]~input_o\ : std_logic;
SIGNAL \inst|porta_a|d1_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|d2_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \inst|porta_a|edge_capture~1_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[1]~2_combout\ : std_logic;
SIGNAL \inst|porta_a|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~5_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~5_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst|cpu|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_control_rd_data[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \inst|cpu|F_iw[9]~72_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~10_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[5]~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[26]~33_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[26]~34_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[24]~100_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[24]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \inst|cpu|F_iw[23]~28_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[23]~99_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[23]~29_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \inst|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \inst|cpu|E_valid~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_valid~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_valid~q\ : std_logic;
SIGNAL \inst|cpu|W_valid~3_combout\ : std_logic;
SIGNAL \inst|cpu|W_valid~2_combout\ : std_logic;
SIGNAL \inst|cpu|W_valid~q\ : std_logic;
SIGNAL \inst|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|i_read~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_valid~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[27]~104_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[27]~91_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[2]~9_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|always6~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|read_0~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[2]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[2]~44_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~11_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_lo[13]~12_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~26_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~26_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[13]~7_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[13]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|watchdog_timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|force_reload~q\ : std_logic;
SIGNAL \inst|watchdog_timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|counter_is_running~q\ : std_logic;
SIGNAL \inst|watchdog_timer|always0~1_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[10]~43_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[6]~35_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|always0~0_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[2]~28\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[3]~29_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[3]~30\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[4]~31_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[4]~32\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[5]~33_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[5]~34\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[6]~36\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[7]~37_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[7]~38\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[8]~40\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[9]~41_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[9]~42\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[10]~44\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[11]~45_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[11]~46\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[12]~47_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[12]~48\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[13]~49_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[13]~50\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[14]~52\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[15]~53_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[15]~54\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[16]~56\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[17]~58\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[18]~59_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[18]~60\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[19]~61_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[17]~57_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[19]~62\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[20]~63_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[20]~64\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[21]~65_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[21]~66\ : std_logic;
SIGNAL \inst|watchdog_timer|internal_counter[22]~67_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst|watchdog_timer|timeout_occurred~1_combout\ : std_logic;
SIGNAL \inst|watchdog_timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst|watchdog_timer|timeout_occurred_d1~q\ : std_logic;
SIGNAL \inst|watchdog_timer|timeout_occurred_d2~q\ : std_logic;
SIGNAL \inst|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \inst|cpu|F_iw[25]~31_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[25]~32_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[17]~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[19]~80_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[21]~75_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[21]~76_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[17]~0_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~34_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[17]~5_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[17]~18_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[17]~3_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[17]~feeder_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal10~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal10~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[0]~3_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[0]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|WideOr1~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_002|src1_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_getting_data~9_combout\ : std_logic;
SIGNAL \inst|cpu|d_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|d_read~q\ : std_logic;
SIGNAL \inst|uart_s1_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|end_begintransfer~1_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~10_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~11_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~6_combout\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|cpu_instruction_master_translator|uav_read~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|WideOr1~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[5]~53_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \inst|cpu|F_pc[13]~0_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[4]~20_combout\ : std_logic;
SIGNAL \inst|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_iw[31]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[22]~27_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[0]~39_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[0]~40_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[0]~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[0]~41_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~8_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal14~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal14~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src2_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst|cpu|F_iw[12]~50_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[12]~49_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[12]~51_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \inst|cpu|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~24_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc[10]~3_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src2_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_002|src0_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_valid~q\ : std_logic;
SIGNAL \inst|cpu|R_valid~q\ : std_logic;
SIGNAL \inst|cpu|E_new_inst~q\ : std_logic;
SIGNAL \inst|cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[0]~3_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[0]~12_combout\ : std_logic;
SIGNAL \inst|timer_geral|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst|timer_geral|timeout_pulse~combout\ : std_logic;
SIGNAL \inst|timer_geral|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \inst|timer_geral|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst|timer_geral|timeout_occurred~q\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[0]~13_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[0]~11_combout\ : std_logic;
SIGNAL \inst|timer_geral_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[0]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~17_combout\ : std_logic;
SIGNAL \inst|botoes|readdata[0]~2_combout\ : std_logic;
SIGNAL \inst|botoes|read_mux_out[0]~2_combout\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[0]~11_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~3_combout\ : std_logic;
SIGNAL \inst|spi|shift_reg~1_combout\ : std_logic;
SIGNAL \inst|spi|rx_holding_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|data_to_cpu[1]~2_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[0]~12_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~14_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|counter_snapshot[0]~3_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[0]~12_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[0]~13_combout\ : std_logic;
SIGNAL \inst|timestamp_timer|read_mux_out[0]~11_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[0]~13_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[0]~12_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer|read_mux_out[0]~11_combout\ : std_logic;
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~15_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~16_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~19_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~79_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out~28_combout\ : std_logic;
SIGNAL \inst|timer_geral|counter_snapshot[8]~6_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[8]~29_combout\ : std_logic;
SIGNAL \inst|timer_geral|read_mux_out[8]~30_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~83_combout\ : std_logic;
SIGNAL \inst|spi|iE_reg~q\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[8]~28_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[8]~30_combout\ : std_logic;
SIGNAL \inst|spi|p1_data_to_cpu[8]~31_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~80_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~84_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte1_data[0]~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[0]~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~30_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte0_data_nxt[0]~6_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \inst|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[31]~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[19]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[19]~30_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[22]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[24]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[23]~26_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[1]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[30]~19_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~5_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[3]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[15]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[11]~10_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[8]~3_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~3_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~4_combout\ : std_logic;
SIGNAL \inst|cpu|Equal122~10_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \inst|cpu|E_src2[27]~5_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~51\ : std_logic;
SIGNAL \inst|cpu|Add1~53\ : std_logic;
SIGNAL \inst|cpu|Add1~55\ : std_logic;
SIGNAL \inst|cpu|Add1~57\ : std_logic;
SIGNAL \inst|cpu|Add1~59\ : std_logic;
SIGNAL \inst|cpu|Add1~61\ : std_logic;
SIGNAL \inst|cpu|Add1~63\ : std_logic;
SIGNAL \inst|cpu|Add1~64_combout\ : std_logic;
SIGNAL \inst|cpu|Add2~61\ : std_logic;
SIGNAL \inst|cpu|Add2~63\ : std_logic;
SIGNAL \inst|cpu|Add2~64_combout\ : std_logic;
SIGNAL \inst|cpu|E_arith_result[32]~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[0]~6_combout\ : std_logic;
SIGNAL \inst|cpu|W_rf_wr_data[0]~8_combout\ : std_logic;
SIGNAL \inst|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[15]~60_combout\ : std_logic;
SIGNAL \inst|cpu|Equal101~4_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst|rst_controller_001|merged_reset~0_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|r_sync_rst~q\ : std_logic;
SIGNAL \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src3_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src3_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|src_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_readdata_pre[7]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[1]~19_combout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst|memoria|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[1]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[1]~36_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[1]~37_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst|cpu|R_src1~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out[2]~1_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~2_combout\ : std_logic;
SIGNAL \inst|porta_a|wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~3_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~4_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~5_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~6_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~7_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~8_combout\ : std_logic;
SIGNAL \inst|porta_a|data_out~9_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~0_combout\ : std_logic;
SIGNAL \inst|porta_b|wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~1_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~2_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~3_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~4_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~5_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~6_combout\ : std_logic;
SIGNAL \inst|porta_b|data_out~7_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|pre_txd~q\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|txd~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|txd~q\ : std_logic;
SIGNAL \inst|spi|stateZero~q\ : std_logic;
SIGNAL \inst|spi|spi_slave_select_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|spi|SS_n[1]~0_combout\ : std_logic;
SIGNAL \inst|spi|SS_n[0]~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|porta_b_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|porta_b_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|porta_b_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|entrada_c_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|entrada_c_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|spi_spi_control_port_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|spi_spi_control_port_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|spi_spi_control_port_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|botoes_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|botoes_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|botoes_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|timestamp_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|timestamp_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timestamp_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|timer_geral_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|timer_geral_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timer_geral_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|watchdog_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|watchdog_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|watchdog_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_002|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_003|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|W_ipending_reg_nxt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|porta_a|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|porta_a|edge_capture\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_a|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_a|data_dir\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_a|d2_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_a|d1_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_b|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|porta_b|irq_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_b|edge_capture\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_b|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_b|data_dir\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_b|d2_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|porta_b|d1_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|saida_c|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|saida_c|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_regs|selected_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|uart|the_sopc_2_uart_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|spi|tx_holding_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|spi|state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|spi|spi_slave_select_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|spi|spi_slave_select_holding_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|spi|slowcount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|spi|shift_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|spi|rx_holding_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|spi|endofpacketvalue_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|spi|data_to_cpu\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|botoes|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|botoes|irq_mask\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|botoes|edge_capture\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|botoes|d2_data_in\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|botoes|d1_data_in\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|sys_clk_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sys_clk_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sys_clk_timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sys_clk_timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sys_clk_timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sys_clk_timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timestamp_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timestamp_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timestamp_timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timestamp_timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timestamp_timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timestamp_timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timestamp_timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|timer_geral|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timer_geral|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timer_geral|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timer_geral|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timer_geral|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timer_geral|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timer_geral|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|watchdog_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|watchdog_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|watchdog_timer|internal_counter\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|memoria_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|porta_a_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|porta_a_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|porta_a_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|saida_c_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|saida_c_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|saida_c_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|uart_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|uart_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|uart_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|sys_clk_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sys_clk_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller_001|r_sync_rst_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller_001|altera_reset_synchronizer_int_chain\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|uart|the_sopc_2_uart_tx|ALT_INV_txd~q\ : std_logic;
SIGNAL \inst|cpu|ALT_INV_W_alu_result\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
txd <= ww_txd;
ww_clk <= clk;
ww_rxd <= rxd;
ww_miso <= miso;
ww_rst_n <= rst_n;
ww_botoes <= botoes;
mosi <= ww_mosi;
sclk <= ww_sclk;
\to\ <= \ww_to\;
ss_n <= ww_ss_n;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu|W_rf_wr_data[31]~29_combout\ & \inst|cpu|W_rf_wr_data[30]~30_combout\ & \inst|cpu|W_rf_wr_data[29]~31_combout\ & 
\inst|cpu|W_rf_wr_data[28]~32_combout\ & \inst|cpu|W_rf_wr_data[27]~33_combout\ & \inst|cpu|W_rf_wr_data[26]~34_combout\ & \inst|cpu|W_rf_wr_data[25]~35_combout\ & \inst|cpu|W_rf_wr_data[24]~36_combout\ & \inst|cpu|W_rf_wr_data[23]~37_combout\ & 
\inst|cpu|W_rf_wr_data[22]~38_combout\ & \inst|cpu|W_rf_wr_data[21]~39_combout\ & \inst|cpu|W_rf_wr_data[20]~40_combout\ & \inst|cpu|W_rf_wr_data[19]~41_combout\ & \inst|cpu|W_rf_wr_data[18]~28_combout\ & \inst|cpu|W_rf_wr_data[17]~26_combout\ & 
\inst|cpu|W_rf_wr_data[16]~27_combout\ & \inst|cpu|W_rf_wr_data[15]~23_combout\ & \inst|cpu|W_rf_wr_data[14]~22_combout\ & \inst|cpu|W_rf_wr_data[13]~25_combout\ & \inst|cpu|W_rf_wr_data[12]~24_combout\ & \inst|cpu|W_rf_wr_data[11]~21_combout\ & 
\inst|cpu|W_rf_wr_data[10]~2_combout\ & \inst|cpu|W_rf_wr_data[9]~5_combout\ & \inst|cpu|W_rf_wr_data[8]~20_combout\ & \inst|cpu|W_rf_wr_data[7]~18_combout\ & \inst|cpu|W_rf_wr_data[6]~12_combout\ & \inst|cpu|W_rf_wr_data[5]~16_combout\ & 
\inst|cpu|W_rf_wr_data[4]~14_combout\ & \inst|cpu|W_rf_wr_data[3]~10_combout\ & \inst|cpu|W_rf_wr_data[2]~1_combout\ & \inst|cpu|W_rf_wr_data[1]~4_combout\ & \inst|cpu|W_rf_wr_data[0]~8_combout\);

\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|R_dst_regnum\(4) & \inst|cpu|R_dst_regnum\(3) & \inst|cpu|R_dst_regnum\(2) & \inst|cpu|R_dst_regnum\(1) & \inst|cpu|R_dst_regnum\(0));

\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|D_iw\(26) & \inst|cpu|D_iw\(25) & \inst|cpu|D_iw\(24) & \inst|cpu|D_iw\(23) & \inst|cpu|D_iw\(22));

\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~0_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~1_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu|W_rf_wr_data[31]~29_combout\ & \inst|cpu|W_rf_wr_data[30]~30_combout\ & \inst|cpu|W_rf_wr_data[29]~31_combout\ & 
\inst|cpu|W_rf_wr_data[28]~32_combout\ & \inst|cpu|W_rf_wr_data[27]~33_combout\ & \inst|cpu|W_rf_wr_data[26]~34_combout\ & \inst|cpu|W_rf_wr_data[25]~35_combout\ & \inst|cpu|W_rf_wr_data[24]~36_combout\ & \inst|cpu|W_rf_wr_data[23]~37_combout\ & 
\inst|cpu|W_rf_wr_data[22]~38_combout\ & \inst|cpu|W_rf_wr_data[21]~39_combout\ & \inst|cpu|W_rf_wr_data[20]~40_combout\ & \inst|cpu|W_rf_wr_data[19]~41_combout\ & \inst|cpu|W_rf_wr_data[18]~28_combout\ & \inst|cpu|W_rf_wr_data[17]~26_combout\ & 
\inst|cpu|W_rf_wr_data[16]~27_combout\ & \inst|cpu|W_rf_wr_data[15]~23_combout\ & \inst|cpu|W_rf_wr_data[14]~22_combout\ & \inst|cpu|W_rf_wr_data[13]~25_combout\ & \inst|cpu|W_rf_wr_data[12]~24_combout\ & \inst|cpu|W_rf_wr_data[11]~21_combout\ & 
\inst|cpu|W_rf_wr_data[10]~2_combout\ & \inst|cpu|W_rf_wr_data[9]~5_combout\ & \inst|cpu|W_rf_wr_data[8]~20_combout\ & \inst|cpu|W_rf_wr_data[7]~18_combout\ & \inst|cpu|W_rf_wr_data[6]~12_combout\ & \inst|cpu|W_rf_wr_data[5]~16_combout\ & 
\inst|cpu|W_rf_wr_data[4]~14_combout\ & \inst|cpu|W_rf_wr_data[3]~10_combout\ & \inst|cpu|W_rf_wr_data[2]~1_combout\ & \inst|cpu|W_rf_wr_data[1]~4_combout\ & \inst|cpu|W_rf_wr_data[0]~8_combout\);

\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|R_dst_regnum\(4) & \inst|cpu|R_dst_regnum\(3) & \inst|cpu|R_dst_regnum\(2) & \inst|cpu|R_dst_regnum\(1) & \inst|cpu|R_dst_regnum\(0));

\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|D_iw\(31) & \inst|cpu|D_iw\(30) & \inst|cpu|D_iw\(29) & \inst|cpu|D_iw\(28) & \inst|cpu|D_iw\(27));

\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\ & gnd & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[2]~4_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~2_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~3_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~4_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~27_combout\ & \inst|cmd_xbar_mux_002|src_payload~7_combout\ & \inst|cmd_xbar_mux_002|src_payload~6_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~5_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a57\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a58\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a59\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~5_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~6_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~7_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~12_combout\ & \inst|cmd_xbar_mux_002|src_payload~13_combout\ & \inst|cmd_xbar_mux_002|src_payload~11_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~8_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a43\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a44\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a45\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~8_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~0_combout\ & \inst|cmd_xbar_mux_002|src_payload~1_combout\ & \inst|cmd_xbar_mux_002|src_payload~2_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~9_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a34\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a35\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a36\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~9_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~20_combout\ & \inst|cmd_xbar_mux_002|src_payload~19_combout\ & \inst|cmd_xbar_mux_002|src_payload~14_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~10_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a37\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a38\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a39\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~10_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~11_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~12_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~13_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~14_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~15_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~4_combout\ & \inst|cmd_xbar_mux_002|src_payload~3_combout\ & \inst|cmd_xbar_mux_002|src_payload~22_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~16_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a53\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a54\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a55\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~16_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~17_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~17_combout\ & \inst|cmd_xbar_mux_002|src_payload~15_combout\ & \inst|cmd_xbar_mux_002|src_payload~21_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~18_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a41\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a46\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a47\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~18_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~19_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~20_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(32);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~21_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(33);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~22_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~23_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~24_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~25_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~23_combout\ & \inst|cmd_xbar_mux_002|src_payload~24_combout\ & \inst|cmd_xbar_mux_002|src_payload~25_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~26_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a50\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a51\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a52\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~26_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(34);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(6) & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(2) & 
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(1) & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~27_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ <= (\inst|cmd_xbar_mux_002|src_payload~31_combout\ & \inst|cmd_xbar_mux_002|src_payload~30_combout\ & \inst|cmd_xbar_mux_002|src_payload~29_combout\ & 
\inst|cmd_xbar_mux_002|src_payload~28_combout\);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & \inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & 
\inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & \inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & 
\inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a61\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a62\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(2);
\inst|memoria|the_altsyncram|auto_generated|ram_block1a63\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(3);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~28_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~29_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~30_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst|cmd_xbar_mux_002|src_payload~31_combout\;

\inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux_002|src_data\(50) & \inst|cmd_xbar_mux_002|src_data\(49) & \inst|cmd_xbar_mux_002|src_data\(48) & \inst|cmd_xbar_mux_002|src_data\(47) & 
\inst|cmd_xbar_mux_002|src_data\(46) & \inst|cmd_xbar_mux_002|src_data\(45) & \inst|cmd_xbar_mux_002|src_data\(44) & \inst|cmd_xbar_mux_002|src_data\(43) & \inst|cmd_xbar_mux_002|src_data\(42) & \inst|cmd_xbar_mux_002|src_data\(41) & 
\inst|cmd_xbar_mux_002|src_data\(40) & \inst|cmd_xbar_mux_002|src_data\(39) & \inst|cmd_xbar_mux_002|src_data\(38));

\inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \inst|cmd_xbar_mux_002|src_data\(35);

\inst|memoria|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|cmd_xbar_mux_001|src_payload~2_combout\ & \inst|cmd_xbar_mux_001|src_payload~4_combout\ & \inst|cmd_xbar_mux_001|src_payload~5_combout\ & \inst|cmd_xbar_mux_001|src_payload~7_combout\ & 
\inst|cmd_xbar_mux_001|src_payload~6_combout\ & \inst|cmd_xbar_mux_001|src_payload~3_combout\ & \inst|cmd_xbar_mux_001|src_payload~0_combout\ & \inst|cmd_xbar_mux_001|src_payload~1_combout\);

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout\ & gnd & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller_001|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst|rst_controller_001|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller_001|merged_reset~0_combout\);

\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|merged_reset~0_combout\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\inst|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \inst|cpu|av_ld_rshift8~1_combout\;
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst|uart|the_sopc_2_uart_tx|ALT_INV_txd~q\ <= NOT \inst|uart|the_sopc_2_uart_tx|txd~q\;
\inst|cpu|ALT_INV_W_alu_result\(3) <= NOT \inst|cpu|W_alu_result\(3);
\inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \inst|rst_controller|merged_reset~0clkctrl_outclk\;
\inst|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \inst|rst_controller_001|merged_reset~0clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\inst|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: FF_X27_Y10_N7
\inst|timer_geral|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[3]~38_combout\,
	asdata => \inst|timer_geral|period_l_register\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(3));

-- Location: FF_X27_Y10_N23
\inst|timer_geral|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[11]~54_combout\,
	asdata => \inst|timer_geral|period_l_register\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(11));

-- Location: FF_X27_Y10_N31
\inst|timer_geral|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[15]~62_combout\,
	asdata => \inst|timer_geral|period_l_register\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(15));

-- Location: FF_X27_Y9_N7
\inst|timer_geral|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[19]~70_combout\,
	asdata => \inst|timer_geral|period_h_register\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(19));

-- Location: FF_X27_Y9_N11
\inst|timer_geral|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[21]~74_combout\,
	asdata => \inst|timer_geral|period_h_register\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(21));

-- Location: FF_X27_Y9_N23
\inst|timer_geral|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[27]~86_combout\,
	asdata => \inst|timer_geral|period_h_register\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(27));

-- Location: FF_X29_Y12_N23
\inst|spi|slowcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[5]~15_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(5));

-- Location: LCCOMB_X27_Y10_N6
\inst|timer_geral|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[3]~38_combout\ = (\inst|timer_geral|internal_counter\(3) & (\inst|timer_geral|internal_counter[2]~37\ $ (GND))) # (!\inst|timer_geral|internal_counter\(3) & (!\inst|timer_geral|internal_counter[2]~37\ & VCC))
-- \inst|timer_geral|internal_counter[3]~39\ = CARRY((\inst|timer_geral|internal_counter\(3) & !\inst|timer_geral|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(3),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[2]~37\,
	combout => \inst|timer_geral|internal_counter[3]~38_combout\,
	cout => \inst|timer_geral|internal_counter[3]~39\);

-- Location: LCCOMB_X27_Y10_N22
\inst|timer_geral|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[11]~54_combout\ = (\inst|timer_geral|internal_counter\(11) & (\inst|timer_geral|internal_counter[10]~53\ & VCC)) # (!\inst|timer_geral|internal_counter\(11) & (!\inst|timer_geral|internal_counter[10]~53\))
-- \inst|timer_geral|internal_counter[11]~55\ = CARRY((!\inst|timer_geral|internal_counter\(11) & !\inst|timer_geral|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(11),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[10]~53\,
	combout => \inst|timer_geral|internal_counter[11]~54_combout\,
	cout => \inst|timer_geral|internal_counter[11]~55\);

-- Location: LCCOMB_X27_Y10_N30
\inst|timer_geral|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[15]~62_combout\ = (\inst|timer_geral|internal_counter\(15) & (\inst|timer_geral|internal_counter[14]~61\ $ (GND))) # (!\inst|timer_geral|internal_counter\(15) & (!\inst|timer_geral|internal_counter[14]~61\ & VCC))
-- \inst|timer_geral|internal_counter[15]~63\ = CARRY((\inst|timer_geral|internal_counter\(15) & !\inst|timer_geral|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(15),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[14]~61\,
	combout => \inst|timer_geral|internal_counter[15]~62_combout\,
	cout => \inst|timer_geral|internal_counter[15]~63\);

-- Location: LCCOMB_X27_Y9_N6
\inst|timer_geral|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[19]~70_combout\ = (\inst|timer_geral|internal_counter\(19) & (\inst|timer_geral|internal_counter[18]~69\ & VCC)) # (!\inst|timer_geral|internal_counter\(19) & (!\inst|timer_geral|internal_counter[18]~69\))
-- \inst|timer_geral|internal_counter[19]~71\ = CARRY((!\inst|timer_geral|internal_counter\(19) & !\inst|timer_geral|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(19),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[18]~69\,
	combout => \inst|timer_geral|internal_counter[19]~70_combout\,
	cout => \inst|timer_geral|internal_counter[19]~71\);

-- Location: LCCOMB_X27_Y9_N10
\inst|timer_geral|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[21]~74_combout\ = (\inst|timer_geral|internal_counter\(21) & (\inst|timer_geral|internal_counter[20]~73\ & VCC)) # (!\inst|timer_geral|internal_counter\(21) & (!\inst|timer_geral|internal_counter[20]~73\))
-- \inst|timer_geral|internal_counter[21]~75\ = CARRY((!\inst|timer_geral|internal_counter\(21) & !\inst|timer_geral|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(21),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[20]~73\,
	combout => \inst|timer_geral|internal_counter[21]~74_combout\,
	cout => \inst|timer_geral|internal_counter[21]~75\);

-- Location: LCCOMB_X27_Y9_N22
\inst|timer_geral|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[27]~86_combout\ = (\inst|timer_geral|internal_counter\(27) & (\inst|timer_geral|internal_counter[26]~85\ & VCC)) # (!\inst|timer_geral|internal_counter\(27) & (!\inst|timer_geral|internal_counter[26]~85\))
-- \inst|timer_geral|internal_counter[27]~87\ = CARRY((!\inst|timer_geral|internal_counter\(27) & !\inst|timer_geral|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(27),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[26]~85\,
	combout => \inst|timer_geral|internal_counter[27]~86_combout\,
	cout => \inst|timer_geral|internal_counter[27]~87\);

-- Location: LCCOMB_X29_Y12_N22
\inst|spi|slowcount[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[5]~15_combout\ = (\inst|spi|slowcount\(5) & (\inst|spi|slowcount[4]~14\ $ (GND))) # (!\inst|spi|slowcount\(5) & (!\inst|spi|slowcount[4]~14\ & VCC))
-- \inst|spi|slowcount[5]~16\ = CARRY((\inst|spi|slowcount\(5) & !\inst|spi|slowcount[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|slowcount\(5),
	datad => VCC,
	cin => \inst|spi|slowcount[4]~14\,
	combout => \inst|spi|slowcount[5]~15_combout\,
	cout => \inst|spi|slowcount[5]~16\);

-- Location: LCCOMB_X12_Y17_N16
\inst|cpu|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~0_combout\ = (\inst|cpu|E_src1\(0) & (\inst|cpu|E_src2\(0) $ (VCC))) # (!\inst|cpu|E_src1\(0) & (\inst|cpu|E_src2\(0) & VCC))
-- \inst|cpu|Add2~1\ = CARRY((\inst|cpu|E_src1\(0) & \inst|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(0),
	datab => \inst|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst|cpu|Add2~0_combout\,
	cout => \inst|cpu|Add2~1\);

-- Location: LCCOMB_X11_Y17_N16
\inst|cpu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~0_combout\ = (\inst|cpu|E_src1\(0) & ((GND) # (!\inst|cpu|E_src2\(0)))) # (!\inst|cpu|E_src1\(0) & (\inst|cpu|E_src2\(0) $ (GND)))
-- \inst|cpu|Add1~1\ = CARRY((\inst|cpu|E_src1\(0)) # (!\inst|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(0),
	datab => \inst|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst|cpu|Add1~0_combout\,
	cout => \inst|cpu|Add1~1\);

-- Location: LCCOMB_X11_Y17_N22
\inst|cpu|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~6_combout\ = (\inst|cpu|E_src2\(3) & ((\inst|cpu|E_src1\(3) & (!\inst|cpu|Add1~5\)) # (!\inst|cpu|E_src1\(3) & ((\inst|cpu|Add1~5\) # (GND))))) # (!\inst|cpu|E_src2\(3) & ((\inst|cpu|E_src1\(3) & (\inst|cpu|Add1~5\ & VCC)) # 
-- (!\inst|cpu|E_src1\(3) & (!\inst|cpu|Add1~5\))))
-- \inst|cpu|Add1~7\ = CARRY((\inst|cpu|E_src2\(3) & ((!\inst|cpu|Add1~5\) # (!\inst|cpu|E_src1\(3)))) # (!\inst|cpu|E_src2\(3) & (!\inst|cpu|E_src1\(3) & !\inst|cpu|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(3),
	datab => \inst|cpu|E_src1\(3),
	datad => VCC,
	cin => \inst|cpu|Add1~5\,
	combout => \inst|cpu|Add1~6_combout\,
	cout => \inst|cpu|Add1~7\);

-- Location: LCCOMB_X11_Y17_N24
\inst|cpu|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~8_combout\ = ((\inst|cpu|E_src1\(4) $ (\inst|cpu|E_src2\(4) $ (\inst|cpu|Add1~7\)))) # (GND)
-- \inst|cpu|Add1~9\ = CARRY((\inst|cpu|E_src1\(4) & ((!\inst|cpu|Add1~7\) # (!\inst|cpu|E_src2\(4)))) # (!\inst|cpu|E_src1\(4) & (!\inst|cpu|E_src2\(4) & !\inst|cpu|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(4),
	datab => \inst|cpu|E_src2\(4),
	datad => VCC,
	cin => \inst|cpu|Add1~7\,
	combout => \inst|cpu|Add1~8_combout\,
	cout => \inst|cpu|Add1~9\);

-- Location: LCCOMB_X12_Y17_N30
\inst|cpu|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~14_combout\ = (\inst|cpu|E_src1\(7) & ((\inst|cpu|E_src2\(7) & (\inst|cpu|Add2~13\ & VCC)) # (!\inst|cpu|E_src2\(7) & (!\inst|cpu|Add2~13\)))) # (!\inst|cpu|E_src1\(7) & ((\inst|cpu|E_src2\(7) & (!\inst|cpu|Add2~13\)) # 
-- (!\inst|cpu|E_src2\(7) & ((\inst|cpu|Add2~13\) # (GND)))))
-- \inst|cpu|Add2~15\ = CARRY((\inst|cpu|E_src1\(7) & (!\inst|cpu|E_src2\(7) & !\inst|cpu|Add2~13\)) # (!\inst|cpu|E_src1\(7) & ((!\inst|cpu|Add2~13\) # (!\inst|cpu|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(7),
	datab => \inst|cpu|E_src2\(7),
	datad => VCC,
	cin => \inst|cpu|Add2~13\,
	combout => \inst|cpu|Add2~14_combout\,
	cout => \inst|cpu|Add2~15\);

-- Location: LCCOMB_X12_Y16_N0
\inst|cpu|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~16_combout\ = ((\inst|cpu|E_src1\(8) $ (\inst|cpu|E_src2\(8) $ (!\inst|cpu|Add2~15\)))) # (GND)
-- \inst|cpu|Add2~17\ = CARRY((\inst|cpu|E_src1\(8) & ((\inst|cpu|E_src2\(8)) # (!\inst|cpu|Add2~15\))) # (!\inst|cpu|E_src1\(8) & (\inst|cpu|E_src2\(8) & !\inst|cpu|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(8),
	datab => \inst|cpu|E_src2\(8),
	datad => VCC,
	cin => \inst|cpu|Add2~15\,
	combout => \inst|cpu|Add2~16_combout\,
	cout => \inst|cpu|Add2~17\);

-- Location: LCCOMB_X11_Y16_N12
\inst|cpu|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~28_combout\ = ((\inst|cpu|E_src1\(14) $ (\inst|cpu|E_src2\(14) $ (\inst|cpu|Add1~27\)))) # (GND)
-- \inst|cpu|Add1~29\ = CARRY((\inst|cpu|E_src1\(14) & ((!\inst|cpu|Add1~27\) # (!\inst|cpu|E_src2\(14)))) # (!\inst|cpu|E_src1\(14) & (!\inst|cpu|E_src2\(14) & !\inst|cpu|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(14),
	datab => \inst|cpu|E_src2\(14),
	datad => VCC,
	cin => \inst|cpu|Add1~27\,
	combout => \inst|cpu|Add1~28_combout\,
	cout => \inst|cpu|Add1~29\);

-- Location: LCCOMB_X11_Y16_N14
\inst|cpu|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~30_combout\ = (\inst|cpu|E_src1\(15) & ((\inst|cpu|E_src2\(15) & (!\inst|cpu|Add1~29\)) # (!\inst|cpu|E_src2\(15) & (\inst|cpu|Add1~29\ & VCC)))) # (!\inst|cpu|E_src1\(15) & ((\inst|cpu|E_src2\(15) & ((\inst|cpu|Add1~29\) # (GND))) # 
-- (!\inst|cpu|E_src2\(15) & (!\inst|cpu|Add1~29\))))
-- \inst|cpu|Add1~31\ = CARRY((\inst|cpu|E_src1\(15) & (\inst|cpu|E_src2\(15) & !\inst|cpu|Add1~29\)) # (!\inst|cpu|E_src1\(15) & ((\inst|cpu|E_src2\(15)) # (!\inst|cpu|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(15),
	datab => \inst|cpu|E_src2\(15),
	datad => VCC,
	cin => \inst|cpu|Add1~29\,
	combout => \inst|cpu|Add1~30_combout\,
	cout => \inst|cpu|Add1~31\);

-- Location: LCCOMB_X12_Y16_N2
\inst|cpu|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~18_combout\ = (\inst|cpu|E_src2\(9) & ((\inst|cpu|E_src1\(9) & (\inst|cpu|Add2~17\ & VCC)) # (!\inst|cpu|E_src1\(9) & (!\inst|cpu|Add2~17\)))) # (!\inst|cpu|E_src2\(9) & ((\inst|cpu|E_src1\(9) & (!\inst|cpu|Add2~17\)) # 
-- (!\inst|cpu|E_src1\(9) & ((\inst|cpu|Add2~17\) # (GND)))))
-- \inst|cpu|Add2~19\ = CARRY((\inst|cpu|E_src2\(9) & (!\inst|cpu|E_src1\(9) & !\inst|cpu|Add2~17\)) # (!\inst|cpu|E_src2\(9) & ((!\inst|cpu|Add2~17\) # (!\inst|cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(9),
	datab => \inst|cpu|E_src1\(9),
	datad => VCC,
	cin => \inst|cpu|Add2~17\,
	combout => \inst|cpu|Add2~18_combout\,
	cout => \inst|cpu|Add2~19\);

-- Location: LCCOMB_X12_Y16_N18
\inst|cpu|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~34_combout\ = (\inst|cpu|E_src1\(17) & ((\inst|cpu|E_src2\(17) & (\inst|cpu|Add2~33\ & VCC)) # (!\inst|cpu|E_src2\(17) & (!\inst|cpu|Add2~33\)))) # (!\inst|cpu|E_src1\(17) & ((\inst|cpu|E_src2\(17) & (!\inst|cpu|Add2~33\)) # 
-- (!\inst|cpu|E_src2\(17) & ((\inst|cpu|Add2~33\) # (GND)))))
-- \inst|cpu|Add2~35\ = CARRY((\inst|cpu|E_src1\(17) & (!\inst|cpu|E_src2\(17) & !\inst|cpu|Add2~33\)) # (!\inst|cpu|E_src1\(17) & ((!\inst|cpu|Add2~33\) # (!\inst|cpu|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(17),
	datab => \inst|cpu|E_src2\(17),
	datad => VCC,
	cin => \inst|cpu|Add2~33\,
	combout => \inst|cpu|Add2~34_combout\,
	cout => \inst|cpu|Add2~35\);

-- Location: FF_X16_Y16_N11
\inst|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[12]~1_combout\,
	asdata => \inst|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(12));

-- Location: M9K_X13_Y18_N0
\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_cpu:cpu|sopc_2_cpu_register_bank_b_module:sopc_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_80g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y7_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X13_Y5_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X13_Y17_N0
\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_cpu:cpu|sopc_2_cpu_register_bank_a_module:sopc_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_70g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y20_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"15851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D",
	mem_init1 => X"0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D468A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6",
	mem_init0 => X"FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF3593912032680C7C13721FCF4436991DE86445BED9851582B5E23270B9CACE35D2D172070097CB2227A044562D2A908A47C0683D28C549188FC0500BA59A257626426F32438DB8350F9C428414B850C2037BA7946D0182189A620E98D1685680A9B2282196D4C0930B11FAD15525532F9",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_cpu:cpu|sopc_2_cpu_nios2_oci:the_sopc_2_cpu_nios2_oci|sopc_2_cpu_nios2_ocimem:the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram_module:sopc_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bd71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_en~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X23_Y10_N7
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~13_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(0));

-- Location: FF_X23_Y10_N11
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~17_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2));

-- Location: FF_X23_Y10_N13
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~19_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3));

-- Location: FF_X23_Y10_N21
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7));

-- Location: FF_X23_Y10_N27
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~33_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10));

-- Location: FF_X15_Y15_N15
\inst|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[1]~16_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(1));

-- Location: LCCOMB_X16_Y16_N10
\inst|cpu|F_pc[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[12]~1_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~28_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~28_combout\,
	datab => \inst|cpu|E_alu_sub~q\,
	datad => \inst|cpu|Add2~28_combout\,
	combout => \inst|cpu|F_pc[12]~1_combout\);

-- Location: FF_X20_Y14_N7
\inst|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[3]~3_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(3));

-- Location: FF_X14_Y15_N11
\inst|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \inst|cpu|E_src2\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_cnt\(0));

-- Location: FF_X14_Y15_N13
\inst|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \inst|cpu|E_src2\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_cnt\(1));

-- Location: M9K_X13_Y15_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X25_Y8_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X25_Y6_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X25_Y5_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y10_N6
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~13_combout\ = \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(0) $ (VCC)
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\ = CARRY(\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~13_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\);

-- Location: LCCOMB_X23_Y10_N10
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~17_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2) & ((GND) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\))) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2) & 
-- (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\ $ (GND)))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\ = CARRY((\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~17_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\);

-- Location: LCCOMB_X23_Y10_N12
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~19_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3) & (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\ & VCC)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3) & 
-- (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\ = CARRY((!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3) & !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[2]~18\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~19_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\);

-- Location: LCCOMB_X23_Y10_N20
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~27_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7) & (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\ & VCC)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7) & 
-- (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\ = CARRY((!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7) & !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~27_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\);

-- Location: LCCOMB_X23_Y10_N26
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~33_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10) & ((GND) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\))) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10) & 
-- (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\ $ (GND)))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\ = CARRY((\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~33_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\);

-- Location: LCCOMB_X15_Y15_N14
\inst|cpu|W_alu_result[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[1]~16_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[1]~16_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_arith_result[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[1]~16_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_arith_result[1]~4_combout\,
	combout => \inst|cpu|W_alu_result[1]~16_combout\);

-- Location: M9K_X13_Y22_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: FF_X17_Y8_N19
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: M9K_X13_Y14_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: FF_X12_Y18_N3
\inst|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[22]~10_combout\,
	asdata => \inst|cpu|D_iw\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(22));

-- Location: LCCOMB_X11_Y16_N20
\inst|cpu|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~36_combout\ = ((\inst|cpu|E_src1\(18) $ (\inst|cpu|E_src2\(18) $ (\inst|cpu|Add1~35\)))) # (GND)
-- \inst|cpu|Add1~37\ = CARRY((\inst|cpu|E_src1\(18) & ((!\inst|cpu|Add1~35\) # (!\inst|cpu|E_src2\(18)))) # (!\inst|cpu|E_src1\(18) & (!\inst|cpu|E_src2\(18) & !\inst|cpu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(18),
	datab => \inst|cpu|E_src2\(18),
	datad => VCC,
	cin => \inst|cpu|Add1~35\,
	combout => \inst|cpu|Add1~36_combout\,
	cout => \inst|cpu|Add1~37\);

-- Location: LCCOMB_X11_Y16_N26
\inst|cpu|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~42_combout\ = (\inst|cpu|E_src1\(21) & ((\inst|cpu|E_src2\(21) & (!\inst|cpu|Add1~41\)) # (!\inst|cpu|E_src2\(21) & (\inst|cpu|Add1~41\ & VCC)))) # (!\inst|cpu|E_src1\(21) & ((\inst|cpu|E_src2\(21) & ((\inst|cpu|Add1~41\) # (GND))) # 
-- (!\inst|cpu|E_src2\(21) & (!\inst|cpu|Add1~41\))))
-- \inst|cpu|Add1~43\ = CARRY((\inst|cpu|E_src1\(21) & (\inst|cpu|E_src2\(21) & !\inst|cpu|Add1~41\)) # (!\inst|cpu|E_src1\(21) & ((\inst|cpu|E_src2\(21)) # (!\inst|cpu|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(21),
	datab => \inst|cpu|E_src2\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~41\,
	combout => \inst|cpu|Add1~42_combout\,
	cout => \inst|cpu|Add1~43\);

-- Location: LCCOMB_X11_Y16_N28
\inst|cpu|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~44_combout\ = ((\inst|cpu|E_src2\(22) $ (\inst|cpu|E_src1\(22) $ (\inst|cpu|Add1~43\)))) # (GND)
-- \inst|cpu|Add1~45\ = CARRY((\inst|cpu|E_src2\(22) & (\inst|cpu|E_src1\(22) & !\inst|cpu|Add1~43\)) # (!\inst|cpu|E_src2\(22) & ((\inst|cpu|E_src1\(22)) # (!\inst|cpu|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(22),
	datab => \inst|cpu|E_src1\(22),
	datad => VCC,
	cin => \inst|cpu|Add1~43\,
	combout => \inst|cpu|Add1~44_combout\,
	cout => \inst|cpu|Add1~45\);

-- Location: LCCOMB_X11_Y15_N0
\inst|cpu|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~48_combout\ = ((\inst|cpu|E_src1\(24) $ (\inst|cpu|E_src2\(24) $ (\inst|cpu|Add1~47\)))) # (GND)
-- \inst|cpu|Add1~49\ = CARRY((\inst|cpu|E_src1\(24) & ((!\inst|cpu|Add1~47\) # (!\inst|cpu|E_src2\(24)))) # (!\inst|cpu|E_src1\(24) & (!\inst|cpu|E_src2\(24) & !\inst|cpu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(24),
	datab => \inst|cpu|E_src2\(24),
	datad => VCC,
	cin => \inst|cpu|Add1~47\,
	combout => \inst|cpu|Add1~48_combout\,
	cout => \inst|cpu|Add1~49\);

-- Location: LCCOMB_X11_Y15_N4
\inst|cpu|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~52_combout\ = ((\inst|cpu|E_src1\(26) $ (\inst|cpu|E_src2\(26) $ (\inst|cpu|Add1~51\)))) # (GND)
-- \inst|cpu|Add1~53\ = CARRY((\inst|cpu|E_src1\(26) & ((!\inst|cpu|Add1~51\) # (!\inst|cpu|E_src2\(26)))) # (!\inst|cpu|E_src1\(26) & (!\inst|cpu|E_src2\(26) & !\inst|cpu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(26),
	datab => \inst|cpu|E_src2\(26),
	datad => VCC,
	cin => \inst|cpu|Add1~51\,
	combout => \inst|cpu|Add1~52_combout\,
	cout => \inst|cpu|Add1~53\);

-- Location: LCCOMB_X11_Y15_N6
\inst|cpu|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~54_combout\ = (\inst|cpu|E_src1\(27) & ((\inst|cpu|E_src2\(27) & (!\inst|cpu|Add1~53\)) # (!\inst|cpu|E_src2\(27) & (\inst|cpu|Add1~53\ & VCC)))) # (!\inst|cpu|E_src1\(27) & ((\inst|cpu|E_src2\(27) & ((\inst|cpu|Add1~53\) # (GND))) # 
-- (!\inst|cpu|E_src2\(27) & (!\inst|cpu|Add1~53\))))
-- \inst|cpu|Add1~55\ = CARRY((\inst|cpu|E_src1\(27) & (\inst|cpu|E_src2\(27) & !\inst|cpu|Add1~53\)) # (!\inst|cpu|E_src1\(27) & ((\inst|cpu|E_src2\(27)) # (!\inst|cpu|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(27),
	datab => \inst|cpu|E_src2\(27),
	datad => VCC,
	cin => \inst|cpu|Add1~53\,
	combout => \inst|cpu|Add1~54_combout\,
	cout => \inst|cpu|Add1~55\);

-- Location: LCCOMB_X11_Y15_N8
\inst|cpu|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~56_combout\ = ((\inst|cpu|E_src1\(28) $ (\inst|cpu|E_src2\(28) $ (\inst|cpu|Add1~55\)))) # (GND)
-- \inst|cpu|Add1~57\ = CARRY((\inst|cpu|E_src1\(28) & ((!\inst|cpu|Add1~55\) # (!\inst|cpu|E_src2\(28)))) # (!\inst|cpu|E_src1\(28) & (!\inst|cpu|E_src2\(28) & !\inst|cpu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(28),
	datab => \inst|cpu|E_src2\(28),
	datad => VCC,
	cin => \inst|cpu|Add1~55\,
	combout => \inst|cpu|Add1~56_combout\,
	cout => \inst|cpu|Add1~57\);

-- Location: LCCOMB_X11_Y15_N10
\inst|cpu|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~58_combout\ = (\inst|cpu|E_src1\(29) & ((\inst|cpu|E_src2\(29) & (!\inst|cpu|Add1~57\)) # (!\inst|cpu|E_src2\(29) & (\inst|cpu|Add1~57\ & VCC)))) # (!\inst|cpu|E_src1\(29) & ((\inst|cpu|E_src2\(29) & ((\inst|cpu|Add1~57\) # (GND))) # 
-- (!\inst|cpu|E_src2\(29) & (!\inst|cpu|Add1~57\))))
-- \inst|cpu|Add1~59\ = CARRY((\inst|cpu|E_src1\(29) & (\inst|cpu|E_src2\(29) & !\inst|cpu|Add1~57\)) # (!\inst|cpu|E_src1\(29) & ((\inst|cpu|E_src2\(29)) # (!\inst|cpu|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(29),
	datab => \inst|cpu|E_src2\(29),
	datad => VCC,
	cin => \inst|cpu|Add1~57\,
	combout => \inst|cpu|Add1~58_combout\,
	cout => \inst|cpu|Add1~59\);

-- Location: LCCOMB_X11_Y15_N12
\inst|cpu|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~60_combout\ = ((\inst|cpu|E_src1\(30) $ (\inst|cpu|E_src2\(30) $ (\inst|cpu|Add1~59\)))) # (GND)
-- \inst|cpu|Add1~61\ = CARRY((\inst|cpu|E_src1\(30) & ((!\inst|cpu|Add1~59\) # (!\inst|cpu|E_src2\(30)))) # (!\inst|cpu|E_src1\(30) & (!\inst|cpu|E_src2\(30) & !\inst|cpu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(30),
	datab => \inst|cpu|E_src2\(30),
	datad => VCC,
	cin => \inst|cpu|Add1~59\,
	combout => \inst|cpu|Add1~60_combout\,
	cout => \inst|cpu|Add1~61\);

-- Location: LCCOMB_X11_Y15_N14
\inst|cpu|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~62_combout\ = (\inst|cpu|E_arith_src1\(31) & ((\inst|cpu|E_arith_src2\(31) & (!\inst|cpu|Add1~61\)) # (!\inst|cpu|E_arith_src2\(31) & (\inst|cpu|Add1~61\ & VCC)))) # (!\inst|cpu|E_arith_src1\(31) & ((\inst|cpu|E_arith_src2\(31) & 
-- ((\inst|cpu|Add1~61\) # (GND))) # (!\inst|cpu|E_arith_src2\(31) & (!\inst|cpu|Add1~61\))))
-- \inst|cpu|Add1~63\ = CARRY((\inst|cpu|E_arith_src1\(31) & (\inst|cpu|E_arith_src2\(31) & !\inst|cpu|Add1~61\)) # (!\inst|cpu|E_arith_src1\(31) & ((\inst|cpu|E_arith_src2\(31)) # (!\inst|cpu|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_src1\(31),
	datab => \inst|cpu|E_arith_src2\(31),
	datad => VCC,
	cin => \inst|cpu|Add1~61\,
	combout => \inst|cpu|Add1~62_combout\,
	cout => \inst|cpu|Add1~63\);

-- Location: LCCOMB_X12_Y16_N24
\inst|cpu|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~40_combout\ = ((\inst|cpu|E_src1\(20) $ (\inst|cpu|E_src2\(20) $ (!\inst|cpu|Add2~39\)))) # (GND)
-- \inst|cpu|Add2~41\ = CARRY((\inst|cpu|E_src1\(20) & ((\inst|cpu|E_src2\(20)) # (!\inst|cpu|Add2~39\))) # (!\inst|cpu|E_src1\(20) & (\inst|cpu|E_src2\(20) & !\inst|cpu|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(20),
	datab => \inst|cpu|E_src2\(20),
	datad => VCC,
	cin => \inst|cpu|Add2~39\,
	combout => \inst|cpu|Add2~40_combout\,
	cout => \inst|cpu|Add2~41\);

-- Location: LCCOMB_X12_Y16_N28
\inst|cpu|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~44_combout\ = ((\inst|cpu|E_src2\(22) $ (\inst|cpu|E_src1\(22) $ (!\inst|cpu|Add2~43\)))) # (GND)
-- \inst|cpu|Add2~45\ = CARRY((\inst|cpu|E_src2\(22) & ((\inst|cpu|E_src1\(22)) # (!\inst|cpu|Add2~43\))) # (!\inst|cpu|E_src2\(22) & (\inst|cpu|E_src1\(22) & !\inst|cpu|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(22),
	datab => \inst|cpu|E_src1\(22),
	datad => VCC,
	cin => \inst|cpu|Add2~43\,
	combout => \inst|cpu|Add2~44_combout\,
	cout => \inst|cpu|Add2~45\);

-- Location: LCCOMB_X12_Y16_N30
\inst|cpu|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~46_combout\ = (\inst|cpu|E_src2\(23) & ((\inst|cpu|E_src1\(23) & (\inst|cpu|Add2~45\ & VCC)) # (!\inst|cpu|E_src1\(23) & (!\inst|cpu|Add2~45\)))) # (!\inst|cpu|E_src2\(23) & ((\inst|cpu|E_src1\(23) & (!\inst|cpu|Add2~45\)) # 
-- (!\inst|cpu|E_src1\(23) & ((\inst|cpu|Add2~45\) # (GND)))))
-- \inst|cpu|Add2~47\ = CARRY((\inst|cpu|E_src2\(23) & (!\inst|cpu|E_src1\(23) & !\inst|cpu|Add2~45\)) # (!\inst|cpu|E_src2\(23) & ((!\inst|cpu|Add2~45\) # (!\inst|cpu|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(23),
	datab => \inst|cpu|E_src1\(23),
	datad => VCC,
	cin => \inst|cpu|Add2~45\,
	combout => \inst|cpu|Add2~46_combout\,
	cout => \inst|cpu|Add2~47\);

-- Location: LCCOMB_X12_Y15_N0
\inst|cpu|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~48_combout\ = ((\inst|cpu|E_src2\(24) $ (\inst|cpu|E_src1\(24) $ (!\inst|cpu|Add2~47\)))) # (GND)
-- \inst|cpu|Add2~49\ = CARRY((\inst|cpu|E_src2\(24) & ((\inst|cpu|E_src1\(24)) # (!\inst|cpu|Add2~47\))) # (!\inst|cpu|E_src2\(24) & (\inst|cpu|E_src1\(24) & !\inst|cpu|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(24),
	datab => \inst|cpu|E_src1\(24),
	datad => VCC,
	cin => \inst|cpu|Add2~47\,
	combout => \inst|cpu|Add2~48_combout\,
	cout => \inst|cpu|Add2~49\);

-- Location: LCCOMB_X12_Y15_N6
\inst|cpu|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~54_combout\ = (\inst|cpu|E_src2\(27) & ((\inst|cpu|E_src1\(27) & (\inst|cpu|Add2~53\ & VCC)) # (!\inst|cpu|E_src1\(27) & (!\inst|cpu|Add2~53\)))) # (!\inst|cpu|E_src2\(27) & ((\inst|cpu|E_src1\(27) & (!\inst|cpu|Add2~53\)) # 
-- (!\inst|cpu|E_src1\(27) & ((\inst|cpu|Add2~53\) # (GND)))))
-- \inst|cpu|Add2~55\ = CARRY((\inst|cpu|E_src2\(27) & (!\inst|cpu|E_src1\(27) & !\inst|cpu|Add2~53\)) # (!\inst|cpu|E_src2\(27) & ((!\inst|cpu|Add2~53\) # (!\inst|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(27),
	datab => \inst|cpu|E_src1\(27),
	datad => VCC,
	cin => \inst|cpu|Add2~53\,
	combout => \inst|cpu|Add2~54_combout\,
	cout => \inst|cpu|Add2~55\);

-- Location: LCCOMB_X12_Y15_N10
\inst|cpu|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~58_combout\ = (\inst|cpu|E_src1\(29) & ((\inst|cpu|E_src2\(29) & (\inst|cpu|Add2~57\ & VCC)) # (!\inst|cpu|E_src2\(29) & (!\inst|cpu|Add2~57\)))) # (!\inst|cpu|E_src1\(29) & ((\inst|cpu|E_src2\(29) & (!\inst|cpu|Add2~57\)) # 
-- (!\inst|cpu|E_src2\(29) & ((\inst|cpu|Add2~57\) # (GND)))))
-- \inst|cpu|Add2~59\ = CARRY((\inst|cpu|E_src1\(29) & (!\inst|cpu|E_src2\(29) & !\inst|cpu|Add2~57\)) # (!\inst|cpu|E_src1\(29) & ((!\inst|cpu|Add2~57\) # (!\inst|cpu|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(29),
	datab => \inst|cpu|E_src2\(29),
	datad => VCC,
	cin => \inst|cpu|Add2~57\,
	combout => \inst|cpu|Add2~58_combout\,
	cout => \inst|cpu|Add2~59\);

-- Location: LCCOMB_X12_Y15_N14
\inst|cpu|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~62_combout\ = (\inst|cpu|E_arith_src2\(31) & ((\inst|cpu|E_arith_src1\(31) & (\inst|cpu|Add2~61\ & VCC)) # (!\inst|cpu|E_arith_src1\(31) & (!\inst|cpu|Add2~61\)))) # (!\inst|cpu|E_arith_src2\(31) & ((\inst|cpu|E_arith_src1\(31) & 
-- (!\inst|cpu|Add2~61\)) # (!\inst|cpu|E_arith_src1\(31) & ((\inst|cpu|Add2~61\) # (GND)))))
-- \inst|cpu|Add2~63\ = CARRY((\inst|cpu|E_arith_src2\(31) & (!\inst|cpu|E_arith_src1\(31) & !\inst|cpu|Add2~61\)) # (!\inst|cpu|E_arith_src2\(31) & ((!\inst|cpu|Add2~61\) # (!\inst|cpu|E_arith_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_src2\(31),
	datab => \inst|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \inst|cpu|Add2~61\,
	combout => \inst|cpu|Add2~62_combout\,
	cout => \inst|cpu|Add2~63\);

-- Location: LCCOMB_X20_Y14_N6
\inst|cpu|av_ld_byte1_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[3]~3_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~88_combout\,
	combout => \inst|cpu|av_ld_byte1_data[3]~3_combout\);

-- Location: LCCOMB_X14_Y15_N10
\inst|cpu|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_cnt[0]~5_combout\ = \inst|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \inst|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\inst|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \inst|cpu|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X14_Y15_N12
\inst|cpu|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_cnt[1]~7_combout\ = (\inst|cpu|E_shift_rot_cnt\(1) & (\inst|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\inst|cpu|E_shift_rot_cnt\(1) & (!\inst|cpu|E_shift_rot_cnt[0]~6\))
-- \inst|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\inst|cpu|E_shift_rot_cnt\(1) & !\inst|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst|cpu|E_shift_rot_cnt[0]~6\,
	combout => \inst|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \inst|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X24_Y16_N25
\inst|botoes|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|readdata[2]~0_combout\,
	asdata => \inst|botoes|read_mux_out[2]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|readdata\(2));

-- Location: LCCOMB_X17_Y8_N18
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: FF_X16_Y21_N11
\inst|watchdog_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[0]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(0));

-- Location: FF_X16_Y21_N27
\inst|watchdog_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[8]~39_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(8));

-- Location: FF_X16_Y20_N7
\inst|watchdog_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[14]~51_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(14));

-- Location: FF_X16_Y20_N11
\inst|watchdog_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[16]~55_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(16));

-- Location: FF_X27_Y22_N7
\inst|timestamp_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[3]~38_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(3));

-- Location: FF_X27_Y22_N23
\inst|timestamp_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[11]~54_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(11));

-- Location: FF_X27_Y21_N23
\inst|timestamp_timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[27]~86_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(27));

-- Location: FF_X28_Y16_N31
\inst|sys_clk_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[15]~62_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(15));

-- Location: FF_X28_Y16_N27
\inst|sys_clk_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[13]~58_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(13));

-- Location: FF_X28_Y15_N13
\inst|sys_clk_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[22]~76_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(22));

-- Location: FF_X28_Y15_N31
\inst|sys_clk_timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[31]~94_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(31));

-- Location: LCCOMB_X14_Y8_N2
\inst|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \inst|jtag_uart|Add0~1\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|Add0~0_combout\,
	cout => \inst|jtag_uart|Add0~1\);

-- Location: LCCOMB_X14_Y8_N4
\inst|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~2_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst|jtag_uart|Add0~1\))
-- \inst|jtag_uart|Add0~3\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~1\,
	combout => \inst|jtag_uart|Add0~2_combout\,
	cout => \inst|jtag_uart|Add0~3\);

-- Location: LCCOMB_X14_Y8_N6
\inst|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~4_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart|Add0~3\ $ (GND)))
-- \inst|jtag_uart|Add0~5\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~3\,
	combout => \inst|jtag_uart|Add0~4_combout\,
	cout => \inst|jtag_uart|Add0~5\);

-- Location: LCCOMB_X14_Y8_N8
\inst|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~6_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst|jtag_uart|Add0~5\))
-- \inst|jtag_uart|Add0~7\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~5\,
	combout => \inst|jtag_uart|Add0~6_combout\,
	cout => \inst|jtag_uart|Add0~7\);

-- Location: LCCOMB_X14_Y8_N10
\inst|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~8_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart|Add0~7\ $ (GND)))
-- \inst|jtag_uart|Add0~9\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~7\,
	combout => \inst|jtag_uart|Add0~8_combout\,
	cout => \inst|jtag_uart|Add0~9\);

-- Location: LCCOMB_X14_Y8_N12
\inst|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~10_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart|Add0~9\)) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst|jtag_uart|Add0~9\ & VCC))
-- \inst|jtag_uart|Add0~11\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst|jtag_uart|Add0~9\,
	combout => \inst|jtag_uart|Add0~10_combout\,
	cout => \inst|jtag_uart|Add0~11\);

-- Location: LCCOMB_X14_Y8_N14
\inst|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~12_combout\ = !\inst|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|jtag_uart|Add0~11\,
	combout => \inst|jtag_uart|Add0~12_combout\);

-- Location: M9K_X13_Y8_N0
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sopc_2:inst|sopc_2_jtag_uart:jtag_uart|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst|jtag_uart|fifo_rd~1_combout\,
	portadatain => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y9_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X13_Y10_N0
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sopc_2:inst|sopc_2_jtag_uart:jtag_uart|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst|jtag_uart|r_val~0_combout\,
	ena2 => \inst|jtag_uart|fifo_wr~q\,
	clr0 => \inst|rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	portadatain => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: FF_X23_Y16_N1
\inst|botoes|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|readdata[1]~1_combout\,
	asdata => \inst|botoes|read_mux_out[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|readdata\(1));

-- Location: LCCOMB_X12_Y18_N2
\inst|cpu|E_src2[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[22]~10_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[22]~10_combout\);

-- Location: FF_X23_Y16_N19
\inst|botoes|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|readdata[3]~3_combout\,
	asdata => \inst|botoes|read_mux_out[3]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|readdata\(3));

-- Location: LCCOMB_X24_Y16_N24
\inst|botoes|readdata[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|readdata[2]~0_combout\ = (\inst|cpu|W_alu_result\(2) & ((\inst|botoes|edge_capture\(2)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|botoes|irq_mask\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|botoes|irq_mask\(2),
	datad => \inst|botoes|edge_capture\(2),
	combout => \inst|botoes|readdata[2]~0_combout\);

-- Location: LCCOMB_X16_Y21_N10
\inst|watchdog_timer|internal_counter[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[0]~23_combout\ = !\inst|watchdog_timer|internal_counter\(0)
-- \inst|watchdog_timer|internal_counter[0]~24\ = CARRY(!\inst|watchdog_timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(0),
	combout => \inst|watchdog_timer|internal_counter[0]~23_combout\,
	cout => \inst|watchdog_timer|internal_counter[0]~24\);

-- Location: LCCOMB_X16_Y21_N26
\inst|watchdog_timer|internal_counter[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[8]~39_combout\ = (\inst|watchdog_timer|internal_counter\(8) & (!\inst|watchdog_timer|internal_counter[7]~38\)) # (!\inst|watchdog_timer|internal_counter\(8) & ((\inst|watchdog_timer|internal_counter[7]~38\) # (GND)))
-- \inst|watchdog_timer|internal_counter[8]~40\ = CARRY((!\inst|watchdog_timer|internal_counter[7]~38\) # (!\inst|watchdog_timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(8),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[7]~38\,
	combout => \inst|watchdog_timer|internal_counter[8]~39_combout\,
	cout => \inst|watchdog_timer|internal_counter[8]~40\);

-- Location: LCCOMB_X16_Y20_N6
\inst|watchdog_timer|internal_counter[14]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[14]~51_combout\ = (\inst|watchdog_timer|internal_counter\(14) & (!\inst|watchdog_timer|internal_counter[13]~50\)) # (!\inst|watchdog_timer|internal_counter\(14) & ((\inst|watchdog_timer|internal_counter[13]~50\) # 
-- (GND)))
-- \inst|watchdog_timer|internal_counter[14]~52\ = CARRY((!\inst|watchdog_timer|internal_counter[13]~50\) # (!\inst|watchdog_timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(14),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[13]~50\,
	combout => \inst|watchdog_timer|internal_counter[14]~51_combout\,
	cout => \inst|watchdog_timer|internal_counter[14]~52\);

-- Location: LCCOMB_X16_Y20_N10
\inst|watchdog_timer|internal_counter[16]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[16]~55_combout\ = (\inst|watchdog_timer|internal_counter\(16) & ((GND) # (!\inst|watchdog_timer|internal_counter[15]~54\))) # (!\inst|watchdog_timer|internal_counter\(16) & 
-- (\inst|watchdog_timer|internal_counter[15]~54\ $ (GND)))
-- \inst|watchdog_timer|internal_counter[16]~56\ = CARRY((\inst|watchdog_timer|internal_counter\(16)) # (!\inst|watchdog_timer|internal_counter[15]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(16),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[15]~54\,
	combout => \inst|watchdog_timer|internal_counter[16]~55_combout\,
	cout => \inst|watchdog_timer|internal_counter[16]~56\);

-- Location: LCCOMB_X27_Y22_N6
\inst|timestamp_timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[3]~38_combout\ = (\inst|timestamp_timer|internal_counter\(3) & (\inst|timestamp_timer|internal_counter[2]~37\ $ (GND))) # (!\inst|timestamp_timer|internal_counter\(3) & (!\inst|timestamp_timer|internal_counter[2]~37\ 
-- & VCC))
-- \inst|timestamp_timer|internal_counter[3]~39\ = CARRY((\inst|timestamp_timer|internal_counter\(3) & !\inst|timestamp_timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(3),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[2]~37\,
	combout => \inst|timestamp_timer|internal_counter[3]~38_combout\,
	cout => \inst|timestamp_timer|internal_counter[3]~39\);

-- Location: LCCOMB_X27_Y22_N22
\inst|timestamp_timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[11]~54_combout\ = (\inst|timestamp_timer|internal_counter\(11) & (\inst|timestamp_timer|internal_counter[10]~53\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(11) & 
-- (!\inst|timestamp_timer|internal_counter[10]~53\))
-- \inst|timestamp_timer|internal_counter[11]~55\ = CARRY((!\inst|timestamp_timer|internal_counter\(11) & !\inst|timestamp_timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(11),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[10]~53\,
	combout => \inst|timestamp_timer|internal_counter[11]~54_combout\,
	cout => \inst|timestamp_timer|internal_counter[11]~55\);

-- Location: LCCOMB_X27_Y21_N22
\inst|timestamp_timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[27]~86_combout\ = (\inst|timestamp_timer|internal_counter\(27) & (\inst|timestamp_timer|internal_counter[26]~85\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(27) & 
-- (!\inst|timestamp_timer|internal_counter[26]~85\))
-- \inst|timestamp_timer|internal_counter[27]~87\ = CARRY((!\inst|timestamp_timer|internal_counter\(27) & !\inst|timestamp_timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(27),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[26]~85\,
	combout => \inst|timestamp_timer|internal_counter[27]~86_combout\,
	cout => \inst|timestamp_timer|internal_counter[27]~87\);

-- Location: LCCOMB_X28_Y16_N26
\inst|sys_clk_timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[13]~58_combout\ = (\inst|sys_clk_timer|internal_counter\(13) & (\inst|sys_clk_timer|internal_counter[12]~57\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(13) & (!\inst|sys_clk_timer|internal_counter[12]~57\))
-- \inst|sys_clk_timer|internal_counter[13]~59\ = CARRY((!\inst|sys_clk_timer|internal_counter\(13) & !\inst|sys_clk_timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(13),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[12]~57\,
	combout => \inst|sys_clk_timer|internal_counter[13]~58_combout\,
	cout => \inst|sys_clk_timer|internal_counter[13]~59\);

-- Location: LCCOMB_X28_Y16_N30
\inst|sys_clk_timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[15]~62_combout\ = (\inst|sys_clk_timer|internal_counter\(15) & (\inst|sys_clk_timer|internal_counter[14]~61\ $ (GND))) # (!\inst|sys_clk_timer|internal_counter\(15) & (!\inst|sys_clk_timer|internal_counter[14]~61\ & 
-- VCC))
-- \inst|sys_clk_timer|internal_counter[15]~63\ = CARRY((\inst|sys_clk_timer|internal_counter\(15) & !\inst|sys_clk_timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(15),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[14]~61\,
	combout => \inst|sys_clk_timer|internal_counter[15]~62_combout\,
	cout => \inst|sys_clk_timer|internal_counter[15]~63\);

-- Location: LCCOMB_X28_Y15_N12
\inst|sys_clk_timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[22]~76_combout\ = (\inst|sys_clk_timer|internal_counter\(22) & ((GND) # (!\inst|sys_clk_timer|internal_counter[21]~75\))) # (!\inst|sys_clk_timer|internal_counter\(22) & (\inst|sys_clk_timer|internal_counter[21]~75\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[22]~77\ = CARRY((\inst|sys_clk_timer|internal_counter\(22)) # (!\inst|sys_clk_timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(22),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[21]~75\,
	combout => \inst|sys_clk_timer|internal_counter[22]~76_combout\,
	cout => \inst|sys_clk_timer|internal_counter[22]~77\);

-- Location: LCCOMB_X28_Y15_N28
\inst|sys_clk_timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[30]~92_combout\ = (\inst|sys_clk_timer|internal_counter\(30) & ((GND) # (!\inst|sys_clk_timer|internal_counter[29]~91\))) # (!\inst|sys_clk_timer|internal_counter\(30) & (\inst|sys_clk_timer|internal_counter[29]~91\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[30]~93\ = CARRY((\inst|sys_clk_timer|internal_counter\(30)) # (!\inst|sys_clk_timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(30),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[29]~91\,
	combout => \inst|sys_clk_timer|internal_counter[30]~92_combout\,
	cout => \inst|sys_clk_timer|internal_counter[30]~93\);

-- Location: LCCOMB_X28_Y15_N30
\inst|sys_clk_timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[31]~94_combout\ = \inst|sys_clk_timer|internal_counter\(31) $ (!\inst|sys_clk_timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(31),
	cin => \inst|sys_clk_timer|internal_counter[30]~93\,
	combout => \inst|sys_clk_timer|internal_counter[31]~94_combout\);

-- Location: LCCOMB_X23_Y16_N0
\inst|botoes|readdata[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|readdata[1]~1_combout\ = (\inst|cpu|W_alu_result\(2) & ((\inst|botoes|edge_capture\(1)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|botoes|irq_mask\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|irq_mask\(1),
	datab => \inst|cpu|W_alu_result\(2),
	datad => \inst|botoes|edge_capture\(1),
	combout => \inst|botoes|readdata[1]~1_combout\);

-- Location: LCCOMB_X23_Y16_N18
\inst|botoes|readdata[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|readdata[3]~3_combout\ = (\inst|cpu|W_alu_result\(2) & (\inst|botoes|edge_capture\(3))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|botoes|irq_mask\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|botoes|edge_capture\(3),
	datad => \inst|botoes|irq_mask\(3),
	combout => \inst|botoes|readdata[3]~3_combout\);

-- Location: LCCOMB_X30_Y14_N0
\inst|uart|the_sopc_2_uart_rx|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~0_combout\ = \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(0) $ (VCC)
-- \inst|uart|the_sopc_2_uart_rx|Add0~1\ = CARRY(\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(0),
	datad => VCC,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~0_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~1\);

-- Location: LCCOMB_X30_Y14_N6
\inst|uart|the_sopc_2_uart_rx|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~6_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3) & (\inst|uart|the_sopc_2_uart_rx|Add0~5\ & VCC)) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3) & (!\inst|uart|the_sopc_2_uart_rx|Add0~5\))
-- \inst|uart|the_sopc_2_uart_rx|Add0~7\ = CARRY((!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3) & !\inst|uart|the_sopc_2_uart_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~5\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~6_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~7\);

-- Location: LCCOMB_X30_Y14_N8
\inst|uart|the_sopc_2_uart_rx|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~8_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4) & ((GND) # (!\inst|uart|the_sopc_2_uart_rx|Add0~7\))) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4) & (\inst|uart|the_sopc_2_uart_rx|Add0~7\ $ 
-- (GND)))
-- \inst|uart|the_sopc_2_uart_rx|Add0~9\ = CARRY((\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4)) # (!\inst|uart|the_sopc_2_uart_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~7\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~8_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~9\);

-- Location: LCCOMB_X30_Y14_N12
\inst|uart|the_sopc_2_uart_rx|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~12_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6) & ((GND) # (!\inst|uart|the_sopc_2_uart_rx|Add0~11\))) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6) & (\inst|uart|the_sopc_2_uart_rx|Add0~11\ 
-- $ (GND)))
-- \inst|uart|the_sopc_2_uart_rx|Add0~13\ = CARRY((\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6)) # (!\inst|uart|the_sopc_2_uart_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~11\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~12_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~13\);

-- Location: LCCOMB_X30_Y14_N14
\inst|uart|the_sopc_2_uart_rx|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~14_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7) & (\inst|uart|the_sopc_2_uart_rx|Add0~13\ & VCC)) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7) & (!\inst|uart|the_sopc_2_uart_rx|Add0~13\))
-- \inst|uart|the_sopc_2_uart_rx|Add0~15\ = CARRY((!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7) & !\inst|uart|the_sopc_2_uart_rx|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~13\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~14_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~15\);

-- Location: LCCOMB_X30_Y14_N20
\inst|uart|the_sopc_2_uart_rx|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~20_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10) & ((GND) # (!\inst|uart|the_sopc_2_uart_rx|Add0~19\))) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10) & 
-- (\inst|uart|the_sopc_2_uart_rx|Add0~19\ $ (GND)))
-- \inst|uart|the_sopc_2_uart_rx|Add0~21\ = CARRY((\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10)) # (!\inst|uart|the_sopc_2_uart_rx|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~19\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~20_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~21\);

-- Location: LCCOMB_X28_Y10_N8
\inst|timer_geral|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~3_combout\ = (\inst|timer_geral|internal_counter\(15) & (\inst|timer_geral|internal_counter\(14) & (!\inst|timer_geral|internal_counter\(13) & !\inst|timer_geral|internal_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(15),
	datab => \inst|timer_geral|internal_counter\(14),
	datac => \inst|timer_geral|internal_counter\(13),
	datad => \inst|timer_geral|internal_counter\(12),
	combout => \inst|timer_geral|Equal0~3_combout\);

-- Location: LCCOMB_X26_Y10_N30
\inst|timer_geral|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~6_combout\ = (!\inst|timer_geral|internal_counter\(21) & !\inst|timer_geral|internal_counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|internal_counter\(21),
	datad => \inst|timer_geral|internal_counter\(20),
	combout => \inst|timer_geral|Equal0~6_combout\);

-- Location: LCCOMB_X26_Y9_N10
\inst|timer_geral|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~8_combout\ = (!\inst|timer_geral|internal_counter\(25) & (!\inst|timer_geral|internal_counter\(27) & (!\inst|timer_geral|internal_counter\(26) & !\inst|timer_geral|internal_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(25),
	datab => \inst|timer_geral|internal_counter\(27),
	datac => \inst|timer_geral|internal_counter\(26),
	datad => \inst|timer_geral|internal_counter\(24),
	combout => \inst|timer_geral|Equal0~8_combout\);

-- Location: FF_X24_Y10_N1
\inst|spi|tx_holding_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(0));

-- Location: FF_X29_Y12_N9
\inst|spi|slowcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_slowcount[0]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(0));

-- Location: LCCOMB_X29_Y21_N30
\inst|spi|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Equal2~2_combout\ = (\inst|spi|Equal2~1_combout\ & \inst|spi|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|Equal2~1_combout\,
	datac => \inst|spi|Equal2~0_combout\,
	combout => \inst|spi|Equal2~2_combout\);

-- Location: FF_X27_Y14_N7
\inst|timer_geral|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[3]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(3));

-- Location: FF_X27_Y14_N31
\inst|timer_geral|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(11));

-- Location: FF_X27_Y12_N31
\inst|timer_geral|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(3));

-- Location: FF_X27_Y12_N13
\inst|timer_geral|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(11));

-- Location: FF_X30_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(1));

-- Location: FF_X28_Y12_N11
\inst|spi|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(2));

-- Location: LCCOMB_X29_Y12_N8
\inst|spi|p1_slowcount[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_slowcount[0]~0_combout\ = (\inst|spi|transmitting~q\ & !\inst|spi|slowcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|transmitting~q\,
	datac => \inst|spi|slowcount\(0),
	combout => \inst|spi|p1_slowcount[0]~0_combout\);

-- Location: FF_X15_Y18_N13
\inst|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(1));

-- Location: LCCOMB_X11_Y17_N4
\inst|cpu|E_logic_result[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[4]~2_combout\ = (\inst|cpu|E_src2\(4) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(4)))))) # (!\inst|cpu|E_src2\(4) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src1\(4)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|E_src2\(4),
	datad => \inst|cpu|E_src1\(4),
	combout => \inst|cpu|E_logic_result[4]~2_combout\);

-- Location: FF_X30_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(2));

-- Location: FF_X27_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X30_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(0)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X30_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~12_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~11_combout\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~11_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X12_Y7_N25
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: FF_X12_Y7_N3
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X12_Y7_N2
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: FF_X14_Y7_N21
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X12_Y7_N23
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X14_Y7_N6
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(1),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: FF_X23_Y11_N3
\inst|uart|the_sopc_2_uart_tx|do_load_shifter\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\);

-- Location: FF_X14_Y18_N11
\inst|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[6]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(6));

-- Location: LCCOMB_X11_Y17_N14
\inst|cpu|E_logic_result[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[13]~13_combout\ = (\inst|cpu|E_src2\(13) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(13) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(13) & ((\inst|cpu|E_src1\(13) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(13) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(13),
	datab => \inst|cpu|E_src1\(13),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[13]~13_combout\);

-- Location: LCCOMB_X15_Y15_N30
\inst|cpu|W_alu_result[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[13]~25_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[13]~13_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (!\inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_logic~q\,
	datac => \inst|cpu|E_alu_sub~q\,
	datad => \inst|cpu|E_logic_result[13]~13_combout\,
	combout => \inst|cpu|W_alu_result[13]~25_combout\);

-- Location: LCCOMB_X11_Y17_N10
\inst|cpu|E_logic_result[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[5]~15_combout\ = (\inst|cpu|E_src2\(5) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(5) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(5) & ((\inst|cpu|E_src1\(5) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(5) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(5),
	datab => \inst|cpu|E_src1\(5),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[5]~15_combout\);

-- Location: FF_X21_Y11_N13
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X16_Y13_N19
\inst|watchdog_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X16_Y13_N21
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X23_Y15_N18
\inst|cpu|av_ld_getting_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~0_combout\ = (\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & (!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- ((!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|rsp_xbar_mux_001|src_payload~10_combout\)))) # (!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|rsp_xbar_mux_001|src_payload~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu|av_ld_getting_data~0_combout\);

-- Location: LCCOMB_X22_Y15_N8
\inst|rsp_xbar_mux_001|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~2_combout\ = (\inst|porta_b_s1_translator|read_latency_shift_reg\(0)) # ((\inst|saida_c_s1_translator|read_latency_shift_reg\(0)) # ((\inst|entrada_c_s1_translator|read_latency_shift_reg\(0)) # 
-- (\inst|porta_a_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|entrada_c_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: FF_X16_Y12_N11
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: FF_X19_Y12_N25
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: FF_X15_Y11_N27
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X15_Y11_N4
\inst|cpu|av_ld_getting_data~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~2_combout\ = (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (!\inst|entrada_c_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|entrada_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu|av_ld_getting_data~2_combout\);

-- Location: FF_X21_Y12_N13
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: FF_X19_Y11_N23
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X19_Y11_N22
\inst|cpu|av_ld_getting_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~7_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- ((!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst|rsp_xbar_demux_002|src1_valid~combout\ & 
-- (((!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu|av_ld_getting_data~7_combout\);

-- Location: LCCOMB_X15_Y12_N30
\inst|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~2_combout\ = (!\inst|cpu|W_alu_result\(7) & !\inst|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|cpu|W_alu_result\(5),
	combout => \inst|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X21_Y12_N6
\inst|cmd_xbar_demux_001|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~2_combout\ = (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & !\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X20_Y9_N2
\inst|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~0_combout\ = (\inst|addr_router_001|Equal14~1_combout\ & (\inst|jtag_uart|av_waitrequest~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal14~1_combout\,
	datab => \inst|jtag_uart|av_waitrequest~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: FF_X16_Y13_N9
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X14_Y13_N14
\inst|addr_router_001|src_channel[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[0]~2_combout\ = (\inst|addr_router_001|Equal2~3_combout\ & (((\inst|cpu|W_alu_result\(6) & \inst|addr_router_001|Equal13~0_combout\)) # (!\inst|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|addr_router_001|Equal13~0_combout\,
	combout => \inst|addr_router_001|src_channel[0]~2_combout\);

-- Location: LCCOMB_X19_Y12_N30
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\inst|saida_c_s1_translator|wait_latency_counter\(1) & (\inst|cpu|W_alu_result\(8) & 
-- (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ (\inst|saida_c_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|saida_c_s1_translator|wait_latency_counter\(1),
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|saida_c_s1_translator|wait_latency_counter\(0),
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X17_Y12_N4
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\inst|cpu_data_master_translator|write_accepted~q\ & (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X23_Y12_N6
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\inst|cpu|W_alu_result\(8) & (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ 
-- (\inst|botoes_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datad => \inst|botoes_s1_translator|wait_latency_counter\(0),
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X23_Y12_N24
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst|addr_router_001|Equal10~2_combout\ & (!\inst|botoes_s1_translator|wait_latency_counter\(1) & (\inst|addr_router_001|Equal2~3_combout\ & 
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal10~2_combout\,
	datab => \inst|botoes_s1_translator|wait_latency_counter\(1),
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X15_Y12_N0
\inst|addr_router_001|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal8~0_combout\ = (\inst|cpu|W_alu_result\(7) & (!\inst|cpu|W_alu_result\(5) & !\inst|cpu|W_alu_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|cpu|W_alu_result\(13),
	combout => \inst|addr_router_001|Equal8~0_combout\);

-- Location: LCCOMB_X15_Y12_N2
\inst|addr_router_001|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal8~1_combout\ = (\inst|addr_router_001|Equal2~1_combout\ & (\inst|addr_router_001|Equal4~0_combout\ & (\inst|addr_router_001|Equal1~0_combout\ & \inst|addr_router_001|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~1_combout\,
	datab => \inst|addr_router_001|Equal4~0_combout\,
	datac => \inst|addr_router_001|Equal1~0_combout\,
	datad => \inst|addr_router_001|Equal8~0_combout\,
	combout => \inst|addr_router_001|Equal8~1_combout\);

-- Location: FF_X15_Y11_N11
\inst|entrada_c_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator|wait_latency_counter\(1));

-- Location: FF_X24_Y10_N29
\inst|spi|tx_holding_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(2));

-- Location: LCCOMB_X28_Y12_N10
\inst|spi|shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~4_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|tx_holding_reg\(2))) # (!\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|tx_holding_reg\(2),
	datab => \inst|spi|shift_reg\(3),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~4_combout\);

-- Location: LCCOMB_X16_Y11_N18
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & (\inst|cpu|d_read~q\ & \inst|botoes_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datac => \inst|cpu|d_read~q\,
	datad => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: FF_X14_Y20_N25
\inst|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_wr_dst_reg~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X12_Y20_N24
\inst|cpu|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wren~combout\ = ((\inst|cpu|W_valid~q\ & \inst|cpu|R_wr_dst_reg~q\)) # (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_valid~q\,
	datac => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \inst|cpu|R_wr_dst_reg~q\,
	combout => \inst|cpu|W_rf_wren~combout\);

-- Location: FF_X23_Y15_N25
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: FF_X23_Y15_N13
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[4]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y15_N16
\inst|cpu|F_iw[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[4]~18_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \inst|cpu|F_iw[4]~18_combout\);

-- Location: FF_X17_Y18_N13
\inst|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(1));

-- Location: FF_X20_Y10_N9
\inst|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[0]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(0));

-- Location: FF_X21_Y16_N3
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[3]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: FF_X21_Y16_N5
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y16_N6
\inst|cpu|F_iw[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[3]~21_combout\ = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst|cpu|F_iw[3]~21_combout\);

-- Location: FF_X21_Y11_N31
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X15_Y19_N12
\inst|cpu|D_ctrl_alu_force_xor~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_force_xor~5_combout\ = (\inst|cpu|D_iw\(5) & ((\inst|cpu|D_iw\(16) & ((!\inst|cpu|D_iw\(15)))) # (!\inst|cpu|D_iw\(16) & (\inst|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X15_Y19_N6
\inst|cpu|D_ctrl_alu_force_xor~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_force_xor~6_combout\ = (\inst|cpu|Equal2~0_combout\ & ((\inst|cpu|D_iw\(2)) # ((\inst|cpu|D_ctrl_alu_force_xor~5_combout\ & \inst|cpu|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_alu_force_xor~5_combout\,
	datab => \inst|cpu|Equal2~0_combout\,
	datac => \inst|cpu|Equal101~0_combout\,
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X16_Y15_N4
\inst|cpu|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~3_combout\ = (!\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (!\inst|cpu|D_iw\(3) & !\inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~3_combout\);

-- Location: LCCOMB_X15_Y18_N12
\inst|cpu|R_src2_lo[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[1]~2_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(7))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_lo~0_combout\,
	datab => \inst|cpu|D_iw\(7),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[1]~2_combout\);

-- Location: LCCOMB_X16_Y15_N6
\inst|cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_subtract~2_combout\ = (\inst|cpu|Equal2~1_combout\) # ((\inst|cpu|D_iw\(2) & ((\inst|cpu|Equal2~6_combout\))) # (!\inst|cpu|D_iw\(2) & (!\inst|cpu|D_ctrl_logic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|Equal2~1_combout\,
	datac => \inst|cpu|D_ctrl_logic~9_combout\,
	datad => \inst|cpu|Equal2~6_combout\,
	combout => \inst|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: FF_X28_Y20_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X28_Y20_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(1),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~15_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~14_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X28_Y18_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X27_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(0) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(0),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X12_Y7_N17
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: FF_X15_Y8_N31
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X12_Y7_N18
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X14_Y7_N12
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(1),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X12_Y7_N24
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X12_Y7_N7
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X14_Y7_N28
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X14_Y7_N20
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCCOMB_X12_Y7_N22
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: LCCOMB_X23_Y10_N0
\inst|uart|the_sopc_2_uart_tx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|Equal0~0_combout\ = (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2) & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3) & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1) & 
-- !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(2),
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(3),
	datac => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1),
	datad => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(0),
	combout => \inst|uart|the_sopc_2_uart_tx|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y11_N2
\inst|uart|the_sopc_2_uart_tx|do_load_shifter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|do_load_shifter~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|tx_ready~q\ & !\inst|uart|the_sopc_2_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\,
	datad => \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~0_combout\);

-- Location: LCCOMB_X14_Y18_N10
\inst|cpu|R_src2_lo[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[6]~8_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(12))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|cpu|R_src2_lo[6]~8_combout\);

-- Location: LCCOMB_X21_Y11_N12
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg~2_combout\) # ((\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|uart_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X16_Y13_N5
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X16_Y13_N4
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- (!\inst|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X16_Y13_N23
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X16_Y13_N20
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ = (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))))) # (!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\);

-- Location: FF_X17_Y11_N13
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X14_Y13_N8
\inst|addr_router_001|src_channel[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[0]~6_combout\ = (\inst|addr_router_001|Equal2~3_combout\ & ((\inst|addr_router_001|src_channel[0]~7_combout\) # ((\inst|cpu|W_alu_result\(6) & \inst|addr_router_001|Equal13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|src_channel[0]~7_combout\,
	datab => \inst|addr_router_001|Equal2~3_combout\,
	datac => \inst|cpu|W_alu_result\(6),
	datad => \inst|addr_router_001|Equal13~0_combout\,
	combout => \inst|addr_router_001|src_channel[0]~6_combout\);

-- Location: LCCOMB_X19_Y11_N26
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_001|src_data\(57) & 
-- (\inst|jtag_uart|av_waitrequest~q\ & \inst|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cmd_xbar_mux_001|src_data\(57),
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X19_Y11_N7
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y13_N28
\inst|cmd_xbar_demux|src2_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src2_valid~0_combout\ = (\inst|addr_router|Equal1~1_combout\ & ((\inst|cpu|F_pc\(2)) # (!\inst|addr_router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(2),
	datac => \inst|addr_router|Equal1~1_combout\,
	datad => \inst|addr_router|Equal2~2_combout\,
	combout => \inst|cmd_xbar_demux|src2_valid~0_combout\);

-- Location: LCCOMB_X15_Y13_N12
\inst|cmd_xbar_mux_002|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|WideOr1~2_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & (\inst|addr_router_001|Equal1~1_combout\ & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & !\inst|addr_router_001|src_channel[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datab => \inst|addr_router_001|Equal1~1_combout\,
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|addr_router_001|src_channel[0]~6_combout\,
	combout => \inst|cmd_xbar_mux_002|WideOr1~2_combout\);

-- Location: LCCOMB_X19_Y10_N14
\inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst|cpu_instruction_master_translator|uav_read~combout\ & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- \inst|cmd_xbar_mux_002|saved_grant\(1))))) # (!\inst|cpu_instruction_master_translator|uav_read~combout\ & (\inst|cpu_data_master_translator|uav_read~0_combout\ & ((\inst|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: FF_X15_Y14_N27
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X15_Y14_N26
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- (!\inst|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X16_Y12_N13
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X16_Y12_N12
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- (!\inst|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X16_Y12_N7
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X16_Y12_N10
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # 
-- (!\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))) # 
-- (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X19_Y12_N27
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X19_Y12_N26
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- (!\inst|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X19_Y12_N24
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # 
-- (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))) # 
-- (!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X15_Y11_N7
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X15_Y11_N6
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu_data_master_translator|write_accepted~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datab => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datac => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X15_Y11_N26
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ = (\inst|entrada_c_s1_translator|read_latency_shift_reg\(0) & (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst|entrada_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))) # 
-- (!\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|entrada_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\);

-- Location: FF_X21_Y12_N3
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X21_Y12_N2
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) 
-- # (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu_data_master_translator|write_accepted~q\ & ((\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X21_Y12_N12
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|botoes_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & ((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))))) # 
-- (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X21_Y12_N23
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X21_Y12_N22
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu_data_master_translator|write_accepted~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datab => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X19_Y10_N1
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X19_Y10_N0
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst|cpu_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X17_Y12_N12
\inst|sysid_control_slave_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_begintransfer~0_combout\ = (\inst|cpu_instruction_master_translator|uav_read~combout\ & ((\inst|cmd_xbar_mux_003|saved_grant\(0)) # ((\inst|cmd_xbar_mux_003|saved_grant\(1) & 
-- \inst|uart_s1_translator|av_begintransfer~0_combout\)))) # (!\inst|cpu_instruction_master_translator|uav_read~combout\ & (\inst|cmd_xbar_mux_003|saved_grant\(1) & (\inst|uart_s1_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datab => \inst|cmd_xbar_mux_003|saved_grant\(1),
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|cmd_xbar_mux_003|saved_grant\(0),
	combout => \inst|sysid_control_slave_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X14_Y14_N2
\inst|cpu|E_arith_result[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[17]~2_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~34_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~34_combout\,
	datac => \inst|cpu|Add1~34_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|E_arith_result[17]~2_combout\);

-- Location: LCCOMB_X17_Y19_N6
\inst|cpu|F_pc_no_crst_nxt[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[14]~2_combout\ = (!\inst|cpu|R_ctrl_break~q\ & (\inst|cpu|F_pc_plus_one[14]~28_combout\ & ((\inst|cpu|R_ctrl_exception~q\) # (!\inst|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_break~q\,
	datab => \inst|cpu|F_pc_sel_nxt~0_combout\,
	datac => \inst|cpu|F_pc_plus_one[14]~28_combout\,
	datad => \inst|cpu|R_ctrl_exception~q\,
	combout => \inst|cpu|F_pc_no_crst_nxt[14]~2_combout\);

-- Location: LCCOMB_X17_Y19_N12
\inst|cpu|F_pc_no_crst_nxt[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[9]~4_combout\ = (\inst|cpu|W_status_reg_pie_inst_nxt~0_combout\ & (((\inst|cpu|F_pc_plus_one[9]~18_combout\)))) # (!\inst|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu|F_pc_sel_nxt~0_combout\ & 
-- (\inst|cpu|E_arith_result[11]~0_combout\)) # (!\inst|cpu|F_pc_sel_nxt~0_combout\ & ((\inst|cpu|F_pc_plus_one[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu|F_pc_sel_nxt~0_combout\,
	datac => \inst|cpu|E_arith_result[11]~0_combout\,
	datad => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	combout => \inst|cpu|F_pc_no_crst_nxt[9]~4_combout\);

-- Location: FF_X17_Y12_N11
\inst|cmd_xbar_mux_003|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_003|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_003|packet_in_progress~q\);

-- Location: LCCOMB_X17_Y13_N22
\inst|cpu_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~0_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|addr_router|Equal1~1_combout\ & (\inst|cmd_xbar_mux|saved_grant\(0) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|addr_router|Equal1~1_combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst|cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X17_Y13_N24
\inst|cpu_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~1_combout\ = (!\inst|cpu|F_pc\(2) & (\inst|cpu|F_pc\(1) & (\inst|jtag_uart|av_waitrequest~q\ & \inst|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(2),
	datab => \inst|cpu|F_pc\(1),
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X17_Y13_N2
\inst|cpu_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~2_combout\ = (\inst|cpu_instruction_master_translator|read_accepted~0_combout\) # ((!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cpu_instruction_master_translator|read_accepted~1_combout\ & \inst|addr_router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_instruction_master_translator|read_accepted~1_combout\,
	datac => \inst|cpu_instruction_master_translator|read_accepted~0_combout\,
	datad => \inst|addr_router|Equal2~2_combout\,
	combout => \inst|cpu_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X20_Y13_N24
\inst|cpu_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~3_combout\ = (\inst|cpu_instruction_master_translator|read_accepted~2_combout\) # ((\inst|cmd_xbar_mux_002|saved_grant\(0) & (\inst|memoria_s1_translator|read_latency_shift_reg~2_combout\ & 
-- \inst|cmd_xbar_demux|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datab => \inst|cpu_instruction_master_translator|read_accepted~2_combout\,
	datac => \inst|memoria_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \inst|cmd_xbar_demux|src2_valid~0_combout\,
	combout => \inst|cpu_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X17_Y13_N4
\inst|cpu_instruction_master_translator|read_accepted~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~4_combout\ = (\inst|addr_router|Equal2~2_combout\ & (!\inst|cpu|F_pc\(1) & (\inst|cmd_xbar_mux_003|saved_grant\(0) & !\inst|cpu|F_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal2~2_combout\,
	datab => \inst|cpu|F_pc\(1),
	datac => \inst|cmd_xbar_mux_003|saved_grant\(0),
	datad => \inst|cpu|F_pc\(2),
	combout => \inst|cpu_instruction_master_translator|read_accepted~4_combout\);

-- Location: LCCOMB_X15_Y13_N24
\inst|cmd_xbar_demux_001|src2_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src2_valid~0_combout\ = (\inst|addr_router_001|Equal1~1_combout\ & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & !\inst|addr_router_001|src_channel[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|addr_router_001|Equal1~1_combout\,
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|addr_router_001|src_channel[0]~2_combout\,
	combout => \inst|cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: FF_X21_Y13_N3
\inst|cmd_xbar_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_002|arb|top_priority_reg\(0));

-- Location: FF_X15_Y13_N11
\inst|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: FF_X16_Y10_N9
\inst|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|packet_in_progress~q\);

-- Location: FF_X21_Y18_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X17_Y10_N4
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X16_Y13_N26
\inst|watchdog_timer_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~0_combout\ = (\inst|addr_router_001|Equal2~3_combout\ & (!\inst|cpu|W_alu_result\(8) & (\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- !\inst|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~3_combout\,
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst|cpu|W_alu_result\(6),
	combout => \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X16_Y13_N12
\inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst|uart_s1_translator|av_begintransfer~0_combout\ & (\inst|watchdog_timer_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- !\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datac => \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X16_Y13_N6
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- (!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X16_Y13_N8
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0)) # (!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X23_Y12_N28
\inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & (\inst|cpu|W_alu_result\(8) & (\inst|addr_router_001|Equal2~3_combout\ & 
-- \inst|addr_router_001|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|addr_router_001|Equal10~2_combout\,
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X15_Y11_N12
\inst|entrada_c_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|Add0~0_combout\ = \inst|entrada_c_s1_translator|wait_latency_counter\(1) $ (\inst|entrada_c_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator|wait_latency_counter\(1),
	datac => \inst|entrada_c_s1_translator|wait_latency_counter\(0),
	combout => \inst|entrada_c_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X15_Y11_N10
\inst|entrada_c_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|wait_latency_counter~3_combout\ = (\inst|entrada_c_s1_translator|Add0~0_combout\ & (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\inst|uart_s1_translator|wait_latency_counter~4_combout\ 
-- & !\inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator|Add0~0_combout\,
	datab => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datad => \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|entrada_c_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCCOMB_X15_Y11_N30
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst|addr_router_001|Equal11~0_combout\ & (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|addr_router_001|Equal10~1_combout\ & \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal11~0_combout\,
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|addr_router_001|Equal10~1_combout\,
	datad => \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: FF_X17_Y14_N29
\inst|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[0]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X17_Y14_N30
\inst|cpu|W_rf_wr_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[0]~7_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & ((\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(0)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(0),
	datab => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datac => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|W_control_rd_data\(0),
	combout => \inst|cpu|W_rf_wr_data[0]~7_combout\);

-- Location: FF_X17_Y14_N27
\inst|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[3]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(3));

-- Location: FF_X17_Y18_N31
\inst|cpu|W_control_rd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[4]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(4));

-- Location: LCCOMB_X16_Y15_N16
\inst|cpu|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~10_combout\ = (!\inst|cpu|D_iw\(4) & (\inst|cpu|D_iw\(0) & (!\inst|cpu|D_iw\(3) & !\inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~10_combout\);

-- Location: LCCOMB_X16_Y19_N22
\inst|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\inst|cpu|D_iw\(14) & (\inst|cpu|D_iw\(13) & ((\inst|cpu|D_iw\(11)) # (!\inst|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X16_Y19_N16
\inst|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\inst|cpu|D_iw\(16) & (!\inst|cpu|D_iw\(15) & \inst|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|Equal2~5_combout\,
	combout => \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X14_Y20_N30
\inst|cpu|D_wr_dst_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_wr_dst_reg~2_combout\ = (\inst|cpu|D_dst_regnum[0]~5_combout\) # ((\inst|cpu|D_dst_regnum[1]~3_combout\) # ((\inst|cpu|D_dst_regnum[2]~4_combout\) # (\inst|cpu|D_dst_regnum[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[0]~5_combout\,
	datab => \inst|cpu|D_dst_regnum[1]~3_combout\,
	datac => \inst|cpu|D_dst_regnum[2]~4_combout\,
	datad => \inst|cpu|D_dst_regnum[3]~6_combout\,
	combout => \inst|cpu|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X14_Y20_N24
\inst|cpu|D_wr_dst_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_wr_dst_reg~3_combout\ = (!\inst|cpu|R_ctrl_br_nxt~0_combout\ & (\inst|cpu|D_wr_dst_reg~4_combout\ & ((\inst|cpu|D_wr_dst_reg~2_combout\) # (\inst|cpu|D_dst_regnum[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_wr_dst_reg~2_combout\,
	datab => \inst|cpu|D_dst_regnum[4]~1_combout\,
	datac => \inst|cpu|R_ctrl_br_nxt~0_combout\,
	datad => \inst|cpu|D_wr_dst_reg~4_combout\,
	combout => \inst|cpu|D_wr_dst_reg~3_combout\);

-- Location: LCCOMB_X10_Y14_N24
\inst|cpu|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_stall~1_combout\ = (\inst|cpu|E_shift_rot_cnt\(2)) # ((\inst|cpu|E_shift_rot_cnt\(0)) # ((\inst|cpu|E_new_inst~q\) # (\inst|cpu|E_shift_rot_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_cnt\(2),
	datab => \inst|cpu|E_shift_rot_cnt\(0),
	datac => \inst|cpu|E_new_inst~q\,
	datad => \inst|cpu|E_shift_rot_cnt\(1),
	combout => \inst|cpu|E_stall~1_combout\);

-- Location: FF_X15_Y14_N23
\inst|porta_b_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator|av_readdata_pre[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(2));

-- Location: FF_X22_Y14_N23
\inst|saida_c_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(2));

-- Location: FF_X24_Y16_N29
\inst|botoes_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|av_readdata_pre[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|av_readdata_pre\(2));

-- Location: FF_X24_Y14_N1
\inst|spi_spi_control_port_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y14_N0
\inst|rsp_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~17_combout\ = (\inst|botoes_s1_translator|read_latency_shift_reg\(0) & ((\inst|botoes_s1_translator|av_readdata_pre\(2)) # ((\inst|spi_spi_control_port_translator|av_readdata_pre\(2) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & (((\inst|spi_spi_control_port_translator|av_readdata_pre\(2) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|botoes_s1_translator|av_readdata_pre\(2),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(2),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: FF_X24_Y15_N31
\inst|sys_clk_timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(2));

-- Location: FF_X24_Y15_N19
\inst|timestamp_timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y15_N18
\inst|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~18_combout\ = (\inst|sys_clk_timer_s1_translator|av_readdata_pre\(2) & ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator|av_readdata_pre\(2))))) # (!\inst|sys_clk_timer_s1_translator|av_readdata_pre\(2) & (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(2),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(2),
	datad => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: FF_X21_Y14_N25
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X21_Y14_N24
\inst|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~19_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \inst|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: FF_X24_Y14_N11
\inst|timer_geral_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y14_N10
\inst|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~21_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & \inst|timer_geral_s1_translator|av_readdata_pre\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(2),
	combout => \inst|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X24_Y14_N12
\inst|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~22_combout\ = (\inst|rsp_xbar_mux_001|src_payload~21_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~18_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~19_combout\) # (\inst|rsp_xbar_mux_001|src_payload~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~21_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~18_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~19_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~17_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X20_Y16_N30
\inst|cpu|F_iw[22]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[22]~24_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \inst|cpu|F_iw[22]~24_combout\);

-- Location: LCCOMB_X20_Y16_N10
\inst|cpu|F_iw[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[22]~26_combout\ = (\inst|cpu|F_iw[22]~24_combout\) # ((\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|cpu|F_iw[22]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|cpu|F_iw[22]~25_combout\,
	datac => \inst|cpu|F_iw[22]~24_combout\,
	datad => \inst|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst|cpu|F_iw[22]~26_combout\);

-- Location: FF_X20_Y11_N13
\inst|sys_clk_timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(10));

-- Location: FF_X20_Y11_N31
\inst|spi_spi_control_port_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y11_N30
\inst|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~24_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(10)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(10))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\inst|spi_spi_control_port_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(10),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(10),
	combout => \inst|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X24_Y17_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(4));

-- Location: LCCOMB_X23_Y15_N12
\inst|jtag_uart|av_readdata[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[4]~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	datac => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[4]~0_combout\);

-- Location: LCCOMB_X20_Y13_N10
\inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ = (\inst|cmd_xbar_mux_002|WideOr1~combout\ & (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cpu_data_master_translator|uav_write~0_combout\ & \inst|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|WideOr1~combout\,
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\);

-- Location: LCCOMB_X19_Y16_N2
\inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\ = (\inst|cmd_xbar_mux_002|src_data\(51) & \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|src_data\(51),
	datac => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	combout => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\);

-- Location: LCCOMB_X19_Y16_N30
\inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0) = (!\inst|cmd_xbar_mux_002|src_data\(51) & \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|src_data\(51),
	datac => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	combout => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: FF_X15_Y17_N21
\inst|cpu|W_ienable_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[5]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(5));

-- Location: FF_X23_Y16_N31
\inst|botoes|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|edge_capture~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|edge_capture\(1));

-- Location: FF_X24_Y16_N9
\inst|botoes|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|edge_capture~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|edge_capture\(2));

-- Location: FF_X24_Y17_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[4]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(4));

-- Location: FF_X23_Y18_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[2]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(2));

-- Location: FF_X17_Y22_N31
\inst|porta_b|irq_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(0));

-- Location: LCCOMB_X17_Y22_N30
\inst|porta_b|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|WideOr0~0_combout\ = (\porta_b[0]~input_o\ & ((\inst|porta_b|irq_mask\(0)) # ((\porta_b[1]~input_o\ & \inst|porta_b|irq_mask\(1))))) # (!\porta_b[0]~input_o\ & (\porta_b[1]~input_o\ & ((\inst|porta_b|irq_mask\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \porta_b[0]~input_o\,
	datab => \porta_b[1]~input_o\,
	datac => \inst|porta_b|irq_mask\(0),
	datad => \inst|porta_b|irq_mask\(1),
	combout => \inst|porta_b|WideOr0~0_combout\);

-- Location: FF_X17_Y22_N27
\inst|porta_b|irq_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(2));

-- Location: FF_X17_Y22_N29
\inst|porta_b|irq_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(3));

-- Location: LCCOMB_X17_Y22_N26
\inst|porta_b|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|WideOr0~1_combout\ = (\porta_b[3]~input_o\ & ((\inst|porta_b|irq_mask\(3)) # ((\inst|porta_b|irq_mask\(2) & \porta_b[2]~input_o\)))) # (!\porta_b[3]~input_o\ & (((\inst|porta_b|irq_mask\(2) & \porta_b[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \porta_b[3]~input_o\,
	datab => \inst|porta_b|irq_mask\(3),
	datac => \inst|porta_b|irq_mask\(2),
	datad => \porta_b[2]~input_o\,
	combout => \inst|porta_b|WideOr0~1_combout\);

-- Location: FF_X17_Y22_N23
\inst|porta_b|irq_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(4));

-- Location: FF_X17_Y22_N1
\inst|porta_b|irq_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(5));

-- Location: LCCOMB_X17_Y22_N22
\inst|porta_b|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|WideOr0~2_combout\ = (\porta_b[4]~input_o\ & ((\inst|porta_b|irq_mask\(4)) # ((\porta_b[5]~input_o\ & \inst|porta_b|irq_mask\(5))))) # (!\porta_b[4]~input_o\ & (\porta_b[5]~input_o\ & ((\inst|porta_b|irq_mask\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \porta_b[4]~input_o\,
	datab => \porta_b[5]~input_o\,
	datac => \inst|porta_b|irq_mask\(4),
	datad => \inst|porta_b|irq_mask\(5),
	combout => \inst|porta_b|WideOr0~2_combout\);

-- Location: FF_X17_Y22_N11
\inst|porta_b|irq_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(6));

-- Location: LCCOMB_X17_Y22_N20
\inst|porta_b|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|WideOr0~3_combout\ = (\porta_b[7]~input_o\ & ((\inst|porta_b|irq_mask\(7)) # ((\porta_b[6]~input_o\ & \inst|porta_b|irq_mask\(6))))) # (!\porta_b[7]~input_o\ & (\porta_b[6]~input_o\ & ((\inst|porta_b|irq_mask\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \porta_b[7]~input_o\,
	datab => \porta_b[6]~input_o\,
	datac => \inst|porta_b|irq_mask\(7),
	datad => \inst|porta_b|irq_mask\(6),
	combout => \inst|porta_b|WideOr0~3_combout\);

-- Location: LCCOMB_X17_Y22_N6
\inst|porta_b|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|WideOr0~4_combout\ = (\inst|porta_b|WideOr0~0_combout\) # ((\inst|porta_b|WideOr0~3_combout\) # ((\inst|porta_b|WideOr0~2_combout\) # (\inst|porta_b|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|WideOr0~0_combout\,
	datab => \inst|porta_b|WideOr0~3_combout\,
	datac => \inst|porta_b|WideOr0~2_combout\,
	datad => \inst|porta_b|WideOr0~1_combout\,
	combout => \inst|porta_b|WideOr0~4_combout\);

-- Location: FF_X23_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[1]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X17_Y18_N12
\inst|cpu|W_ipending_reg_nxt[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt\(1) = (\inst|cpu|W_ienable_reg\(1) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(1) & \inst|porta_b|WideOr0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(1),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(1),
	datad => \inst|porta_b|WideOr0~4_combout\,
	combout => \inst|cpu|W_ipending_reg_nxt\(1));

-- Location: FF_X16_Y18_N29
\inst|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|E_src1\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(0));

-- Location: FF_X20_Y11_N5
\inst|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|pause_irq~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|pause_irq~q\);

-- Location: FF_X14_Y8_N17
\inst|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|LessThan1~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_AF~q\);

-- Location: LCCOMB_X20_Y11_N14
\inst|jtag_uart|av_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[8]~1_combout\ = (\inst|jtag_uart|ien_AF~q\ & ((\inst|jtag_uart|fifo_AF~q\) # (\inst|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_AF~q\,
	datac => \inst|jtag_uart|pause_irq~q\,
	datad => \inst|jtag_uart|ien_AF~q\,
	combout => \inst|jtag_uart|av_readdata[8]~1_combout\);

-- Location: LCCOMB_X20_Y10_N8
\inst|cpu|W_ipending_reg_nxt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[0]~6_combout\ = (\inst|cpu|W_ienable_reg\(0) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(0) & ((\inst|jtag_uart|av_readdata[8]~1_combout\) # (\inst|jtag_uart|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(0),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst|jtag_uart|av_readdata[8]~1_combout\,
	datad => \inst|jtag_uart|av_readdata\(9),
	combout => \inst|cpu|W_ipending_reg_nxt[0]~6_combout\);

-- Location: FF_X16_Y18_N23
\inst|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_estatus_reg~q\);

-- Location: FF_X16_Y18_N27
\inst|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_bstatus_reg~q\);

-- Location: FF_X22_Y18_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X21_Y16_N2
\inst|jtag_uart|av_readdata[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[3]~2_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|read_0~q\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \inst|jtag_uart|av_readdata[3]~2_combout\);

-- Location: FF_X22_Y18_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(3));

-- Location: LCCOMB_X21_Y11_N30
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\) # 
-- ((\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X20_Y10_N21
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X22_Y13_N12
\inst|cpu|F_iw[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[0]~38_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \inst|cpu|F_iw[0]~38_combout\);

-- Location: LCCOMB_X21_Y14_N10
\inst|cpu|F_iw[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[2]~42_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \inst|cpu|F_iw[2]~42_combout\);

-- Location: LCCOMB_X21_Y14_N12
\inst|cpu|F_iw[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[2]~43_combout\ = (\inst|cpu|F_iw[2]~42_combout\) # ((\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu|F_iw[2]~23_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[2]~42_combout\,
	datab => \inst|cpu|F_iw[2]~23_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst|cpu|F_iw[2]~43_combout\);

-- Location: FF_X24_Y15_N1
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: FF_X20_Y10_N25
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[5]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y15_N14
\inst|cpu|F_iw[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[5]~52_combout\ = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))) # (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst|cpu|F_iw[5]~52_combout\);

-- Location: LCCOMB_X22_Y17_N12
\inst|cpu|F_iw[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[14]~54_combout\ = (\inst|rsp_xbar_demux_002|src0_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a46\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a46\,
	combout => \inst|cpu|F_iw[14]~54_combout\);

-- Location: FF_X21_Y10_N5
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X21_Y10_N30
\inst|cpu|F_iw[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[15]~59_combout\ = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \inst|cpu|F_iw[15]~59_combout\);

-- Location: FF_X20_Y11_N15
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[8]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X16_Y19_N2
\inst|cpu|Equal2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~12_combout\ = (!\inst|cpu|D_iw\(5) & (!\inst|cpu|D_iw\(2) & \inst|cpu|Equal2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|Equal2~10_combout\,
	combout => \inst|cpu|Equal2~12_combout\);

-- Location: LCCOMB_X16_Y19_N4
\inst|cpu|D_ctrl_force_src2_zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_force_src2_zero~0_combout\ = (\inst|cpu|D_iw\(15) & ((\inst|cpu|D_iw\(13) & ((!\inst|cpu|D_iw\(14)))) # (!\inst|cpu|D_iw\(13) & (!\inst|cpu|D_iw\(16))))) # (!\inst|cpu|D_iw\(15) & (!\inst|cpu|D_iw\(16) & ((\inst|cpu|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_iw\(13),
	combout => \inst|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X16_Y19_N30
\inst|cpu|D_ctrl_force_src2_zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_force_src2_zero~1_combout\ = (\inst|cpu|D_ctrl_force_src2_zero~0_combout\ & ((\inst|cpu|D_iw\(16)) # (\inst|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X16_Y19_N0
\inst|cpu|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_force_src2_zero~2_combout\ = (\inst|cpu|Equal2~12_combout\) # ((!\inst|cpu|D_iw\(12) & (\inst|cpu|Equal2~5_combout\ & \inst|cpu|D_ctrl_force_src2_zero~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|Equal2~5_combout\,
	datac => \inst|cpu|D_ctrl_force_src2_zero~1_combout\,
	datad => \inst|cpu|Equal2~12_combout\,
	combout => \inst|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X21_Y14_N30
\inst|cpu|F_iw[9]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[9]~70_combout\ = (\inst|rsp_xbar_demux_002|src0_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a41\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a41\,
	datad => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst|cpu|F_iw[9]~70_combout\);

-- Location: FF_X21_Y14_N17
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X21_Y14_N18
\inst|cpu|F_iw[9]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[9]~71_combout\ = (\inst|cpu|F_iw[9]~70_combout\) # ((\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & \inst|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[9]~70_combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst|cpu|F_iw[9]~71_combout\);

-- Location: FF_X29_Y19_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X29_Y19_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: FF_X28_Y18_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X28_Y20_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(1),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X21_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X21_Y18_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_en\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_en~combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~q\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_en~combout\);

-- Location: FF_X20_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X21_Y18_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: FF_X12_Y7_N9
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X12_Y7_N10
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(0),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X12_Y7_N16
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCCOMB_X15_Y8_N30
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X12_Y7_N6
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X24_Y14_N5
\inst|botoes_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|av_readdata_pre\(1));

-- Location: FF_X24_Y14_N3
\inst|spi_spi_control_port_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y14_N2
\inst|rsp_xbar_mux_001|src_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~6_combout\ = (\inst|botoes_s1_translator|read_latency_shift_reg\(0) & ((\inst|botoes_s1_translator|av_readdata_pre\(1)) # ((\inst|spi_spi_control_port_translator|av_readdata_pre\(1) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & (((\inst|spi_spi_control_port_translator|av_readdata_pre\(1) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|botoes_s1_translator|av_readdata_pre\(1),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(1),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~6_combout\);

-- Location: FF_X20_Y10_N13
\inst|sys_clk_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(1));

-- Location: FF_X20_Y10_N31
\inst|timestamp_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X20_Y10_N30
\inst|rsp_xbar_mux_001|src_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~7_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(1)) # ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre\(1))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(1),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~7_combout\);

-- Location: LCCOMB_X20_Y10_N20
\inst|rsp_xbar_mux_001|src_data[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~8_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~8_combout\);

-- Location: FF_X17_Y11_N7
\inst|timer_geral_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(1));

-- Location: FF_X17_Y11_N25
\inst|watchdog_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X17_Y11_N6
\inst|rsp_xbar_mux_001|src_data[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~9_combout\ = (\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|watchdog_timer_s1_translator|av_readdata_pre\(1)) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_geral_s1_translator|av_readdata_pre\(1))))) # (!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(1),
	datad => \inst|watchdog_timer_s1_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~9_combout\);

-- Location: LCCOMB_X20_Y10_N16
\inst|rsp_xbar_mux_001|src_data[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~10_combout\ = (\inst|rsp_xbar_mux_001|src_data[1]~20_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~6_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~7_combout\) # (\inst|rsp_xbar_mux_001|src_data[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[1]~20_combout\,
	datab => \inst|rsp_xbar_mux_001|src_data[1]~6_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[1]~7_combout\,
	datad => \inst|rsp_xbar_mux_001|src_data[1]~8_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[1]~10_combout\);

-- Location: FF_X27_Y15_N9
\inst|sys_clk_timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(9));

-- Location: FF_X26_Y14_N7
\inst|timestamp_timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X26_Y14_N6
\inst|rsp_xbar_mux_001|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(9)) # ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(9) & 
-- \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|av_readdata_pre\(9) & 
-- ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(9),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(9),
	datad => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: LCCOMB_X21_Y14_N16
\inst|rsp_xbar_mux_001|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: FF_X21_Y14_N23
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X21_Y16_N30
\inst|cpu|F_iw[19]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[19]~79_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst|cpu|F_iw[19]~79_combout\);

-- Location: LCCOMB_X20_Y17_N28
\inst|cpu|F_iw[18]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[18]~82_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[18]~82_combout\);

-- Location: LCCOMB_X20_Y17_N16
\inst|cpu|F_iw[18]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[18]~84_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu|F_iw[18]~82_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|cpu|F_iw[18]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|cpu|F_iw[18]~83_combout\,
	datac => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datad => \inst|cpu|F_iw[18]~82_combout\,
	combout => \inst|cpu|F_iw[18]~84_combout\);

-- Location: LCCOMB_X19_Y11_N30
\inst|cpu|F_iw[17]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[17]~86_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[17]~86_combout\);

-- Location: FF_X22_Y13_N11
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X22_Y13_N10
\inst|cpu|F_iw[17]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[17]~87_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[17]~87_combout\);

-- Location: LCCOMB_X16_Y13_N22
\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|watchdog_timer_s1_translator|read_latency_shift_reg~5_combout\) # 
-- ((\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~5_combout\,
	combout => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X17_Y11_N18
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X17_Y11_N12
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\) # 
-- ((!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X17_Y10_N6
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X19_Y11_N6
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X16_Y12_N6
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # ((!\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datac => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X20_Y9_N10
\inst|cmd_xbar_mux_001|src_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_valid~1_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & \inst|addr_router_001|Equal14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|addr_router_001|Equal14~1_combout\,
	combout => \inst|cmd_xbar_mux_001|src_valid~1_combout\);

-- Location: FF_X14_Y19_N13
\inst|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_compare_op\(1));

-- Location: LCCOMB_X11_Y15_N20
\inst|cpu|E_logic_result[29]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[29]~20_combout\ = (\inst|cpu|E_src2\(29) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(29)))))) # (!\inst|cpu|E_src2\(29) & ((\inst|cpu|E_src1\(29) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(29) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|E_src2\(29),
	datac => \inst|cpu|E_src1\(29),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[29]~20_combout\);

-- Location: LCCOMB_X11_Y15_N24
\inst|cpu|E_logic_result[27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[27]~22_combout\ = (\inst|cpu|E_src1\(27) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(27) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(27) & ((\inst|cpu|E_src2\(27) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(27) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(27),
	datab => \inst|cpu|E_src2\(27),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[27]~22_combout\);

-- Location: LCCOMB_X11_Y15_N28
\inst|cpu|Equal122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~6_combout\ = (!\inst|cpu|E_logic_result[26]~23_combout\ & (!\inst|cpu|E_logic_result[27]~22_combout\ & (!\inst|cpu|E_logic_result[28]~21_combout\ & !\inst|cpu|E_logic_result[29]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[26]~23_combout\,
	datab => \inst|cpu|E_logic_result[27]~22_combout\,
	datac => \inst|cpu|E_logic_result[28]~21_combout\,
	datad => \inst|cpu|E_logic_result[29]~20_combout\,
	combout => \inst|cpu|Equal122~6_combout\);

-- Location: LCCOMB_X11_Y14_N30
\inst|cpu|E_logic_result[25]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[25]~24_combout\ = (\inst|cpu|E_src1\(25) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(25) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(25) & ((\inst|cpu|E_src2\(25) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(25) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(25),
	datab => \inst|cpu|E_src2\(25),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[25]~24_combout\);

-- Location: LCCOMB_X16_Y19_N28
\inst|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_exception~3_combout\ = (\inst|cpu|D_iw\(13) & (((!\inst|cpu|D_iw\(14) & \inst|cpu|D_iw\(11))) # (!\inst|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X16_Y19_N14
\inst|cpu|D_ctrl_exception~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_exception~4_combout\ = (\inst|cpu|D_iw\(16) & (\inst|cpu|Equal2~5_combout\ & (!\inst|cpu|D_iw\(15) & \inst|cpu|D_ctrl_exception~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datab => \inst|cpu|Equal2~5_combout\,
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_ctrl_exception~3_combout\,
	combout => \inst|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X21_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\ & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X21_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X15_Y14_N15
\inst|porta_b_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|readdata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(0));

-- Location: FF_X15_Y14_N1
\inst|porta_a_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X15_Y14_N14
\inst|rsp_xbar_mux_001|src_data[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~11_combout\ = (\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_a_s1_translator|av_readdata_pre\(0)) # ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|porta_b_s1_translator|av_readdata_pre\(0))))) # (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_b_s1_translator|av_readdata_pre\(0),
	datad => \inst|porta_a_s1_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~11_combout\);

-- Location: FF_X22_Y13_N17
\inst|saida_c_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(0));

-- Location: FF_X22_Y13_N3
\inst|uart_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y13_N2
\inst|rsp_xbar_mux_001|src_data[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~12_combout\ = (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator|av_readdata_pre\(0)) # ((\inst|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|uart_s1_translator|av_readdata_pre\(0))))) # (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(0),
	datad => \inst|saida_c_s1_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~12_combout\);

-- Location: LCCOMB_X22_Y13_N20
\inst|rsp_xbar_mux_001|src_data[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~13_combout\ = (\inst|rsp_xbar_mux_001|src_data[0]~11_combout\) # ((\inst|rsp_xbar_mux_001|src_data[0]~12_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[0]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|cpu|F_iw[0]~39_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[0]~11_combout\,
	datad => \inst|rsp_xbar_mux_001|src_data[0]~12_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[0]~13_combout\);

-- Location: LCCOMB_X16_Y18_N12
\inst|cpu|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[0]~2_combout\ = (\inst|cpu|D_iw\(6) & ((\inst|cpu|D_iw\(7)) # ((\inst|cpu|W_estatus_reg~q\)))) # (!\inst|cpu|D_iw\(6) & (!\inst|cpu|D_iw\(7) & ((\inst|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(6),
	datab => \inst|cpu|D_iw\(7),
	datac => \inst|cpu|W_estatus_reg~q\,
	datad => \inst|cpu|W_status_reg_pie~q\,
	combout => \inst|cpu|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X16_Y18_N28
\inst|cpu|E_control_rd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[0]~3_combout\ = (\inst|cpu|D_iw\(7) & ((\inst|cpu|E_control_rd_data[0]~2_combout\ & ((\inst|cpu|W_ienable_reg\(0)))) # (!\inst|cpu|E_control_rd_data[0]~2_combout\ & (\inst|cpu|W_bstatus_reg~q\)))) # (!\inst|cpu|D_iw\(7) & 
-- (((\inst|cpu|E_control_rd_data[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_bstatus_reg~q\,
	datab => \inst|cpu|D_iw\(7),
	datac => \inst|cpu|W_ienable_reg\(0),
	datad => \inst|cpu|E_control_rd_data[0]~2_combout\,
	combout => \inst|cpu|E_control_rd_data[0]~3_combout\);

-- Location: LCCOMB_X17_Y14_N28
\inst|cpu|E_control_rd_data[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[0]~4_combout\ = (\inst|cpu|D_iw\(8) & (\inst|cpu|Equal127~1_combout\ & (\inst|cpu|W_ipending_reg\(0)))) # (!\inst|cpu|D_iw\(8) & (((\inst|cpu|E_control_rd_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal127~1_combout\,
	datab => \inst|cpu|D_iw\(8),
	datac => \inst|cpu|W_ipending_reg\(0),
	datad => \inst|cpu|E_control_rd_data[0]~3_combout\,
	combout => \inst|cpu|E_control_rd_data[0]~4_combout\);

-- Location: LCCOMB_X12_Y14_N18
\inst|cpu|E_arith_result[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[0]~6_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~0_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Add1~0_combout\,
	datac => \inst|cpu|Add2~0_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|E_arith_result[0]~6_combout\);

-- Location: FF_X15_Y14_N19
\inst|porta_b_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(3));

-- Location: FF_X15_Y14_N29
\inst|porta_a_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_a|readdata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X15_Y14_N28
\inst|rsp_xbar_mux_001|src_payload~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~41_combout\ = (\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_a_s1_translator|av_readdata_pre\(3)) # ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|porta_b_s1_translator|av_readdata_pre\(3))))) # (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_b_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator|av_readdata_pre\(3),
	datad => \inst|porta_b_s1_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: FF_X22_Y14_N11
\inst|saida_c_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(3));

-- Location: FF_X22_Y14_N5
\inst|uart_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X22_Y14_N4
\inst|rsp_xbar_mux_001|src_payload~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~42_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst|uart_s1_translator|av_readdata_pre\(3)) # ((\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|saida_c_s1_translator|av_readdata_pre\(3))))) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(3),
	datad => \inst|saida_c_s1_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: LCCOMB_X21_Y16_N26
\inst|rsp_xbar_mux_001|src_payload~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~43_combout\ = (\inst|rsp_xbar_mux_001|src_payload~41_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~42_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~13_combout\ & \inst|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~41_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~13_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~42_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: FF_X24_Y14_N21
\inst|botoes_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|av_readdata_pre\(3));

-- Location: FF_X24_Y14_N27
\inst|spi_spi_control_port_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X24_Y14_N26
\inst|rsp_xbar_mux_001|src_payload~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~44_combout\ = (\inst|botoes_s1_translator|read_latency_shift_reg\(0) & ((\inst|botoes_s1_translator|av_readdata_pre\(3)) # ((\inst|spi_spi_control_port_translator|av_readdata_pre\(3) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & (((\inst|spi_spi_control_port_translator|av_readdata_pre\(3) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|botoes_s1_translator|av_readdata_pre\(3),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(3),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: FF_X27_Y17_N7
\inst|sys_clk_timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(3));

-- Location: FF_X27_Y17_N23
\inst|timestamp_timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X27_Y17_N22
\inst|rsp_xbar_mux_001|src_payload~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~45_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(3)) # ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre\(3))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(3),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: LCCOMB_X21_Y16_N4
\inst|rsp_xbar_mux_001|src_payload~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~46_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: FF_X24_Y14_N17
\inst|timer_geral_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X24_Y14_N16
\inst|rsp_xbar_mux_001|src_payload~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~47_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & \inst|timer_geral_s1_translator|av_readdata_pre\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: LCCOMB_X24_Y14_N28
\inst|rsp_xbar_mux_001|src_payload~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~48_combout\ = (\inst|rsp_xbar_mux_001|src_payload~46_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~47_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~44_combout\) # (\inst|rsp_xbar_mux_001|src_payload~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~46_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~47_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~44_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~45_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X17_Y14_N26
\inst|cpu|av_ld_byte0_data_nxt[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[3]~7_combout\ = (\inst|cpu|av_ld_rshift8~1_combout\ & ((\inst|rsp_xbar_mux_001|src_payload~43_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~48_combout\)))) # (!\inst|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst|cpu|av_ld_byte1_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~43_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~48_combout\,
	datac => \inst|cpu|av_ld_rshift8~1_combout\,
	datad => \inst|cpu|av_ld_byte1_data\(3),
	combout => \inst|cpu|av_ld_byte0_data_nxt[3]~7_combout\);

-- Location: FF_X21_Y22_N15
\inst|porta_b_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator|av_readdata_pre[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(6));

-- Location: FF_X23_Y11_N29
\inst|saida_c_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(6));

-- Location: FF_X23_Y11_N21
\inst|uart_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X23_Y11_N20
\inst|rsp_xbar_mux_001|src_payload~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~50_combout\ = (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator|av_readdata_pre\(6)) # ((\inst|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|uart_s1_translator|av_readdata_pre\(6))))) # (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(6),
	datad => \inst|saida_c_s1_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: FF_X23_Y14_N29
\inst|sys_clk_timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(6));

-- Location: FF_X23_Y14_N7
\inst|spi_spi_control_port_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X23_Y14_N6
\inst|rsp_xbar_mux_001|src_payload~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~54_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(6)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(6))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\inst|spi_spi_control_port_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(6),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: FF_X22_Y14_N31
\inst|porta_b_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(4));

-- Location: FF_X22_Y14_N19
\inst|saida_c_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(4));

-- Location: FF_X22_Y14_N13
\inst|uart_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X22_Y14_N12
\inst|rsp_xbar_mux_001|src_payload~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~58_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst|uart_s1_translator|av_readdata_pre\(4)) # ((\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|saida_c_s1_translator|av_readdata_pre\(4))))) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(4),
	datad => \inst|saida_c_s1_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: LCCOMB_X23_Y15_N24
\inst|rsp_xbar_mux_001|src_payload~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~62_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- \inst|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & \inst|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~62_combout\);

-- Location: LCCOMB_X17_Y18_N30
\inst|cpu|E_control_rd_data[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[4]~7_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ipending_reg\(4)))) # (!\inst|cpu|D_iw\(8) & (\inst|cpu|W_ienable_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(4),
	datab => \inst|cpu|W_control_rd_data[5]~0_combout\,
	datac => \inst|cpu|W_ipending_reg\(4),
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|E_control_rd_data[4]~7_combout\);

-- Location: FF_X22_Y15_N29
\inst|porta_b_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|readdata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(5));

-- Location: FF_X22_Y15_N23
\inst|porta_a_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y15_N28
\inst|rsp_xbar_mux_001|src_payload~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~65_combout\ = (\inst|porta_a_s1_translator|av_readdata_pre\(5) & ((\inst|porta_a_s1_translator|read_latency_shift_reg\(0)) # ((\inst|porta_b_s1_translator|av_readdata_pre\(5) & 
-- \inst|porta_b_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|porta_a_s1_translator|av_readdata_pre\(5) & (((\inst|porta_b_s1_translator|av_readdata_pre\(5) & \inst|porta_b_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator|av_readdata_pre\(5),
	datab => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_b_s1_translator|av_readdata_pre\(5),
	datad => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~65_combout\);

-- Location: LCCOMB_X22_Y15_N30
\inst|rsp_xbar_mux_001|src_payload~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~70_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(5) & 
-- \inst|rsp_xbar_mux_001|src_payload~10_combout\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|sysid_control_slave_translator|av_readdata_pre\(5) & \inst|rsp_xbar_mux_001|src_payload~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(5),
	datad => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~70_combout\);

-- Location: FF_X21_Y15_N31
\inst|saida_c_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(7));

-- Location: FF_X23_Y14_N13
\inst|sys_clk_timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(7));

-- Location: FF_X23_Y14_N11
\inst|spi_spi_control_port_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X23_Y14_N10
\inst|rsp_xbar_mux_001|src_payload~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~76_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(7)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(7))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\inst|spi_spi_control_port_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(7),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(7),
	combout => \inst|rsp_xbar_mux_001|src_payload~76_combout\);

-- Location: FF_X26_Y14_N13
\inst|sys_clk_timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(8));

-- Location: FF_X26_Y14_N1
\inst|timestamp_timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|av_readdata_pre[8]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y14_N12
\inst|rsp_xbar_mux_001|src_payload~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~81_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(8)) # ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(8) & 
-- \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(8) & 
-- \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|av_readdata_pre\(8),
	datac => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(8),
	datad => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~81_combout\);

-- Location: LCCOMB_X21_Y17_N10
\inst|rsp_xbar_mux_001|src_payload~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~82_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux_001|src_payload~82_combout\);

-- Location: LCCOMB_X24_Y15_N8
\inst|rsp_xbar_mux_001|src_payload~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~85_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a43\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a43\,
	combout => \inst|rsp_xbar_mux_001|src_payload~85_combout\);

-- Location: FF_X24_Y15_N21
\inst|sys_clk_timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(11));

-- Location: FF_X24_Y15_N17
\inst|spi_spi_control_port_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X24_Y15_N16
\inst|rsp_xbar_mux_001|src_payload~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~86_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(11)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(11))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\inst|spi_spi_control_port_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(11),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(11),
	combout => \inst|rsp_xbar_mux_001|src_payload~86_combout\);

-- Location: FF_X24_Y15_N11
\inst|timer_geral_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(11));

-- Location: FF_X24_Y15_N3
\inst|timestamp_timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X24_Y15_N10
\inst|rsp_xbar_mux_001|src_payload~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~87_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(11)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator|av_readdata_pre\(11))))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(11),
	datad => \inst|timestamp_timer_s1_translator|av_readdata_pre\(11),
	combout => \inst|rsp_xbar_mux_001|src_payload~87_combout\);

-- Location: LCCOMB_X24_Y15_N26
\inst|rsp_xbar_mux_001|src_payload~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~88_combout\ = (\inst|rsp_xbar_mux_001|src_payload~87_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~85_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~20_combout\) # (\inst|rsp_xbar_mux_001|src_payload~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~87_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~85_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~125_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~88_combout\);

-- Location: FF_X22_Y17_N5
\inst|sys_clk_timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(14));

-- Location: FF_X22_Y17_N7
\inst|spi_spi_control_port_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X22_Y17_N6
\inst|rsp_xbar_mux_001|src_payload~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~90_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(14)) # ((\inst|spi_spi_control_port_translator|av_readdata_pre\(14) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (((\inst|spi_spi_control_port_translator|av_readdata_pre\(14) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(14),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(14),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~90_combout\);

-- Location: LCCOMB_X21_Y10_N4
\inst|rsp_xbar_mux_001|src_payload~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~94_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~94_combout\);

-- Location: FF_X26_Y15_N21
\inst|sys_clk_timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(15));

-- Location: FF_X26_Y15_N31
\inst|spi_spi_control_port_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X26_Y15_N30
\inst|rsp_xbar_mux_001|src_payload~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~95_combout\ = (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst|spi_spi_control_port_translator|av_readdata_pre\(15)) # ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre\(15))))) # (!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(15),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(15),
	combout => \inst|rsp_xbar_mux_001|src_payload~95_combout\);

-- Location: LCCOMB_X21_Y10_N10
\inst|rsp_xbar_mux_001|src_payload~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~96_combout\ = (\inst|rsp_xbar_mux_001|src_payload~95_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~94_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~95_combout\,
	datab => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~94_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~31_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~96_combout\);

-- Location: LCCOMB_X21_Y10_N14
\inst|rsp_xbar_mux_001|src_payload~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~99_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~99_combout\);

-- Location: LCCOMB_X22_Y10_N16
\inst|rsp_xbar_mux_001|src_payload~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~104_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~104_combout\);

-- Location: FF_X26_Y12_N11
\inst|sys_clk_timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[13]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(13));

-- Location: FF_X26_Y12_N21
\inst|spi_spi_control_port_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X26_Y12_N20
\inst|rsp_xbar_mux_001|src_payload~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~105_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(13)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(13))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\inst|spi_spi_control_port_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(13),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(13),
	combout => \inst|rsp_xbar_mux_001|src_payload~105_combout\);

-- Location: LCCOMB_X22_Y10_N22
\inst|rsp_xbar_mux_001|src_payload~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~106_combout\ = (\inst|rsp_xbar_mux_001|src_payload~104_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~105_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~104_combout\,
	datab => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~28_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~105_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~106_combout\);

-- Location: FF_X16_Y22_N27
\inst|porta_b|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[2]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(2));

-- Location: FF_X22_Y16_N27
\inst|saida_c|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(2));

-- Location: LCCOMB_X22_Y14_N22
\inst|saida_c|readdata[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(2) = (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & \inst|saida_c|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|saida_c|data_out\(2),
	combout => \inst|saida_c|readdata\(2));

-- Location: FF_X24_Y14_N9
\inst|spi|data_to_cpu[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[2]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(2));

-- Location: FF_X24_Y15_N5
\inst|sys_clk_timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[2]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(2));

-- Location: FF_X27_Y17_N21
\inst|timestamp_timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(2));

-- Location: FF_X22_Y18_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(2));

-- Location: FF_X26_Y9_N25
\inst|timer_geral|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(2));

-- Location: FF_X19_Y20_N19
\inst|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[3]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_byteenable\(3));

-- Location: FF_X27_Y15_N3
\inst|sys_clk_timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[10]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(10));

-- Location: FF_X23_Y14_N25
\inst|spi|data_to_cpu[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[10]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(10));

-- Location: LCCOMB_X24_Y17_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(4)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(4),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X17_Y17_N10
\inst|watchdog_timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|timeout_occurred~0_combout\ = ((\inst|watchdog_timer_s1_translator|wait_latency_counter\(1)) # ((\inst|watchdog_timer_s1_translator|wait_latency_counter\(0)) # (!\inst|watchdog_timer|period_l_wr_strobe~0_combout\))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|watchdog_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|watchdog_timer|timeout_occurred~0_combout\);

-- Location: LCCOMB_X16_Y20_N24
\inst|watchdog_timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~3_combout\ = (\inst|watchdog_timer|internal_counter\(14) & (!\inst|watchdog_timer|internal_counter\(15) & (!\inst|watchdog_timer|internal_counter\(13) & !\inst|watchdog_timer|internal_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(14),
	datab => \inst|watchdog_timer|internal_counter\(15),
	datac => \inst|watchdog_timer|internal_counter\(13),
	datad => \inst|watchdog_timer|internal_counter\(12),
	combout => \inst|watchdog_timer|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y17_N6
\inst|watchdog_timer|period_l_wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|period_l_wr_strobe~1_combout\ = (!\inst|watchdog_timer_s1_translator|wait_latency_counter\(1) & (\inst|watchdog_timer|period_l_wr_strobe~0_combout\ & !\inst|watchdog_timer_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|watchdog_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|watchdog_timer|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X28_Y22_N26
\inst|timestamp_timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~4_combout\ = (\inst|timestamp_timer|internal_counter\(15) & (\inst|timestamp_timer|internal_counter\(14) & (!\inst|timestamp_timer|internal_counter\(13) & !\inst|timestamp_timer|internal_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(15),
	datab => \inst|timestamp_timer|internal_counter\(14),
	datac => \inst|timestamp_timer|internal_counter\(13),
	datad => \inst|timestamp_timer|internal_counter\(12),
	combout => \inst|timestamp_timer|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y22_N22
\inst|timestamp_timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~8_combout\ = (!\inst|timestamp_timer|internal_counter\(30) & (!\inst|timestamp_timer|internal_counter\(31) & (!\inst|timestamp_timer|internal_counter\(28) & !\inst|timestamp_timer|internal_counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(30),
	datab => \inst|timestamp_timer|internal_counter\(31),
	datac => \inst|timestamp_timer|internal_counter\(28),
	datad => \inst|timestamp_timer|internal_counter\(29),
	combout => \inst|timestamp_timer|Equal0~8_combout\);

-- Location: FF_X28_Y22_N19
\inst|timestamp_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|Equal0~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X29_Y16_N18
\inst|sys_clk_timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~3_combout\ = (!\inst|sys_clk_timer|internal_counter\(12) & (\inst|sys_clk_timer|internal_counter\(14) & (!\inst|sys_clk_timer|internal_counter\(13) & \inst|sys_clk_timer|internal_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(12),
	datab => \inst|sys_clk_timer|internal_counter\(14),
	datac => \inst|sys_clk_timer|internal_counter\(13),
	datad => \inst|sys_clk_timer|internal_counter\(15),
	combout => \inst|sys_clk_timer|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y17_N16
\inst|sys_clk_timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~6_combout\ = (!\inst|sys_clk_timer|internal_counter\(22) & (!\inst|sys_clk_timer|internal_counter\(20) & (!\inst|sys_clk_timer|internal_counter\(21) & !\inst|sys_clk_timer|internal_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(22),
	datab => \inst|sys_clk_timer|internal_counter\(20),
	datac => \inst|sys_clk_timer|internal_counter\(21),
	datad => \inst|sys_clk_timer|internal_counter\(23),
	combout => \inst|sys_clk_timer|Equal0~6_combout\);

-- Location: FF_X28_Y14_N19
\inst|sys_clk_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|Equal0~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: FF_X23_Y16_N21
\inst|botoes|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d1_data_in[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d1_data_in\(1));

-- Location: FF_X23_Y16_N7
\inst|botoes|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d2_data_in[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d2_data_in\(1));

-- Location: LCCOMB_X23_Y16_N30
\inst|botoes|edge_capture~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|edge_capture~0_combout\ = (!\inst|botoes|edge_capture_wr_strobe~0_combout\ & ((\inst|botoes|edge_capture\(1)) # ((!\inst|botoes|d2_data_in\(1) & \inst|botoes|d1_data_in\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|d2_data_in\(1),
	datab => \inst|botoes|edge_capture_wr_strobe~0_combout\,
	datac => \inst|botoes|edge_capture\(1),
	datad => \inst|botoes|d1_data_in\(1),
	combout => \inst|botoes|edge_capture~0_combout\);

-- Location: FF_X23_Y16_N11
\inst|botoes|d2_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d2_data_in[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d2_data_in\(3));

-- Location: FF_X24_Y16_N7
\inst|botoes|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d1_data_in[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d1_data_in\(2));

-- Location: FF_X24_Y16_N1
\inst|botoes|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d2_data_in[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d2_data_in\(2));

-- Location: LCCOMB_X24_Y16_N8
\inst|botoes|edge_capture~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|edge_capture~3_combout\ = (!\inst|botoes|edge_capture_wr_strobe~0_combout\ & ((\inst|botoes|edge_capture\(2)) # ((!\inst|botoes|d2_data_in\(2) & \inst|botoes|d1_data_in\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|edge_capture_wr_strobe~0_combout\,
	datab => \inst|botoes|d2_data_in\(2),
	datac => \inst|botoes|edge_capture\(2),
	datad => \inst|botoes|d1_data_in\(2),
	combout => \inst|botoes|edge_capture~3_combout\);

-- Location: FF_X23_Y16_N23
\inst|botoes|d2_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d2_data_in[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d2_data_in\(4));

-- Location: FF_X24_Y17_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(4));

-- Location: FF_X23_Y13_N7
\inst|spi|TOE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|TOE~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|TOE~q\);

-- Location: LCCOMB_X24_Y13_N18
\inst|spi|irq_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|irq_reg~0_combout\ = (\inst|spi|TOE~q\ & (((\inst|spi|iTOE_reg~q\) # (\inst|spi|iE_reg~q\)))) # (!\inst|spi|TOE~q\ & (\inst|spi|ROE~q\ & ((\inst|spi|iE_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|TOE~q\,
	datab => \inst|spi|ROE~q\,
	datac => \inst|spi|iTOE_reg~q\,
	datad => \inst|spi|iE_reg~q\,
	combout => \inst|spi|irq_reg~0_combout\);

-- Location: FF_X24_Y13_N7
\inst|spi|iRRDY_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|iRRDY_reg~q\);

-- Location: LCCOMB_X28_Y13_N8
\inst|spi|TRDY~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|TRDY~0_combout\ = (\inst|spi|tx_holding_primed~q\ & \inst|spi|transmitting~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|spi|tx_holding_primed~q\,
	datad => \inst|spi|transmitting~q\,
	combout => \inst|spi|TRDY~0_combout\);

-- Location: FF_X22_Y11_N7
\inst|uart|the_sopc_2_uart_tx|tx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|tx_overrun~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\);

-- Location: FF_X27_Y11_N29
\inst|uart|the_sopc_2_uart_regs|control_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|control_reg[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(3));

-- Location: FF_X27_Y11_N15
\inst|uart|the_sopc_2_uart_regs|control_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(2));

-- Location: LCCOMB_X27_Y11_N14
\inst|uart|the_sopc_2_uart_regs|qualified_irq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|qualified_irq~1_combout\ = (\inst|uart|the_sopc_2_uart_rx|rx_overrun~q\ & ((\inst|uart|the_sopc_2_uart_regs|control_reg\(3)) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(2) & 
-- \inst|uart|the_sopc_2_uart_rx|break_detect~q\)))) # (!\inst|uart|the_sopc_2_uart_rx|rx_overrun~q\ & (((\inst|uart|the_sopc_2_uart_regs|control_reg\(2) & \inst|uart|the_sopc_2_uart_rx|break_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|rx_overrun~q\,
	datab => \inst|uart|the_sopc_2_uart_regs|control_reg\(3),
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(2),
	datad => \inst|uart|the_sopc_2_uart_rx|break_detect~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|qualified_irq~1_combout\);

-- Location: FF_X23_Y11_N13
\inst|uart|the_sopc_2_uart_regs|control_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|control_reg[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(6));

-- Location: LCCOMB_X17_Y8_N12
\inst|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan0~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X20_Y11_N4
\inst|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|pause_irq~0_combout\ = (\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))) # 
-- (!\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|pause_irq~q\) # ((\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|read_0~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \inst|jtag_uart|pause_irq~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|pause_irq~0_combout\);

-- Location: LCCOMB_X14_Y8_N0
\inst|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~0_combout\ = (\inst|jtag_uart|Add0~4_combout\ & ((\inst|jtag_uart|Add0~2_combout\) # ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\inst|jtag_uart|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|Add0~4_combout\,
	datab => \inst|jtag_uart|Add0~2_combout\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart|Add0~0_combout\,
	combout => \inst|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X14_Y8_N30
\inst|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~1_combout\ = (\inst|jtag_uart|Add0~6_combout\) # (\inst|jtag_uart|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|Add0~6_combout\,
	datad => \inst|jtag_uart|Add0~8_combout\,
	combout => \inst|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X14_Y8_N16
\inst|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~2_combout\ = (!\inst|jtag_uart|LessThan1~1_combout\ & (!\inst|jtag_uart|LessThan1~0_combout\ & (\inst|jtag_uart|Add0~12_combout\ & !\inst|jtag_uart|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|LessThan1~1_combout\,
	datab => \inst|jtag_uart|LessThan1~0_combout\,
	datac => \inst|jtag_uart|Add0~12_combout\,
	datad => \inst|jtag_uart|Add0~10_combout\,
	combout => \inst|jtag_uart|LessThan1~2_combout\);

-- Location: LCCOMB_X16_Y18_N0
\inst|cpu|Equal127~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal127~2_combout\ = (\inst|cpu|D_iw\(6) & (!\inst|cpu|D_iw\(7) & (\inst|cpu|R_ctrl_wrctl_inst~q\ & !\inst|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(6),
	datab => \inst|cpu|D_iw\(7),
	datac => \inst|cpu|R_ctrl_wrctl_inst~q\,
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X16_Y18_N18
\inst|cpu|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\inst|cpu|R_ctrl_exception~q\ & ((\inst|cpu|Equal127~2_combout\ & (\inst|cpu|E_src1\(0))) # (!\inst|cpu|Equal127~2_combout\ & ((\inst|cpu|W_estatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(0),
	datab => \inst|cpu|Equal127~2_combout\,
	datac => \inst|cpu|W_estatus_reg~q\,
	datad => \inst|cpu|R_ctrl_exception~q\,
	combout => \inst|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X16_Y18_N22
\inst|cpu|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\inst|cpu|R_ctrl_crst~q\ & ((\inst|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\inst|cpu|W_status_reg_pie~q\ & \inst|cpu|R_ctrl_exception~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_crst~q\,
	datab => \inst|cpu|W_status_reg_pie~q\,
	datac => \inst|cpu|W_estatus_reg_inst_nxt~0_combout\,
	datad => \inst|cpu|R_ctrl_exception~q\,
	combout => \inst|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X16_Y18_N20
\inst|cpu|Equal127~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal127~3_combout\ = (!\inst|cpu|D_iw\(6) & (\inst|cpu|D_iw\(7) & (\inst|cpu|R_ctrl_wrctl_inst~q\ & !\inst|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(6),
	datab => \inst|cpu|D_iw\(7),
	datac => \inst|cpu|R_ctrl_wrctl_inst~q\,
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X16_Y18_N6
\inst|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\inst|cpu|R_ctrl_break~q\ & ((\inst|cpu|Equal127~3_combout\ & ((\inst|cpu|E_src1\(0)))) # (!\inst|cpu|Equal127~3_combout\ & (\inst|cpu|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_break~q\,
	datab => \inst|cpu|Equal127~3_combout\,
	datac => \inst|cpu|W_bstatus_reg~q\,
	datad => \inst|cpu|E_src1\(0),
	combout => \inst|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X16_Y18_N26
\inst|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\inst|cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\inst|cpu|W_status_reg_pie~q\ & \inst|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datab => \inst|cpu|W_status_reg_pie~q\,
	datac => \inst|cpu|R_ctrl_break~q\,
	combout => \inst|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X22_Y18_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCCOMB_X21_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X22_Y18_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(3),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X22_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~3_combout\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~3_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X21_Y18_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(1));

-- Location: FF_X21_Y20_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(11));

-- Location: LCCOMB_X20_Y10_N24
\inst|jtag_uart|av_readdata[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[5]~6_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|read_0~q\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst|jtag_uart|av_readdata[5]~6_combout\);

-- Location: FF_X21_Y20_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(15));

-- Location: FF_X14_Y19_N11
\inst|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_shift_logical~q\);

-- Location: FF_X21_Y20_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(9));

-- Location: FF_X29_Y19_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X29_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(3)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: FF_X28_Y18_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X29_Y19_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(2),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCCOMB_X21_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: LCCOMB_X20_Y19_N12
\inst|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(43) = (\inst|cpu|W_alu_result\(7) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # ((\inst|cpu|F_pc\(5) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cpu|W_alu_result\(7) & (((\inst|cpu|F_pc\(5) & 
-- \inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|F_pc\(5),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(43));

-- Location: FF_X27_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X19_Y8_N20
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X12_Y7_N5
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X12_Y7_N8
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(1),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X12_Y8_N13
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: FF_X24_Y14_N15
\inst|spi|data_to_cpu[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[1]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(1));

-- Location: FF_X27_Y15_N13
\inst|sys_clk_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(1));

-- Location: FF_X26_Y22_N23
\inst|timestamp_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(1));

-- Location: FF_X24_Y9_N9
\inst|timer_geral|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(1));

-- Location: FF_X17_Y17_N17
\inst|watchdog_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|read_mux_out\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|readdata\(1));

-- Location: FF_X27_Y15_N23
\inst|sys_clk_timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[9]~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(9));

-- Location: FF_X24_Y22_N25
\inst|timestamp_timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[9]~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(9));

-- Location: LCCOMB_X22_Y13_N18
\inst|rsp_xbar_mux_001|src_payload~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~111_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	combout => \inst|rsp_xbar_mux_001|src_payload~111_combout\);

-- Location: LCCOMB_X22_Y13_N28
\inst|rsp_xbar_mux_001|src_payload~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~112_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~111_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[17]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|cpu|F_iw[17]~88_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~111_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~112_combout\);

-- Location: FF_X24_Y17_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(21));

-- Location: LCCOMB_X21_Y16_N14
\inst|rsp_xbar_mux_001|src_payload~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~113_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \inst|rsp_xbar_mux_001|src_payload~113_combout\);

-- Location: LCCOMB_X21_Y16_N20
\inst|rsp_xbar_mux_001|src_payload~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~114_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~113_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~113_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~30_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~114_combout\);

-- Location: FF_X15_Y18_N21
\inst|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[19]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(19));

-- Location: FF_X24_Y17_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(17));

-- Location: LCCOMB_X14_Y19_N12
\inst|cpu|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_logic_op_raw[1]~0_combout\ = (\inst|cpu|Equal2~0_combout\ & ((\inst|cpu|Equal2~9_combout\ & (\inst|cpu|D_iw\(15))) # (!\inst|cpu|Equal2~9_combout\ & ((\inst|cpu|D_iw\(4)))))) # (!\inst|cpu|Equal2~0_combout\ & (((\inst|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~0_combout\,
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|Equal2~9_combout\,
	datad => \inst|cpu|D_iw\(4),
	combout => \inst|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X17_Y21_N29
\inst|porta_b|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[0]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(0));

-- Location: FF_X15_Y21_N5
\inst|porta_a|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[0]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(0));

-- Location: FF_X22_Y16_N23
\inst|saida_c|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(0));

-- Location: LCCOMB_X22_Y13_N16
\inst|saida_c|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(0) = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(3) & \inst|saida_c|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|saida_c|data_out\(0),
	combout => \inst|saida_c|readdata\(0));

-- Location: FF_X28_Y11_N15
\inst|uart|the_sopc_2_uart_regs|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(0));

-- Location: FF_X28_Y12_N7
\inst|spi|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(6));

-- Location: FF_X16_Y22_N23
\inst|porta_b|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[3]~11_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(3));

-- Location: FF_X14_Y22_N11
\inst|porta_a|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[3]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(3));

-- Location: FF_X22_Y16_N25
\inst|saida_c|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(3));

-- Location: LCCOMB_X22_Y14_N10
\inst|saida_c|readdata[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(3) = (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & \inst|saida_c|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|saida_c|data_out\(3),
	combout => \inst|saida_c|readdata\(3));

-- Location: FF_X27_Y11_N21
\inst|uart|the_sopc_2_uart_regs|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~11_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(3));

-- Location: FF_X23_Y14_N17
\inst|spi|data_to_cpu[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[3]~15_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(3));

-- Location: FF_X27_Y17_N17
\inst|sys_clk_timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[3]~16_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(3));

-- Location: FF_X27_Y17_N9
\inst|timestamp_timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(3));

-- Location: FF_X26_Y9_N19
\inst|timer_geral|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(3));

-- Location: FF_X21_Y22_N17
\inst|porta_b|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[6]~14_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(6));

-- Location: FF_X22_Y16_N11
\inst|saida_c|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|data_out[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(6));

-- Location: LCCOMB_X23_Y11_N28
\inst|saida_c|readdata[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(6) = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(3) & \inst|saida_c|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|saida_c|data_out\(6),
	combout => \inst|saida_c|readdata\(6));

-- Location: FF_X23_Y11_N27
\inst|uart|the_sopc_2_uart_regs|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~14_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(6));

-- Location: FF_X27_Y15_N25
\inst|sys_clk_timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[6]~19_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(6));

-- Location: FF_X23_Y14_N9
\inst|spi|data_to_cpu[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[6]~18_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(6));

-- Location: FF_X21_Y22_N27
\inst|porta_b|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[4]~17_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(4));

-- Location: FF_X22_Y16_N5
\inst|saida_c|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(4));

-- Location: LCCOMB_X22_Y14_N18
\inst|saida_c|readdata[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(4) = (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & \inst|saida_c|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|saida_c|data_out\(4),
	combout => \inst|saida_c|readdata\(4));

-- Location: FF_X28_Y11_N9
\inst|uart|the_sopc_2_uart_regs|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~17_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(4));

-- Location: FF_X21_Y22_N5
\inst|porta_b|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[5]~20_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(5));

-- Location: FF_X15_Y22_N19
\inst|porta_a|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[5]~13_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(5));

-- Location: FF_X22_Y16_N1
\inst|saida_c|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|data_out[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(7));

-- Location: LCCOMB_X21_Y15_N30
\inst|saida_c|readdata[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(7) = (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & \inst|saida_c|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|saida_c|data_out\(7),
	combout => \inst|saida_c|readdata\(7));

-- Location: FF_X27_Y15_N21
\inst|sys_clk_timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[7]~28_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(7));

-- Location: FF_X23_Y14_N27
\inst|spi|data_to_cpu[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[7]~27_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(7));

-- Location: FF_X26_Y14_N5
\inst|sys_clk_timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[8]~31_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(8));

-- Location: FF_X26_Y14_N25
\inst|timestamp_timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[8]~30_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(8));

-- Location: FF_X24_Y15_N29
\inst|sys_clk_timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[11]~34_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(11));

-- Location: FF_X24_Y15_N15
\inst|spi|data_to_cpu[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[11]~32_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(11));

-- Location: FF_X24_Y15_N23
\inst|timer_geral|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[11]~33_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(11));

-- Location: FF_X24_Y15_N7
\inst|timestamp_timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[11]~33_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(11));

-- Location: FF_X29_Y16_N1
\inst|sys_clk_timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[14]~37_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(14));

-- Location: FF_X23_Y12_N13
\inst|spi|data_to_cpu[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[14]~33_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(14));

-- Location: FF_X26_Y15_N27
\inst|sys_clk_timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[15]~40_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(15));

-- Location: FF_X23_Y12_N31
\inst|spi|data_to_cpu[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[15]~34_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(15));

-- Location: FF_X29_Y16_N13
\inst|sys_clk_timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[13]~46_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(13));

-- Location: FF_X26_Y12_N9
\inst|spi|data_to_cpu[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[13]~36_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(13));

-- Location: LCCOMB_X21_Y14_N22
\inst|rsp_xbar_mux_001|src_payload~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~122_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- \inst|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~122_combout\);

-- Location: LCCOMB_X17_Y22_N12
\inst|porta_b|read_mux_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[2]~0_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|porta_b|data_dir\(2)) # ((\inst|watchdog_timer|Equal2~3_combout\ & \porta_b[2]~input_o\)))) # (!\inst|watchdog_timer|Equal2~2_combout\ & 
-- (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \inst|porta_b|data_dir\(2),
	datad => \porta_b[2]~input_o\,
	combout => \inst|porta_b|read_mux_out[2]~0_combout\);

-- Location: LCCOMB_X17_Y22_N2
\inst|porta_b|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~1_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|porta_b|irq_mask\(2) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|porta_b|irq_mask\(2),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~1_combout\);

-- Location: FF_X16_Y22_N1
\inst|porta_b|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(2));

-- Location: LCCOMB_X16_Y22_N26
\inst|porta_b|read_mux_out[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[2]~2_combout\ = (\inst|porta_b|read_mux_out[2]~0_combout\) # ((\inst|porta_b|read_mux_out~1_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|porta_b|edge_capture\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|porta_b|edge_capture\(2),
	datac => \inst|porta_b|read_mux_out[2]~0_combout\,
	datad => \inst|porta_b|read_mux_out~1_combout\,
	combout => \inst|porta_b|read_mux_out[2]~2_combout\);

-- Location: LCCOMB_X24_Y16_N26
\inst|botoes|read_mux_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|read_mux_out[2]~0_combout\ = (!\inst|cpu|W_alu_result\(2) & \botoes[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(2),
	datad => \botoes[2]~input_o\,
	combout => \inst|botoes|read_mux_out[2]~0_combout\);

-- Location: FF_X28_Y13_N19
\inst|spi|spi_slave_select_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(2));

-- Location: LCCOMB_X28_Y13_N18
\inst|spi|p1_data_to_cpu[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[2]~1_combout\ = (\inst|cpu|W_alu_result\(2) & (\inst|spi|spi_slave_select_reg\(2))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|spi|endofpacketvalue_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datac => \inst|spi|spi_slave_select_reg\(2),
	datad => \inst|spi|endofpacketvalue_reg\(2),
	combout => \inst|spi|p1_data_to_cpu[2]~1_combout\);

-- Location: FF_X24_Y14_N19
\inst|spi|rx_holding_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|shift_reg\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(2));

-- Location: LCCOMB_X24_Y14_N8
\inst|spi|p1_data_to_cpu[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[2]~2_combout\ = (\inst|spi|data_to_cpu[1]~2_combout\ & (\inst|cpu|W_alu_result\(4) & (\inst|spi|p1_data_to_cpu[2]~1_combout\))) # (!\inst|spi|data_to_cpu[1]~2_combout\ & (((\inst|spi|rx_holding_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|spi|p1_data_to_cpu[2]~1_combout\,
	datac => \inst|spi|rx_holding_reg\(2),
	datad => \inst|spi|data_to_cpu[1]~2_combout\,
	combout => \inst|spi|p1_data_to_cpu[2]~2_combout\);

-- Location: LCCOMB_X26_Y16_N20
\inst|sys_clk_timer|read_mux_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~0_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & !\inst|sys_clk_timer|period_l_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|sys_clk_timer|period_l_register\(2),
	combout => \inst|sys_clk_timer|read_mux_out~0_combout\);

-- Location: FF_X28_Y17_N13
\inst|sys_clk_timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(18),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(18));

-- Location: FF_X28_Y17_N7
\inst|sys_clk_timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[2]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(2));

-- Location: LCCOMB_X28_Y17_N12
\inst|sys_clk_timer|read_mux_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[2]~1_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(18))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|sys_clk_timer|counter_snapshot\(18),
	datad => \inst|sys_clk_timer|counter_snapshot\(2),
	combout => \inst|sys_clk_timer|read_mux_out[2]~1_combout\);

-- Location: LCCOMB_X24_Y15_N4
\inst|sys_clk_timer|read_mux_out[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[2]~2_combout\ = (\inst|sys_clk_timer|read_mux_out~0_combout\) # ((\inst|sys_clk_timer|read_mux_out[2]~1_combout\) # ((\inst|sys_clk_timer|period_h_register\(2) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|period_h_register\(2),
	datab => \inst|sys_clk_timer|read_mux_out~0_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|sys_clk_timer|read_mux_out[2]~1_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[2]~2_combout\);

-- Location: LCCOMB_X26_Y21_N8
\inst|timestamp_timer|read_mux_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[2]~0_combout\ = (\inst|watchdog_timer|Equal2~1_combout\ & (((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(2))) # (!\inst|timestamp_timer|period_l_register\(2)))) # 
-- (!\inst|watchdog_timer|Equal2~1_combout\ & (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|timestamp_timer|period_h_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(2),
	datad => \inst|timestamp_timer|period_l_register\(2),
	combout => \inst|timestamp_timer|read_mux_out[2]~0_combout\);

-- Location: FF_X26_Y22_N25
\inst|timestamp_timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(18),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(18));

-- Location: FF_X26_Y22_N3
\inst|timestamp_timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[2]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(2));

-- Location: LCCOMB_X26_Y22_N24
\inst|timestamp_timer|read_mux_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[2]~1_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(18))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(18),
	datad => \inst|timestamp_timer|counter_snapshot\(2),
	combout => \inst|timestamp_timer|read_mux_out[2]~1_combout\);

-- Location: FF_X27_Y17_N15
\inst|timestamp_timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|control_register[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|control_register\(2));

-- Location: LCCOMB_X27_Y17_N20
\inst|timestamp_timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out\(2) = (\inst|timestamp_timer|read_mux_out[2]~0_combout\) # ((\inst|timestamp_timer|read_mux_out[2]~1_combout\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|timestamp_timer|control_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|timestamp_timer|control_register\(2),
	datac => \inst|timestamp_timer|read_mux_out[2]~0_combout\,
	datad => \inst|timestamp_timer|read_mux_out[2]~1_combout\,
	combout => \inst|timestamp_timer|read_mux_out\(2));

-- Location: FF_X22_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X22_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~5_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(2),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~5_combout\);

-- Location: LCCOMB_X22_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~5_combout\) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~5_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~6_combout\);

-- Location: LCCOMB_X27_Y12_N4
\inst|timer_geral|read_mux_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[2]~0_combout\ = (\inst|timer_geral|period_l_register\(2) & (((\inst|timer_geral|period_h_register\(2) & \inst|watchdog_timer|Equal2~0_combout\)))) # (!\inst|timer_geral|period_l_register\(2) & 
-- ((\inst|watchdog_timer|Equal2~1_combout\) # ((\inst|timer_geral|period_h_register\(2) & \inst|watchdog_timer|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_l_register\(2),
	datab => \inst|watchdog_timer|Equal2~1_combout\,
	datac => \inst|timer_geral|period_h_register\(2),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[2]~0_combout\);

-- Location: FF_X24_Y9_N21
\inst|timer_geral|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(18),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(18));

-- Location: FF_X24_Y9_N15
\inst|timer_geral|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[2]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(2));

-- Location: LCCOMB_X24_Y9_N20
\inst|timer_geral|read_mux_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[2]~1_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(18)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|timer_geral|counter_snapshot\(2),
	datac => \inst|timer_geral|counter_snapshot\(18),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timer_geral|read_mux_out[2]~1_combout\);

-- Location: FF_X26_Y9_N21
\inst|timer_geral|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|control_register[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|control_register\(2));

-- Location: LCCOMB_X26_Y9_N24
\inst|timer_geral|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out\(2) = (\inst|timer_geral|read_mux_out[2]~0_combout\) # ((\inst|timer_geral|read_mux_out[2]~1_combout\) # ((\inst|timer_geral|control_register\(2) & \inst|watchdog_timer|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|control_register\(2),
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|timer_geral|read_mux_out[2]~0_combout\,
	datad => \inst|timer_geral|read_mux_out[2]~1_combout\,
	combout => \inst|timer_geral|read_mux_out\(2));

-- Location: LCCOMB_X19_Y20_N18
\inst|cpu|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_mem_byte_en[3]~5_combout\ = (\inst|cpu|D_iw\(4)) # ((\inst|cpu|E_arith_result[1]~4_combout\ & ((\inst|cpu|E_arith_result[0]~6_combout\) # (\inst|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_result[0]~6_combout\,
	datab => \inst|cpu|D_iw\(3),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|E_arith_result[1]~4_combout\,
	combout => \inst|cpu|E_mem_byte_en[3]~5_combout\);

-- Location: LCCOMB_X27_Y16_N2
\inst|sys_clk_timer|read_mux_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~3_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|sys_clk_timer|period_l_register\(10) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|sys_clk_timer|period_l_register\(10),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|sys_clk_timer|read_mux_out~3_combout\);

-- Location: FF_X29_Y15_N3
\inst|sys_clk_timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[26]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(26));

-- Location: FF_X29_Y15_N21
\inst|sys_clk_timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(10));

-- Location: LCCOMB_X29_Y15_N20
\inst|sys_clk_timer|read_mux_out[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[10]~4_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(26)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(10),
	datad => \inst|sys_clk_timer|counter_snapshot\(26),
	combout => \inst|sys_clk_timer|read_mux_out[10]~4_combout\);

-- Location: LCCOMB_X27_Y15_N2
\inst|sys_clk_timer|read_mux_out[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[10]~5_combout\ = (\inst|sys_clk_timer|read_mux_out~3_combout\) # ((\inst|sys_clk_timer|read_mux_out[10]~4_combout\) # ((\inst|sys_clk_timer|period_h_register\(10) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out~3_combout\,
	datab => \inst|sys_clk_timer|period_h_register\(10),
	datac => \inst|sys_clk_timer|read_mux_out[10]~4_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[10]~5_combout\);

-- Location: FF_X28_Y13_N7
\inst|spi|spi_slave_select_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(10));

-- Location: LCCOMB_X28_Y13_N6
\inst|spi|p1_data_to_cpu[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[10]~3_combout\ = (\inst|spi|data_to_cpu[3]~3_combout\ & ((\inst|cpu|W_alu_result\(3) & ((\inst|spi|SSO_reg~q\))) # (!\inst|cpu|W_alu_result\(3) & (\inst|spi|spi_slave_select_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[3]~3_combout\,
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|spi|spi_slave_select_reg\(10),
	datad => \inst|spi|SSO_reg~q\,
	combout => \inst|spi|p1_data_to_cpu[10]~3_combout\);

-- Location: LCCOMB_X23_Y14_N24
\inst|spi|p1_data_to_cpu[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[10]~4_combout\ = (\inst|spi|p1_data_to_cpu[10]~3_combout\) # ((\inst|watchdog_timer|Equal2~4_combout\ & (\inst|cpu|W_alu_result\(4) & \inst|spi|endofpacketvalue_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~4_combout\,
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|spi|p1_data_to_cpu[10]~3_combout\,
	datad => \inst|spi|endofpacketvalue_reg\(10),
	combout => \inst|spi|p1_data_to_cpu[10]~4_combout\);

-- Location: LCCOMB_X26_Y21_N20
\inst|timestamp_timer|read_mux_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~2_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timestamp_timer|period_l_register\(10) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timestamp_timer|period_l_register\(10),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timestamp_timer|read_mux_out~2_combout\);

-- Location: FF_X15_Y8_N21
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X19_Y8_N30
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: FF_X26_Y21_N29
\inst|timestamp_timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[3]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(3));

-- Location: FF_X24_Y15_N25
\inst|timestamp_timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(11));

-- Location: FF_X24_Y21_N9
\inst|timestamp_timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_h_register[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(11));

-- Location: FF_X26_Y16_N11
\inst|sys_clk_timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[15]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(15));

-- Location: FF_X26_Y16_N7
\inst|sys_clk_timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(13));

-- Location: FF_X27_Y15_N15
\inst|sys_clk_timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(6));

-- Location: FF_X26_Y15_N19
\inst|sys_clk_timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[15]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(15));

-- Location: LCCOMB_X24_Y17_N28
\inst|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~6_combout\ = (\inst|cpu|d_writedata\(4) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(4),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X23_Y13_N14
\inst|spi|status_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|status_wr_strobe~combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & \inst|spi|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|spi|wr_strobe~q\,
	combout => \inst|spi|status_wr_strobe~combout\);

-- Location: LCCOMB_X23_Y13_N6
\inst|spi|TOE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|TOE~0_combout\ = (!\inst|spi|status_wr_strobe~combout\ & ((\inst|spi|TOE~q\) # ((\inst|spi|TRDY~0_combout\ & \inst|spi|data_wr_strobe~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|TRDY~0_combout\,
	datab => \inst|spi|data_wr_strobe~q\,
	datac => \inst|spi|TOE~q\,
	datad => \inst|spi|status_wr_strobe~combout\,
	combout => \inst|spi|TOE~0_combout\);

-- Location: FF_X28_Y13_N27
\inst|spi|endofpacketvalue_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(1));

-- Location: FF_X28_Y12_N27
\inst|spi|rx_holding_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|shift_reg\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(1));

-- Location: LCCOMB_X28_Y12_N26
\inst|spi|EOP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~0_combout\ = (\inst|spi|endofpacketvalue_reg\(1) & (\inst|spi|rx_holding_reg\(1) & (\inst|spi|rx_holding_reg\(0) $ (!\inst|spi|endofpacketvalue_reg\(0))))) # (!\inst|spi|endofpacketvalue_reg\(1) & (!\inst|spi|rx_holding_reg\(1) & 
-- (\inst|spi|rx_holding_reg\(0) $ (!\inst|spi|endofpacketvalue_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|endofpacketvalue_reg\(1),
	datab => \inst|spi|rx_holding_reg\(0),
	datac => \inst|spi|rx_holding_reg\(1),
	datad => \inst|spi|endofpacketvalue_reg\(0),
	combout => \inst|spi|EOP~0_combout\);

-- Location: FF_X28_Y12_N19
\inst|spi|rx_holding_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|rx_holding_reg[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(6));

-- Location: LCCOMB_X28_Y13_N26
\inst|spi|EOP~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~5_combout\ = (\inst|cpu|d_writedata\(0) & (\inst|spi|endofpacketvalue_reg\(0) & (\inst|cpu|d_writedata\(1) $ (!\inst|spi|endofpacketvalue_reg\(1))))) # (!\inst|cpu|d_writedata\(0) & (!\inst|spi|endofpacketvalue_reg\(0) & 
-- (\inst|cpu|d_writedata\(1) $ (!\inst|spi|endofpacketvalue_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(0),
	datab => \inst|cpu|d_writedata\(1),
	datac => \inst|spi|endofpacketvalue_reg\(1),
	datad => \inst|spi|endofpacketvalue_reg\(0),
	combout => \inst|spi|EOP~5_combout\);

-- Location: FF_X26_Y13_N17
\inst|spi|endofpacketvalue_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|endofpacketvalue_reg[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(14));

-- Location: FF_X26_Y13_N23
\inst|spi|endofpacketvalue_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|endofpacketvalue_reg[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(11));

-- Location: LCCOMB_X22_Y11_N0
\inst|uart|the_sopc_2_uart_tx|tx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|tx_overrun~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|tx_overrun~q\) # ((!\inst|uart_s1_translator|end_begintransfer~q\ & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\ & 
-- \inst|uart|the_sopc_2_uart_tx|tx_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\,
	datab => \inst|uart_s1_translator|end_begintransfer~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	datad => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\,
	combout => \inst|uart|the_sopc_2_uart_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X22_Y11_N26
\inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\ = (!\inst|uart_s1_translator|wait_latency_counter\(1) & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ & (\inst|cpu_data_master_translator|uav_write~0_combout\ & 
-- \inst|watchdog_timer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter\(1),
	datab => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|watchdog_timer|Equal2~1_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\);

-- Location: LCCOMB_X22_Y11_N6
\inst|uart|the_sopc_2_uart_tx|tx_overrun~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|tx_overrun~1_combout\ = (\inst|uart|the_sopc_2_uart_tx|tx_overrun~0_combout\ & !\inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|tx_overrun~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|tx_overrun~1_combout\);

-- Location: LCCOMB_X29_Y13_N12
\inst|uart|the_sopc_2_uart_rx|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|WideOr0~1_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3)) # ((\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # 
-- ((\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \inst|uart|the_sopc_2_uart_rx|WideOr0~1_combout\);

-- Location: FF_X15_Y8_N23
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: FF_X29_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X26_Y20_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(21),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(21),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCCOMB_X21_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~13_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~13_combout\);

-- Location: LCCOMB_X21_Y18_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~14_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~13_combout\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~13_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~14_combout\);

-- Location: LCCOMB_X21_Y20_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~17_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) 
-- & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~17_combout\);

-- Location: LCCOMB_X21_Y20_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~23_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~23_combout\);

-- Location: LCCOMB_X14_Y19_N10
\inst|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_shift_logical~1_combout\ = (\inst|cpu|D_ctrl_shift_logical~0_combout\ & (\inst|cpu|D_iw\(15) & !\inst|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(16),
	combout => \inst|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCCOMB_X21_Y20_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~27_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) 
-- & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~27_combout\);

-- Location: LCCOMB_X29_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(3),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X27_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X24_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(24),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCCOMB_X12_Y7_N4
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(2),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X12_Y8_N23
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X12_Y8_N12
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X16_Y22_N11
\inst|porta_b|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(1));

-- Location: LCCOMB_X27_Y11_N2
\inst|uart|the_sopc_2_uart_regs|selected_read_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~4_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & \inst|uart|the_sopc_2_uart_rx|framing_error~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|uart|the_sopc_2_uart_rx|framing_error~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~4_combout\);

-- Location: LCCOMB_X23_Y16_N8
\inst|botoes|read_mux_out[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|read_mux_out[1]~1_combout\ = (!\inst|cpu|W_alu_result\(2) & \botoes[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datac => \botoes[1]~input_o\,
	combout => \inst|botoes|read_mux_out[1]~1_combout\);

-- Location: LCCOMB_X28_Y13_N24
\inst|spi|p1_data_to_cpu[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[1]~5_combout\ = (\inst|cpu|W_alu_result\(2) & (\inst|spi|spi_slave_select_reg\(1))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|spi|endofpacketvalue_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datac => \inst|spi|spi_slave_select_reg\(1),
	datad => \inst|spi|endofpacketvalue_reg\(1),
	combout => \inst|spi|p1_data_to_cpu[1]~5_combout\);

-- Location: LCCOMB_X24_Y14_N14
\inst|spi|p1_data_to_cpu[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[1]~6_combout\ = (\inst|spi|data_to_cpu[1]~2_combout\ & (\inst|spi|p1_data_to_cpu[1]~5_combout\ & ((\inst|cpu|W_alu_result\(4))))) # (!\inst|spi|data_to_cpu[1]~2_combout\ & (((\inst|spi|rx_holding_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[1]~2_combout\,
	datab => \inst|spi|p1_data_to_cpu[1]~5_combout\,
	datac => \inst|spi|rx_holding_reg\(1),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|spi|p1_data_to_cpu[1]~6_combout\);

-- Location: LCCOMB_X27_Y15_N26
\inst|sys_clk_timer|read_mux_out[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[1]~6_combout\ = (\inst|sys_clk_timer|period_l_register\(1) & (((\inst|sys_clk_timer|period_h_register\(1) & \inst|watchdog_timer|Equal2~0_combout\)))) # (!\inst|sys_clk_timer|period_l_register\(1) & 
-- ((\inst|watchdog_timer|Equal2~1_combout\) # ((\inst|sys_clk_timer|period_h_register\(1) & \inst|watchdog_timer|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|period_l_register\(1),
	datab => \inst|watchdog_timer|Equal2~1_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(1),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[1]~6_combout\);

-- Location: FF_X28_Y17_N1
\inst|sys_clk_timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(17),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(17));

-- Location: FF_X28_Y17_N3
\inst|sys_clk_timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(1));

-- Location: LCCOMB_X28_Y17_N0
\inst|sys_clk_timer|read_mux_out[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[1]~7_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(17))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|sys_clk_timer|counter_snapshot\(17),
	datad => \inst|sys_clk_timer|counter_snapshot\(1),
	combout => \inst|sys_clk_timer|read_mux_out[1]~7_combout\);

-- Location: LCCOMB_X27_Y15_N12
\inst|sys_clk_timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out\(1) = (\inst|sys_clk_timer|read_mux_out[1]~6_combout\) # ((\inst|sys_clk_timer|read_mux_out[1]~7_combout\) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(5) & \inst|watchdog_timer|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|av_readdata_pre\(5),
	datab => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \inst|sys_clk_timer|read_mux_out[1]~6_combout\,
	datad => \inst|sys_clk_timer|read_mux_out[1]~7_combout\,
	combout => \inst|sys_clk_timer|read_mux_out\(1));

-- Location: LCCOMB_X26_Y21_N12
\inst|timestamp_timer|read_mux_out[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[1]~5_combout\ = (\inst|watchdog_timer|Equal2~1_combout\ & (((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(1))) # (!\inst|timestamp_timer|period_l_register\(1)))) # 
-- (!\inst|watchdog_timer|Equal2~1_combout\ & (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|timestamp_timer|period_h_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(1),
	datad => \inst|timestamp_timer|period_l_register\(1),
	combout => \inst|timestamp_timer|read_mux_out[1]~5_combout\);

-- Location: FF_X26_Y22_N1
\inst|timestamp_timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(17),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(17));

-- Location: FF_X26_Y22_N11
\inst|timestamp_timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(1));

-- Location: LCCOMB_X26_Y22_N0
\inst|timestamp_timer|read_mux_out[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[1]~6_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(17))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(17),
	datad => \inst|timestamp_timer|counter_snapshot\(1),
	combout => \inst|timestamp_timer|read_mux_out[1]~6_combout\);

-- Location: LCCOMB_X27_Y17_N0
\inst|timestamp_timer|read_mux_out[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[1]~7_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|timestamp_timer|control_register\(1)) # ((\inst|timestamp_timer|counter_is_running~q\ & \inst|watchdog_timer|Equal2~3_combout\)))) # 
-- (!\inst|watchdog_timer|Equal2~2_combout\ & (\inst|timestamp_timer|counter_is_running~q\ & ((\inst|watchdog_timer|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|timestamp_timer|counter_is_running~q\,
	datac => \inst|timestamp_timer|control_register\(1),
	datad => \inst|watchdog_timer|Equal2~3_combout\,
	combout => \inst|timestamp_timer|read_mux_out[1]~7_combout\);

-- Location: LCCOMB_X26_Y22_N22
\inst|timestamp_timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out\(1) = (\inst|timestamp_timer|read_mux_out[1]~5_combout\) # ((\inst|timestamp_timer|read_mux_out[1]~6_combout\) # (\inst|timestamp_timer|read_mux_out[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out[1]~5_combout\,
	datab => \inst|timestamp_timer|read_mux_out[1]~6_combout\,
	datad => \inst|timestamp_timer|read_mux_out[1]~7_combout\,
	combout => \inst|timestamp_timer|read_mux_out\(1));

-- Location: LCCOMB_X27_Y12_N10
\inst|timer_geral|read_mux_out[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[1]~5_combout\ = (\inst|timer_geral|period_l_register\(1) & (((\inst|timer_geral|period_h_register\(1) & \inst|watchdog_timer|Equal2~0_combout\)))) # (!\inst|timer_geral|period_l_register\(1) & 
-- ((\inst|watchdog_timer|Equal2~1_combout\) # ((\inst|timer_geral|period_h_register\(1) & \inst|watchdog_timer|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_l_register\(1),
	datab => \inst|watchdog_timer|Equal2~1_combout\,
	datac => \inst|timer_geral|period_h_register\(1),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[1]~5_combout\);

-- Location: FF_X24_Y9_N5
\inst|timer_geral|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(17),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(17));

-- Location: FF_X24_Y9_N31
\inst|timer_geral|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(1));

-- Location: LCCOMB_X24_Y9_N4
\inst|timer_geral|read_mux_out[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[1]~6_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(17)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|counter_snapshot\(1),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|timer_geral|counter_snapshot\(17),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|timer_geral|read_mux_out[1]~6_combout\);

-- Location: LCCOMB_X26_Y9_N8
\inst|timer_geral|read_mux_out[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[1]~7_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|timer_geral|counter_is_running~q\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|timer_geral|control_register\(1))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|timer_geral|control_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|timer_geral|control_register\(1),
	datad => \inst|timer_geral|counter_is_running~q\,
	combout => \inst|timer_geral|read_mux_out[1]~7_combout\);

-- Location: LCCOMB_X24_Y9_N8
\inst|timer_geral|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out\(1) = (\inst|timer_geral|read_mux_out[1]~7_combout\) # ((\inst|timer_geral|read_mux_out[1]~6_combout\) # (\inst|timer_geral|read_mux_out[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|read_mux_out[1]~7_combout\,
	datac => \inst|timer_geral|read_mux_out[1]~6_combout\,
	datad => \inst|timer_geral|read_mux_out[1]~5_combout\,
	combout => \inst|timer_geral|read_mux_out\(1));

-- Location: LCCOMB_X17_Y17_N16
\inst|watchdog_timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|read_mux_out\(1) = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & \inst|watchdog_timer|counter_is_running~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|watchdog_timer|counter_is_running~q\,
	combout => \inst|watchdog_timer|read_mux_out\(1));

-- Location: FF_X28_Y13_N5
\inst|spi|spi_slave_select_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(9));

-- Location: LCCOMB_X28_Y13_N4
\inst|spi|p1_data_to_cpu[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[9]~7_combout\ = (\inst|spi|spi_slave_select_reg\(9) & \inst|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|spi|spi_slave_select_reg\(9),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|spi|p1_data_to_cpu[9]~7_combout\);

-- Location: LCCOMB_X27_Y16_N18
\inst|sys_clk_timer|read_mux_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~8_combout\ = (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & !\inst|sys_clk_timer|period_l_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|sys_clk_timer|period_l_register\(9),
	combout => \inst|sys_clk_timer|read_mux_out~8_combout\);

-- Location: FF_X29_Y15_N7
\inst|sys_clk_timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(25),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(25));

-- Location: FF_X29_Y15_N17
\inst|sys_clk_timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[9]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(9));

-- Location: LCCOMB_X29_Y15_N6
\inst|sys_clk_timer|read_mux_out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[9]~9_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(25))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(25),
	datad => \inst|sys_clk_timer|counter_snapshot\(9),
	combout => \inst|sys_clk_timer|read_mux_out[9]~9_combout\);

-- Location: LCCOMB_X27_Y15_N22
\inst|sys_clk_timer|read_mux_out[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[9]~10_combout\ = (\inst|sys_clk_timer|read_mux_out~8_combout\) # ((\inst|sys_clk_timer|read_mux_out[9]~9_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out~8_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(9),
	datad => \inst|sys_clk_timer|read_mux_out[9]~9_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[9]~10_combout\);

-- Location: LCCOMB_X24_Y22_N0
\inst|timestamp_timer|read_mux_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~8_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & !\inst|timestamp_timer|period_l_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|timestamp_timer|period_l_register\(9),
	combout => \inst|timestamp_timer|read_mux_out~8_combout\);

-- Location: FF_X28_Y22_N5
\inst|timestamp_timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(25),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(25));

-- Location: FF_X28_Y22_N7
\inst|timestamp_timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[9]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(9));

-- Location: LCCOMB_X28_Y22_N4
\inst|timestamp_timer|read_mux_out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[9]~9_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(25))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(25),
	datad => \inst|timestamp_timer|counter_snapshot\(9),
	combout => \inst|timestamp_timer|read_mux_out[9]~9_combout\);

-- Location: LCCOMB_X24_Y22_N24
\inst|timestamp_timer|read_mux_out[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[9]~10_combout\ = (\inst|timestamp_timer|read_mux_out[9]~9_combout\) # ((\inst|timestamp_timer|read_mux_out~8_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out[9]~9_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(9),
	datad => \inst|timestamp_timer|read_mux_out~8_combout\,
	combout => \inst|timestamp_timer|read_mux_out[9]~10_combout\);

-- Location: LCCOMB_X26_Y16_N24
\inst|timer_geral|read_mux_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~8_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (!\inst|timer_geral|period_l_register\(9) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|timer_geral|period_l_register\(9),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timer_geral|read_mux_out~8_combout\);

-- Location: FF_X26_Y10_N27
\inst|timer_geral|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[9]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(9));

-- Location: LCCOMB_X24_Y17_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~28_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~28_combout\);

-- Location: LCCOMB_X15_Y18_N20
\inst|cpu|E_st_data[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[19]~5_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|cpu|E_st_data[19]~5_combout\);

-- Location: LCCOMB_X24_Y17_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~32_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~32_combout\);

-- Location: FF_X19_Y15_N23
\inst|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[27]~62_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(27));

-- Location: FF_X16_Y17_N31
\inst|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[22]~67_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(22));

-- Location: LCCOMB_X17_Y21_N18
\inst|porta_b|read_mux_out[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[0]~6_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[0]~input_o\) # ((\inst|porta_b|data_dir\(0) & \inst|watchdog_timer|Equal2~2_combout\)))) # (!\inst|watchdog_timer|Equal2~3_combout\ & 
-- (((\inst|porta_b|data_dir\(0) & \inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \porta_b[0]~input_o\,
	datac => \inst|porta_b|data_dir\(0),
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|porta_b|read_mux_out[0]~6_combout\);

-- Location: LCCOMB_X17_Y21_N16
\inst|porta_b|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~7_combout\ = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & (\inst|porta_b|irq_mask\(0) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|porta_b|irq_mask\(0),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~7_combout\);

-- Location: FF_X17_Y21_N11
\inst|porta_b|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(0));

-- Location: LCCOMB_X17_Y21_N28
\inst|porta_b|read_mux_out[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[0]~8_combout\ = (\inst|porta_b|read_mux_out~7_combout\) # ((\inst|porta_b|read_mux_out[0]~6_combout\) # ((\inst|porta_b|edge_capture\(0) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture\(0),
	datab => \inst|porta_b|read_mux_out~7_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|porta_b|read_mux_out[0]~6_combout\,
	combout => \inst|porta_b|read_mux_out[0]~8_combout\);

-- Location: FF_X15_Y21_N25
\inst|porta_a|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(0));

-- Location: LCCOMB_X15_Y21_N10
\inst|porta_a|read_mux_out[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[0]~4_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|porta_a|data_dir\(0)) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|porta_a|edge_capture\(0))))) # (!\inst|watchdog_timer|Equal2~2_combout\ & 
-- (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|porta_a|edge_capture\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|porta_a|data_dir\(0),
	datad => \inst|porta_a|edge_capture\(0),
	combout => \inst|porta_a|read_mux_out[0]~4_combout\);

-- Location: LCCOMB_X15_Y21_N4
\inst|porta_a|read_mux_out[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[0]~5_combout\ = (\inst|porta_a|read_mux_out[0]~4_combout\) # ((\inst|watchdog_timer|Equal2~3_combout\ & \porta_a[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \porta_a[0]~input_o\,
	datad => \inst|porta_a|read_mux_out[0]~4_combout\,
	combout => \inst|porta_a|read_mux_out[0]~5_combout\);

-- Location: FF_X23_Y11_N19
\inst|uart|the_sopc_2_uart_regs|control_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(0));

-- Location: LCCOMB_X23_Y11_N18
\inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~7_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(0)) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(0) & \inst|watchdog_timer|Equal2~0_combout\)))) # 
-- (!\inst|watchdog_timer|Equal2~2_combout\ & (((\inst|uart|the_sopc_2_uart_regs|control_reg\(0) & \inst|watchdog_timer|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|tx_data\(0),
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(0),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~7_combout\);

-- Location: FF_X28_Y11_N19
\inst|uart|the_sopc_2_uart_rx|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|rx_data[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(0));

-- Location: LCCOMB_X28_Y11_N14
\inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~8_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~7_combout\) # ((\inst|watchdog_timer|Equal2~3_combout\ & \inst|uart|the_sopc_2_uart_rx|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~7_combout\,
	datad => \inst|uart|the_sopc_2_uart_rx|rx_data\(0),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[0]~8_combout\);

-- Location: FF_X28_Y17_N23
\inst|sys_clk_timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(0));

-- Location: FF_X24_Y10_N21
\inst|spi|tx_holding_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|tx_holding_reg[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(6));

-- Location: LCCOMB_X28_Y12_N6
\inst|spi|shift_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~8_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|tx_holding_reg\(6)))) # (!\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|shift_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|shift_reg\(7),
	datac => \inst|spi|tx_holding_reg\(6),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~8_combout\);

-- Location: LCCOMB_X17_Y22_N18
\inst|porta_b|read_mux_out[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[3]~9_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|porta_b|data_dir\(3)) # ((\inst|watchdog_timer|Equal2~3_combout\ & \porta_b[3]~input_o\)))) # (!\inst|watchdog_timer|Equal2~2_combout\ & 
-- (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \inst|porta_b|data_dir\(3),
	datad => \porta_b[3]~input_o\,
	combout => \inst|porta_b|read_mux_out[3]~9_combout\);

-- Location: LCCOMB_X17_Y22_N28
\inst|porta_b|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~10_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|porta_b|irq_mask\(3) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|porta_b|irq_mask\(3),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~10_combout\);

-- Location: FF_X16_Y22_N29
\inst|porta_b|edge_capture[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(3));

-- Location: LCCOMB_X16_Y22_N22
\inst|porta_b|read_mux_out[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[3]~11_combout\ = (\inst|porta_b|read_mux_out~10_combout\) # ((\inst|porta_b|read_mux_out[3]~9_combout\) # ((\inst|porta_b|edge_capture\(3) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture\(3),
	datab => \inst|porta_b|read_mux_out~10_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|porta_b|read_mux_out[3]~9_combout\,
	combout => \inst|porta_b|read_mux_out[3]~11_combout\);

-- Location: FF_X14_Y22_N1
\inst|porta_a|edge_capture[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(3));

-- Location: LCCOMB_X14_Y22_N24
\inst|porta_a|read_mux_out[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[3]~6_combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|porta_a|edge_capture\(3)) # ((\inst|porta_a|data_dir\(3) & \inst|watchdog_timer|Equal2~2_combout\)))) # (!\inst|watchdog_timer|Equal2~0_combout\ & 
-- (((\inst|porta_a|data_dir\(3) & \inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|porta_a|edge_capture\(3),
	datac => \inst|porta_a|data_dir\(3),
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|porta_a|read_mux_out[3]~6_combout\);

-- Location: LCCOMB_X14_Y22_N10
\inst|porta_a|read_mux_out[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[3]~7_combout\ = (\inst|porta_a|read_mux_out[3]~6_combout\) # ((\inst|watchdog_timer|Equal2~3_combout\ & \porta_a[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \porta_a[3]~input_o\,
	datad => \inst|porta_a|read_mux_out[3]~6_combout\,
	combout => \inst|porta_a|read_mux_out[3]~7_combout\);

-- Location: FF_X28_Y11_N5
\inst|uart|the_sopc_2_uart_rx|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(3));

-- Location: LCCOMB_X28_Y11_N4
\inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~9_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(3)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(3))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(3),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(3),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~9_combout\);

-- Location: LCCOMB_X27_Y11_N4
\inst|uart|the_sopc_2_uart_regs|selected_read_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~10_combout\ = (\inst|uart|the_sopc_2_uart_rx|rx_overrun~q\ & (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|rx_overrun~q\,
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~10_combout\);

-- Location: LCCOMB_X27_Y11_N20
\inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~11_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~9_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data~10_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(3) 
-- & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~9_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|control_reg\(3),
	datac => \inst|uart|the_sopc_2_uart_regs|selected_read_data~10_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[3]~11_combout\);

-- Location: LCCOMB_X23_Y16_N26
\inst|botoes|read_mux_out[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|read_mux_out[3]~3_combout\ = (!\inst|cpu|W_alu_result\(2) & \botoes[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(2),
	datad => \botoes[3]~input_o\,
	combout => \inst|botoes|read_mux_out[3]~3_combout\);

-- Location: FF_X23_Y13_N31
\inst|spi|spi_slave_select_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(3));

-- Location: LCCOMB_X23_Y13_N30
\inst|spi|p1_data_to_cpu[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[3]~13_combout\ = (\inst|cpu|W_alu_result\(2) & (((\inst|spi|spi_slave_select_reg\(3)) # (\inst|spi|data_to_cpu[9]~5_combout\)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|ROE~q\ & ((!\inst|spi|data_to_cpu[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|ROE~q\,
	datac => \inst|spi|spi_slave_select_reg\(3),
	datad => \inst|spi|data_to_cpu[9]~5_combout\,
	combout => \inst|spi|p1_data_to_cpu[3]~13_combout\);

-- Location: LCCOMB_X24_Y13_N10
\inst|spi|p1_data_to_cpu[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[3]~14_combout\ = (\inst|spi|data_to_cpu[9]~5_combout\ & ((\inst|spi|p1_data_to_cpu[3]~13_combout\ & (\inst|spi|iROE_reg~q\)) # (!\inst|spi|p1_data_to_cpu[3]~13_combout\ & ((\inst|spi|endofpacketvalue_reg\(3)))))) # 
-- (!\inst|spi|data_to_cpu[9]~5_combout\ & (\inst|spi|p1_data_to_cpu[3]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[9]~5_combout\,
	datab => \inst|spi|p1_data_to_cpu[3]~13_combout\,
	datac => \inst|spi|iROE_reg~q\,
	datad => \inst|spi|endofpacketvalue_reg\(3),
	combout => \inst|spi|p1_data_to_cpu[3]~14_combout\);

-- Location: LCCOMB_X23_Y14_N16
\inst|spi|p1_data_to_cpu[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[3]~15_combout\ = (\inst|spi|data_to_cpu[3]~3_combout\ & (((\inst|spi|p1_data_to_cpu[3]~14_combout\)))) # (!\inst|spi|data_to_cpu[3]~3_combout\ & ((\inst|watchdog_timer|Equal2~4_combout\ & 
-- ((\inst|spi|p1_data_to_cpu[3]~14_combout\))) # (!\inst|watchdog_timer|Equal2~4_combout\ & (\inst|spi|rx_holding_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[3]~3_combout\,
	datab => \inst|spi|rx_holding_reg\(3),
	datac => \inst|spi|p1_data_to_cpu[3]~14_combout\,
	datad => \inst|watchdog_timer|Equal2~4_combout\,
	combout => \inst|spi|p1_data_to_cpu[3]~15_combout\);

-- Location: LCCOMB_X26_Y16_N2
\inst|sys_clk_timer|read_mux_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~14_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & !\inst|sys_clk_timer|period_l_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|sys_clk_timer|period_l_register\(3),
	combout => \inst|sys_clk_timer|read_mux_out~14_combout\);

-- Location: FF_X28_Y17_N25
\inst|sys_clk_timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(19),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(19));

-- Location: FF_X28_Y17_N11
\inst|sys_clk_timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[3]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(3));

-- Location: LCCOMB_X28_Y17_N24
\inst|sys_clk_timer|read_mux_out[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[3]~15_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(19))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|sys_clk_timer|counter_snapshot\(19),
	datad => \inst|sys_clk_timer|counter_snapshot\(3),
	combout => \inst|sys_clk_timer|read_mux_out[3]~15_combout\);

-- Location: LCCOMB_X27_Y17_N16
\inst|sys_clk_timer|read_mux_out[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[3]~16_combout\ = (\inst|sys_clk_timer|read_mux_out~14_combout\) # ((\inst|sys_clk_timer|read_mux_out[3]~15_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|sys_clk_timer|read_mux_out~14_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(3),
	datad => \inst|sys_clk_timer|read_mux_out[3]~15_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[3]~16_combout\);

-- Location: LCCOMB_X26_Y21_N14
\inst|timestamp_timer|read_mux_out[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[3]~14_combout\ = (\inst|watchdog_timer|Equal2~1_combout\ & (((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(3))) # (!\inst|timestamp_timer|period_l_register\(3)))) # 
-- (!\inst|watchdog_timer|Equal2~1_combout\ & (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|timestamp_timer|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(3),
	datad => \inst|timestamp_timer|period_l_register\(3),
	combout => \inst|timestamp_timer|read_mux_out[3]~14_combout\);

-- Location: FF_X26_Y22_N9
\inst|timestamp_timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(19),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(19));

-- Location: FF_X26_Y22_N19
\inst|timestamp_timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[3]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(3));

-- Location: LCCOMB_X26_Y22_N8
\inst|timestamp_timer|read_mux_out[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[3]~15_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(19))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(19),
	datad => \inst|timestamp_timer|counter_snapshot\(3),
	combout => \inst|timestamp_timer|read_mux_out[3]~15_combout\);

-- Location: FF_X27_Y17_N31
\inst|timestamp_timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|control_register\(3));

-- Location: LCCOMB_X27_Y17_N8
\inst|timestamp_timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out\(3) = (\inst|timestamp_timer|read_mux_out[3]~15_combout\) # ((\inst|timestamp_timer|read_mux_out[3]~14_combout\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|timestamp_timer|control_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|timestamp_timer|read_mux_out[3]~15_combout\,
	datac => \inst|timestamp_timer|control_register\(3),
	datad => \inst|timestamp_timer|read_mux_out[3]~14_combout\,
	combout => \inst|timestamp_timer|read_mux_out\(3));

-- Location: LCCOMB_X27_Y12_N30
\inst|timer_geral|read_mux_out[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[3]~14_combout\ = (\inst|timer_geral|period_l_register\(3) & (((\inst|timer_geral|period_h_register\(3) & \inst|watchdog_timer|Equal2~0_combout\)))) # (!\inst|timer_geral|period_l_register\(3) & 
-- ((\inst|watchdog_timer|Equal2~1_combout\) # ((\inst|timer_geral|period_h_register\(3) & \inst|watchdog_timer|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_l_register\(3),
	datab => \inst|watchdog_timer|Equal2~1_combout\,
	datac => \inst|timer_geral|period_h_register\(3),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[3]~14_combout\);

-- Location: FF_X24_Y9_N13
\inst|timer_geral|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(19),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(19));

-- Location: FF_X24_Y9_N7
\inst|timer_geral|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[3]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(3));

-- Location: LCCOMB_X24_Y9_N12
\inst|timer_geral|read_mux_out[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[3]~15_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(19))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|timer_geral|counter_snapshot\(19),
	datad => \inst|timer_geral|counter_snapshot\(3),
	combout => \inst|timer_geral|read_mux_out[3]~15_combout\);

-- Location: FF_X26_Y9_N15
\inst|timer_geral|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|control_register[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|control_register\(3));

-- Location: LCCOMB_X26_Y9_N18
\inst|timer_geral|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out\(3) = (\inst|timer_geral|read_mux_out[3]~15_combout\) # ((\inst|timer_geral|read_mux_out[3]~14_combout\) # ((\inst|timer_geral|control_register\(3) & \inst|watchdog_timer|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|read_mux_out[3]~15_combout\,
	datab => \inst|timer_geral|control_register\(3),
	datac => \inst|watchdog_timer|Equal2~2_combout\,
	datad => \inst|timer_geral|read_mux_out[3]~14_combout\,
	combout => \inst|timer_geral|read_mux_out\(3));

-- Location: LCCOMB_X21_Y22_N0
\inst|porta_b|read_mux_out[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[6]~12_combout\ = (\porta_b[6]~input_o\ & ((\inst|watchdog_timer|Equal2~3_combout\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_b|data_dir\(6))))) # (!\porta_b[6]~input_o\ & (\inst|watchdog_timer|Equal2~2_combout\ & 
-- (\inst|porta_b|data_dir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \porta_b[6]~input_o\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_b|data_dir\(6),
	datad => \inst|watchdog_timer|Equal2~3_combout\,
	combout => \inst|porta_b|read_mux_out[6]~12_combout\);

-- Location: LCCOMB_X17_Y22_N10
\inst|porta_b|read_mux_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~13_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|porta_b|irq_mask\(6) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|porta_b|irq_mask\(6),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~13_combout\);

-- Location: FF_X21_Y22_N23
\inst|porta_b|edge_capture[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(6));

-- Location: LCCOMB_X21_Y22_N16
\inst|porta_b|read_mux_out[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[6]~14_combout\ = (\inst|porta_b|read_mux_out[6]~12_combout\) # ((\inst|porta_b|read_mux_out~13_combout\) # ((\inst|porta_b|edge_capture\(6) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture\(6),
	datab => \inst|porta_b|read_mux_out[6]~12_combout\,
	datac => \inst|porta_b|read_mux_out~13_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|porta_b|read_mux_out[6]~14_combout\);

-- Location: FF_X28_Y11_N7
\inst|uart|the_sopc_2_uart_rx|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(6));

-- Location: LCCOMB_X28_Y11_N6
\inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~12_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(6)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(6))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(6),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(6),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~12_combout\);

-- Location: LCCOMB_X23_Y11_N10
\inst|uart|the_sopc_2_uart_regs|selected_read_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~13_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & !\inst|uart|the_sopc_2_uart_tx|tx_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~13_combout\);

-- Location: LCCOMB_X23_Y11_N26
\inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~14_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~12_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data~13_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(6) 
-- & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|control_reg\(6),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~12_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|selected_read_data~13_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[6]~14_combout\);

-- Location: LCCOMB_X29_Y14_N28
\inst|timestamp_timer|read_mux_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~16_combout\ = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & !\inst|timestamp_timer|period_l_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|timestamp_timer|period_l_register\(6),
	combout => \inst|timestamp_timer|read_mux_out~16_combout\);

-- Location: LCCOMB_X27_Y16_N28
\inst|sys_clk_timer|read_mux_out~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~17_combout\ = (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & !\inst|sys_clk_timer|period_l_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|sys_clk_timer|period_l_register\(6),
	combout => \inst|sys_clk_timer|read_mux_out~17_combout\);

-- Location: FF_X29_Y17_N11
\inst|sys_clk_timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(22),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(22));

-- Location: FF_X29_Y17_N29
\inst|sys_clk_timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[6]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(6));

-- Location: LCCOMB_X29_Y17_N10
\inst|sys_clk_timer|read_mux_out[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[6]~18_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(22))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(22),
	datad => \inst|sys_clk_timer|counter_snapshot\(6),
	combout => \inst|sys_clk_timer|read_mux_out[6]~18_combout\);

-- Location: LCCOMB_X27_Y15_N24
\inst|sys_clk_timer|read_mux_out[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[6]~19_combout\ = (\inst|sys_clk_timer|read_mux_out[6]~18_combout\) # ((\inst|sys_clk_timer|read_mux_out~17_combout\) # ((\inst|sys_clk_timer|period_h_register\(6) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out[6]~18_combout\,
	datab => \inst|sys_clk_timer|period_h_register\(6),
	datac => \inst|sys_clk_timer|read_mux_out~17_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[6]~19_combout\);

-- Location: FF_X26_Y13_N7
\inst|spi|spi_slave_select_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(6));

-- Location: LCCOMB_X26_Y13_N6
\inst|spi|p1_data_to_cpu[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[6]~16_combout\ = (\inst|cpu|W_alu_result\(2) & ((\inst|spi|data_to_cpu[9]~5_combout\) # ((\inst|spi|spi_slave_select_reg\(6))))) # (!\inst|cpu|W_alu_result\(2) & (!\inst|spi|data_to_cpu[9]~5_combout\ & 
-- ((!\inst|spi|TRDY~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|data_to_cpu[9]~5_combout\,
	datac => \inst|spi|spi_slave_select_reg\(6),
	datad => \inst|spi|TRDY~0_combout\,
	combout => \inst|spi|p1_data_to_cpu[6]~16_combout\);

-- Location: LCCOMB_X26_Y13_N26
\inst|spi|p1_data_to_cpu[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[6]~17_combout\ = (\inst|spi|data_to_cpu[9]~5_combout\ & ((\inst|spi|p1_data_to_cpu[6]~16_combout\ & (\inst|spi|iTRDY_reg~q\)) # (!\inst|spi|p1_data_to_cpu[6]~16_combout\ & ((\inst|spi|endofpacketvalue_reg\(6)))))) # 
-- (!\inst|spi|data_to_cpu[9]~5_combout\ & (((\inst|spi|p1_data_to_cpu[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|iTRDY_reg~q\,
	datab => \inst|spi|data_to_cpu[9]~5_combout\,
	datac => \inst|spi|endofpacketvalue_reg\(6),
	datad => \inst|spi|p1_data_to_cpu[6]~16_combout\,
	combout => \inst|spi|p1_data_to_cpu[6]~17_combout\);

-- Location: LCCOMB_X23_Y14_N8
\inst|spi|p1_data_to_cpu[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[6]~18_combout\ = (\inst|spi|data_to_cpu[3]~3_combout\ & (((\inst|spi|p1_data_to_cpu[6]~17_combout\)))) # (!\inst|spi|data_to_cpu[3]~3_combout\ & ((\inst|watchdog_timer|Equal2~4_combout\ & 
-- ((\inst|spi|p1_data_to_cpu[6]~17_combout\))) # (!\inst|watchdog_timer|Equal2~4_combout\ & (\inst|spi|rx_holding_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|rx_holding_reg\(6),
	datab => \inst|spi|data_to_cpu[3]~3_combout\,
	datac => \inst|spi|p1_data_to_cpu[6]~17_combout\,
	datad => \inst|watchdog_timer|Equal2~4_combout\,
	combout => \inst|spi|p1_data_to_cpu[6]~18_combout\);

-- Location: LCCOMB_X21_Y22_N12
\inst|porta_b|read_mux_out[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[4]~15_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[4]~input_o\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_b|data_dir\(4))))) # (!\inst|watchdog_timer|Equal2~3_combout\ & 
-- (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_b|data_dir\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_b|data_dir\(4),
	datad => \porta_b[4]~input_o\,
	combout => \inst|porta_b|read_mux_out[4]~15_combout\);

-- Location: LCCOMB_X24_Y13_N28
\inst|porta_b|read_mux_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~16_combout\ = (\inst|porta_b|irq_mask\(4) & (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|irq_mask\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~16_combout\);

-- Location: FF_X21_Y22_N25
\inst|porta_b|edge_capture[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(4));

-- Location: LCCOMB_X21_Y22_N26
\inst|porta_b|read_mux_out[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[4]~17_combout\ = (\inst|porta_b|read_mux_out[4]~15_combout\) # ((\inst|porta_b|read_mux_out~16_combout\) # ((\inst|porta_b|edge_capture\(4) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|read_mux_out[4]~15_combout\,
	datab => \inst|porta_b|edge_capture\(4),
	datac => \inst|porta_b|read_mux_out~16_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|porta_b|read_mux_out[4]~17_combout\);

-- Location: FF_X15_Y22_N23
\inst|porta_a|edge_capture[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(4));

-- Location: LCCOMB_X15_Y22_N12
\inst|porta_a|read_mux_out[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[4]~10_combout\ = (\inst|porta_a|edge_capture\(4) & ((\inst|watchdog_timer|Equal2~0_combout\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_a|data_dir\(4))))) # (!\inst|porta_a|edge_capture\(4) & 
-- (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_a|data_dir\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|edge_capture\(4),
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_a|data_dir\(4),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|porta_a|read_mux_out[4]~10_combout\);

-- Location: FF_X28_Y11_N25
\inst|uart|the_sopc_2_uart_rx|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(4));

-- Location: LCCOMB_X28_Y11_N24
\inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~15_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(4)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(4))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(4),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(4),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~15_combout\);

-- Location: LCCOMB_X28_Y11_N26
\inst|uart|the_sopc_2_uart_regs|selected_read_data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~16_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~16_combout\);

-- Location: LCCOMB_X28_Y11_N8
\inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~17_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data~16_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~15_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(4) 
-- & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|selected_read_data~16_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|control_reg\(4),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~15_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[4]~17_combout\);

-- Location: FF_X23_Y13_N1
\inst|spi|spi_slave_select_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(4));

-- Location: LCCOMB_X23_Y13_N0
\inst|spi|p1_data_to_cpu[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[4]~19_combout\ = (\inst|cpu|W_alu_result\(2) & (((\inst|spi|spi_slave_select_reg\(4)) # (\inst|spi|data_to_cpu[9]~5_combout\)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|TOE~q\ & ((!\inst|spi|data_to_cpu[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|TOE~q\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|spi|spi_slave_select_reg\(4),
	datad => \inst|spi|data_to_cpu[9]~5_combout\,
	combout => \inst|spi|p1_data_to_cpu[4]~19_combout\);

-- Location: FF_X29_Y17_N7
\inst|sys_clk_timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(20),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(20));

-- Location: FF_X29_Y17_N1
\inst|sys_clk_timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(4));

-- Location: LCCOMB_X29_Y17_N0
\inst|sys_clk_timer|read_mux_out[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[4]~21_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(20)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(4),
	datad => \inst|sys_clk_timer|counter_snapshot\(20),
	combout => \inst|sys_clk_timer|read_mux_out[4]~21_combout\);

-- Location: LCCOMB_X26_Y21_N30
\inst|timestamp_timer|read_mux_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~19_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timestamp_timer|period_l_register\(4) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timestamp_timer|period_l_register\(4),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timestamp_timer|read_mux_out~19_combout\);

-- Location: FF_X28_Y21_N23
\inst|timestamp_timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[20]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(20));

-- Location: LCCOMB_X21_Y22_N2
\inst|porta_b|read_mux_out[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[5]~18_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[5]~input_o\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_b|data_dir\(5))))) # (!\inst|watchdog_timer|Equal2~3_combout\ & 
-- (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_b|data_dir\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_b|data_dir\(5),
	datad => \porta_b[5]~input_o\,
	combout => \inst|porta_b|read_mux_out[5]~18_combout\);

-- Location: LCCOMB_X17_Y22_N0
\inst|porta_b|read_mux_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~19_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|porta_b|irq_mask\(5) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|porta_b|irq_mask\(5),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~19_combout\);

-- Location: FF_X21_Y22_N11
\inst|porta_b|edge_capture[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(5));

-- Location: LCCOMB_X21_Y22_N4
\inst|porta_b|read_mux_out[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[5]~20_combout\ = (\inst|porta_b|read_mux_out[5]~18_combout\) # ((\inst|porta_b|read_mux_out~19_combout\) # ((\inst|porta_b|edge_capture\(5) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture\(5),
	datab => \inst|porta_b|read_mux_out[5]~18_combout\,
	datac => \inst|porta_b|read_mux_out~19_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|porta_b|read_mux_out[5]~20_combout\);

-- Location: FF_X15_Y22_N25
\inst|porta_a|edge_capture[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(5));

-- Location: LCCOMB_X15_Y22_N26
\inst|porta_a|read_mux_out[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[5]~12_combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|porta_a|edge_capture\(5)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_a|data_dir\(5))))) # (!\inst|watchdog_timer|Equal2~0_combout\ & 
-- (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_a|data_dir\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_a|data_dir\(5),
	datad => \inst|porta_a|edge_capture\(5),
	combout => \inst|porta_a|read_mux_out[5]~12_combout\);

-- Location: LCCOMB_X15_Y22_N18
\inst|porta_a|read_mux_out[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[5]~13_combout\ = (\inst|porta_a|read_mux_out[5]~12_combout\) # ((\porta_a[5]~input_o\ & \inst|watchdog_timer|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \porta_a[5]~input_o\,
	datac => \inst|porta_a|read_mux_out[5]~12_combout\,
	datad => \inst|watchdog_timer|Equal2~3_combout\,
	combout => \inst|porta_a|read_mux_out[5]~13_combout\);

-- Location: FF_X26_Y10_N13
\inst|timer_geral|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(21),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(21));

-- Location: FF_X26_Y10_N23
\inst|timer_geral|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(5));

-- Location: LCCOMB_X26_Y10_N22
\inst|timer_geral|read_mux_out[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[5]~23_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(21)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(5),
	datad => \inst|timer_geral|counter_snapshot\(21),
	combout => \inst|timer_geral|read_mux_out[5]~23_combout\);

-- Location: LCCOMB_X23_Y12_N10
\inst|spi|p1_data_to_cpu[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[5]~22_combout\ = (\inst|cpu|W_alu_result\(4) & \inst|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(2),
	combout => \inst|spi|p1_data_to_cpu[5]~22_combout\);

-- Location: FF_X17_Y21_N31
\inst|porta_b|edge_capture[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|edge_capture~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|edge_capture\(7));

-- Location: FF_X15_Y21_N27
\inst|porta_a|edge_capture[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(7));

-- Location: LCCOMB_X27_Y16_N26
\inst|sys_clk_timer|read_mux_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~26_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|sys_clk_timer|period_l_register\(7) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|sys_clk_timer|period_l_register\(7),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|sys_clk_timer|read_mux_out~26_combout\);

-- Location: FF_X29_Y17_N23
\inst|sys_clk_timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[23]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(23));

-- Location: FF_X29_Y17_N25
\inst|sys_clk_timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(7));

-- Location: LCCOMB_X29_Y17_N24
\inst|sys_clk_timer|read_mux_out[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[7]~27_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(23)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(7),
	datad => \inst|sys_clk_timer|counter_snapshot\(23),
	combout => \inst|sys_clk_timer|read_mux_out[7]~27_combout\);

-- Location: LCCOMB_X27_Y15_N20
\inst|sys_clk_timer|read_mux_out[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[7]~28_combout\ = (\inst|sys_clk_timer|read_mux_out[7]~27_combout\) # ((\inst|sys_clk_timer|read_mux_out~26_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|sys_clk_timer|period_h_register\(7),
	datac => \inst|sys_clk_timer|read_mux_out[7]~27_combout\,
	datad => \inst|sys_clk_timer|read_mux_out~26_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[7]~28_combout\);

-- Location: FF_X23_Y13_N11
\inst|spi|spi_slave_select_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(7));

-- Location: LCCOMB_X23_Y13_N10
\inst|spi|p1_data_to_cpu[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[7]~25_combout\ = (\inst|cpu|W_alu_result\(2) & (((\inst|spi|spi_slave_select_reg\(7)) # (\inst|spi|data_to_cpu[9]~5_combout\)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|RRDY~q\ & ((!\inst|spi|data_to_cpu[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|RRDY~q\,
	datac => \inst|spi|spi_slave_select_reg\(7),
	datad => \inst|spi|data_to_cpu[9]~5_combout\,
	combout => \inst|spi|p1_data_to_cpu[7]~25_combout\);

-- Location: LCCOMB_X24_Y13_N6
\inst|spi|p1_data_to_cpu[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[7]~26_combout\ = (\inst|spi|data_to_cpu[9]~5_combout\ & ((\inst|spi|p1_data_to_cpu[7]~25_combout\ & ((\inst|spi|iRRDY_reg~q\))) # (!\inst|spi|p1_data_to_cpu[7]~25_combout\ & (\inst|spi|endofpacketvalue_reg\(7))))) # 
-- (!\inst|spi|data_to_cpu[9]~5_combout\ & (((\inst|spi|p1_data_to_cpu[7]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[9]~5_combout\,
	datab => \inst|spi|endofpacketvalue_reg\(7),
	datac => \inst|spi|iRRDY_reg~q\,
	datad => \inst|spi|p1_data_to_cpu[7]~25_combout\,
	combout => \inst|spi|p1_data_to_cpu[7]~26_combout\);

-- Location: LCCOMB_X23_Y14_N26
\inst|spi|p1_data_to_cpu[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[7]~27_combout\ = (\inst|watchdog_timer|Equal2~4_combout\ & (((\inst|spi|p1_data_to_cpu[7]~26_combout\)))) # (!\inst|watchdog_timer|Equal2~4_combout\ & ((\inst|spi|data_to_cpu[3]~3_combout\ & 
-- ((\inst|spi|p1_data_to_cpu[7]~26_combout\))) # (!\inst|spi|data_to_cpu[3]~3_combout\ & (\inst|spi|rx_holding_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~4_combout\,
	datab => \inst|spi|rx_holding_reg\(7),
	datac => \inst|spi|p1_data_to_cpu[7]~26_combout\,
	datad => \inst|spi|data_to_cpu[3]~3_combout\,
	combout => \inst|spi|p1_data_to_cpu[7]~27_combout\);

-- Location: LCCOMB_X23_Y13_N12
\inst|spi|E\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|E~combout\ = (\inst|spi|ROE~q\) # (\inst|spi|TOE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|ROE~q\,
	datad => \inst|spi|TOE~q\,
	combout => \inst|spi|E~combout\);

-- Location: LCCOMB_X26_Y13_N10
\inst|spi|p1_data_to_cpu[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[8]~29_combout\ = (\inst|cpu|W_alu_result\(2) & (((!\inst|spi|data_to_cpu[9]~5_combout\)))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|spi|data_to_cpu[9]~5_combout\ & ((\inst|spi|endofpacketvalue_reg\(8)))) # 
-- (!\inst|spi|data_to_cpu[9]~5_combout\ & (\inst|spi|E~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|E~combout\,
	datac => \inst|spi|endofpacketvalue_reg\(8),
	datad => \inst|spi|data_to_cpu[9]~5_combout\,
	combout => \inst|spi|p1_data_to_cpu[8]~29_combout\);

-- Location: LCCOMB_X27_Y16_N22
\inst|sys_clk_timer|read_mux_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~29_combout\ = (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & !\inst|sys_clk_timer|period_l_register\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|sys_clk_timer|period_l_register\(8),
	combout => \inst|sys_clk_timer|read_mux_out~29_combout\);

-- Location: FF_X29_Y15_N19
\inst|sys_clk_timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(24),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(24));

-- Location: FF_X29_Y15_N13
\inst|sys_clk_timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[8]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(8));

-- Location: LCCOMB_X29_Y15_N18
\inst|sys_clk_timer|read_mux_out[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[8]~30_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(24))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(24),
	datad => \inst|sys_clk_timer|counter_snapshot\(8),
	combout => \inst|sys_clk_timer|read_mux_out[8]~30_combout\);

-- Location: LCCOMB_X26_Y14_N4
\inst|sys_clk_timer|read_mux_out[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[8]~31_combout\ = (\inst|sys_clk_timer|read_mux_out~29_combout\) # ((\inst|sys_clk_timer|read_mux_out[8]~30_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|sys_clk_timer|read_mux_out~29_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(8),
	datad => \inst|sys_clk_timer|read_mux_out[8]~30_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[8]~31_combout\);

-- Location: LCCOMB_X26_Y14_N8
\inst|timestamp_timer|read_mux_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~28_combout\ = (!\inst|timestamp_timer|period_l_register\(8) & (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|period_l_register\(8),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|timestamp_timer|read_mux_out~28_combout\);

-- Location: FF_X26_Y14_N21
\inst|timestamp_timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(24),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(24));

-- Location: FF_X26_Y14_N23
\inst|timestamp_timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[8]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(8));

-- Location: LCCOMB_X26_Y14_N20
\inst|timestamp_timer|read_mux_out[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[8]~29_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(24)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|counter_snapshot\(8),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|timestamp_timer|counter_snapshot\(24),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|timestamp_timer|read_mux_out[8]~29_combout\);

-- Location: LCCOMB_X26_Y14_N24
\inst|timestamp_timer|read_mux_out[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[8]~30_combout\ = (\inst|timestamp_timer|read_mux_out~28_combout\) # ((\inst|timestamp_timer|read_mux_out[8]~29_combout\) # ((\inst|timestamp_timer|period_h_register\(8) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|period_h_register\(8),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|read_mux_out~28_combout\,
	datad => \inst|timestamp_timer|read_mux_out[8]~29_combout\,
	combout => \inst|timestamp_timer|read_mux_out[8]~30_combout\);

-- Location: LCCOMB_X27_Y16_N0
\inst|sys_clk_timer|read_mux_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~32_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|sys_clk_timer|period_l_register\(11) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|sys_clk_timer|period_l_register\(11),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|sys_clk_timer|read_mux_out~32_combout\);

-- Location: FF_X29_Y15_N31
\inst|sys_clk_timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[27]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(27));

-- Location: FF_X29_Y15_N9
\inst|sys_clk_timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(11));

-- Location: LCCOMB_X29_Y15_N8
\inst|sys_clk_timer|read_mux_out[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[11]~33_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(27)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(11),
	datad => \inst|sys_clk_timer|counter_snapshot\(27),
	combout => \inst|sys_clk_timer|read_mux_out[11]~33_combout\);

-- Location: LCCOMB_X24_Y15_N28
\inst|sys_clk_timer|read_mux_out[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[11]~34_combout\ = (\inst|sys_clk_timer|read_mux_out~32_combout\) # ((\inst|sys_clk_timer|read_mux_out[11]~33_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out~32_combout\,
	datab => \inst|sys_clk_timer|read_mux_out[11]~33_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|sys_clk_timer|period_h_register\(11),
	combout => \inst|sys_clk_timer|read_mux_out[11]~34_combout\);

-- Location: FF_X26_Y13_N9
\inst|spi|spi_slave_select_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_reg[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(11));

-- Location: LCCOMB_X24_Y15_N14
\inst|spi|p1_data_to_cpu[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[11]~32_combout\ = (\inst|spi|data_to_cpu[11]~6_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|spi|spi_slave_select_reg\(11)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|endofpacketvalue_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[11]~6_combout\,
	datab => \inst|spi|endofpacketvalue_reg\(11),
	datac => \inst|spi|spi_slave_select_reg\(11),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|spi|p1_data_to_cpu[11]~32_combout\);

-- Location: LCCOMB_X27_Y14_N30
\inst|timer_geral|read_mux_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~31_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(11) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(11),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~31_combout\);

-- Location: FF_X26_Y10_N21
\inst|timer_geral|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(27),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(27));

-- Location: FF_X26_Y10_N15
\inst|timer_geral|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(11));

-- Location: LCCOMB_X26_Y10_N14
\inst|timer_geral|read_mux_out[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[11]~32_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(27)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(11),
	datad => \inst|timer_geral|counter_snapshot\(27),
	combout => \inst|timer_geral|read_mux_out[11]~32_combout\);

-- Location: LCCOMB_X24_Y15_N22
\inst|timer_geral|read_mux_out[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[11]~33_combout\ = (\inst|timer_geral|read_mux_out[11]~32_combout\) # ((\inst|timer_geral|read_mux_out~31_combout\) # ((\inst|timer_geral|period_h_register\(11) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|read_mux_out[11]~32_combout\,
	datab => \inst|timer_geral|period_h_register\(11),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out~31_combout\,
	combout => \inst|timer_geral|read_mux_out[11]~33_combout\);

-- Location: LCCOMB_X24_Y15_N24
\inst|timestamp_timer|read_mux_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~31_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (\inst|timestamp_timer|period_l_register\(11) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|timestamp_timer|period_l_register\(11),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out~31_combout\);

-- Location: FF_X28_Y22_N9
\inst|timestamp_timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(27),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(27));

-- Location: FF_X28_Y22_N3
\inst|timestamp_timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(11));

-- Location: LCCOMB_X28_Y22_N2
\inst|timestamp_timer|read_mux_out[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[11]~32_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(27))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|counter_snapshot\(27),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(11),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out[11]~32_combout\);

-- Location: LCCOMB_X24_Y15_N6
\inst|timestamp_timer|read_mux_out[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[11]~33_combout\ = (\inst|timestamp_timer|read_mux_out[11]~32_combout\) # ((\inst|timestamp_timer|read_mux_out~31_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|timestamp_timer|period_h_register\(11),
	datac => \inst|timestamp_timer|read_mux_out[11]~32_combout\,
	datad => \inst|timestamp_timer|read_mux_out~31_combout\,
	combout => \inst|timestamp_timer|read_mux_out[11]~33_combout\);

-- Location: LCCOMB_X29_Y16_N6
\inst|sys_clk_timer|read_mux_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~35_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & !\inst|sys_clk_timer|period_l_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|sys_clk_timer|period_l_register\(14),
	combout => \inst|sys_clk_timer|read_mux_out~35_combout\);

-- Location: FF_X29_Y16_N25
\inst|sys_clk_timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(30),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(30));

-- Location: FF_X29_Y16_N27
\inst|sys_clk_timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[14]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(14));

-- Location: LCCOMB_X29_Y16_N24
\inst|sys_clk_timer|read_mux_out[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[14]~36_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(30)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|counter_snapshot\(14),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(30),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[14]~36_combout\);

-- Location: LCCOMB_X29_Y16_N0
\inst|sys_clk_timer|read_mux_out[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[14]~37_combout\ = (\inst|sys_clk_timer|read_mux_out~35_combout\) # ((\inst|sys_clk_timer|read_mux_out[14]~36_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out~35_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(14),
	datad => \inst|sys_clk_timer|read_mux_out[14]~36_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[14]~37_combout\);

-- Location: FF_X23_Y12_N5
\inst|spi|spi_slave_select_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_reg[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(14));

-- Location: LCCOMB_X23_Y12_N12
\inst|spi|p1_data_to_cpu[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[14]~33_combout\ = (\inst|spi|data_to_cpu[11]~6_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|spi|spi_slave_select_reg\(14))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|spi|endofpacketvalue_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|data_to_cpu[11]~6_combout\,
	datac => \inst|spi|spi_slave_select_reg\(14),
	datad => \inst|spi|endofpacketvalue_reg\(14),
	combout => \inst|spi|p1_data_to_cpu[14]~33_combout\);

-- Location: LCCOMB_X24_Y22_N10
\inst|timestamp_timer|read_mux_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~34_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & !\inst|timestamp_timer|period_l_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|timestamp_timer|period_l_register\(14),
	combout => \inst|timestamp_timer|read_mux_out~34_combout\);

-- Location: FF_X28_Y22_N15
\inst|timestamp_timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[14]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(14));

-- Location: LCCOMB_X26_Y16_N22
\inst|sys_clk_timer|read_mux_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~38_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & !\inst|sys_clk_timer|period_l_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|sys_clk_timer|period_l_register\(15),
	combout => \inst|sys_clk_timer|read_mux_out~38_combout\);

-- Location: FF_X29_Y16_N5
\inst|sys_clk_timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(31),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(31));

-- Location: FF_X29_Y16_N23
\inst|sys_clk_timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[15]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(15));

-- Location: LCCOMB_X29_Y16_N4
\inst|sys_clk_timer|read_mux_out[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[15]~39_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(31)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|counter_snapshot\(15),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(31),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[15]~39_combout\);

-- Location: LCCOMB_X26_Y15_N26
\inst|sys_clk_timer|read_mux_out[15]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[15]~40_combout\ = (\inst|sys_clk_timer|read_mux_out~38_combout\) # ((\inst|sys_clk_timer|read_mux_out[15]~39_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out~38_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(15),
	datad => \inst|sys_clk_timer|read_mux_out[15]~39_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[15]~40_combout\);

-- Location: FF_X23_Y12_N23
\inst|spi|spi_slave_select_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_reg[15]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(15));

-- Location: LCCOMB_X23_Y12_N30
\inst|spi|p1_data_to_cpu[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[15]~34_combout\ = (\inst|spi|data_to_cpu[11]~6_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|spi|spi_slave_select_reg\(15)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|endofpacketvalue_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|endofpacketvalue_reg\(15),
	datac => \inst|spi|spi_slave_select_reg\(15),
	datad => \inst|spi|data_to_cpu[11]~6_combout\,
	combout => \inst|spi|p1_data_to_cpu[15]~34_combout\);

-- Location: FF_X28_Y10_N31
\inst|timer_geral|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[15]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(15));

-- Location: LCCOMB_X24_Y22_N12
\inst|timestamp_timer|read_mux_out~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~37_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & !\inst|timestamp_timer|period_l_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|timestamp_timer|period_l_register\(15),
	combout => \inst|timestamp_timer|read_mux_out~37_combout\);

-- Location: LCCOMB_X26_Y16_N4
\inst|sys_clk_timer|read_mux_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~41_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (\inst|sys_clk_timer|period_l_register\(12) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|sys_clk_timer|period_l_register\(12),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|sys_clk_timer|read_mux_out~41_combout\);

-- Location: LCCOMB_X26_Y16_N6
\inst|sys_clk_timer|read_mux_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~44_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (\inst|sys_clk_timer|period_l_register\(13) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|sys_clk_timer|period_l_register\(13),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|sys_clk_timer|read_mux_out~44_combout\);

-- Location: FF_X29_Y16_N21
\inst|sys_clk_timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(29),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(29));

-- Location: FF_X29_Y16_N15
\inst|sys_clk_timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(13));

-- Location: LCCOMB_X29_Y16_N14
\inst|sys_clk_timer|read_mux_out[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[13]~45_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(29)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|sys_clk_timer|counter_snapshot\(13),
	datad => \inst|sys_clk_timer|counter_snapshot\(29),
	combout => \inst|sys_clk_timer|read_mux_out[13]~45_combout\);

-- Location: LCCOMB_X29_Y16_N12
\inst|sys_clk_timer|read_mux_out[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[13]~46_combout\ = (\inst|sys_clk_timer|read_mux_out[13]~45_combout\) # ((\inst|sys_clk_timer|read_mux_out~44_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|sys_clk_timer|period_h_register\(13),
	datac => \inst|sys_clk_timer|read_mux_out[13]~45_combout\,
	datad => \inst|sys_clk_timer|read_mux_out~44_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[13]~46_combout\);

-- Location: FF_X26_Y13_N19
\inst|spi|spi_slave_select_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_reg[13]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(13));

-- Location: LCCOMB_X26_Y12_N8
\inst|spi|p1_data_to_cpu[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[13]~36_combout\ = (\inst|spi|data_to_cpu[11]~6_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|spi|spi_slave_select_reg\(13)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|endofpacketvalue_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|data_to_cpu[11]~6_combout\,
	datab => \inst|spi|endofpacketvalue_reg\(13),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|spi|spi_slave_select_reg\(13),
	combout => \inst|spi|p1_data_to_cpu[13]~36_combout\);

-- Location: LCCOMB_X27_Y14_N14
\inst|timer_geral|read_mux_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~43_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(13) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(13),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~43_combout\);

-- Location: FF_X16_Y22_N7
\inst|porta_b|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_b[2]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(2));

-- Location: FF_X16_Y22_N17
\inst|porta_b|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d2_data_in[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(2));

-- Location: LCCOMB_X16_Y12_N26
\inst|porta_b|edge_capture_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture_wr_strobe~combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|porta_b|wr_strobe~1_combout\ & (!\inst|porta_b_s1_translator|wait_latency_counter\(0) & !\inst|porta_b_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|porta_b|wr_strobe~1_combout\,
	datac => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	combout => \inst|porta_b|edge_capture_wr_strobe~combout\);

-- Location: LCCOMB_X16_Y22_N0
\inst|porta_b|edge_capture~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~0_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(2)) # ((!\inst|porta_b|d2_data_in\(2) & \inst|porta_b|d1_data_in\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_b|d2_data_in\(2),
	datac => \inst|porta_b|edge_capture\(2),
	datad => \inst|porta_b|d1_data_in\(2),
	combout => \inst|porta_b|edge_capture~0_combout\);

-- Location: FF_X27_Y13_N5
\inst|spi|spi_slave_select_holding_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(2));

-- Location: LCCOMB_X22_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23)) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X27_Y13_N19
\inst|spi|spi_slave_select_holding_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[10]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(10));

-- Location: LCCOMB_X29_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(21),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X23_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(11));

-- Location: FF_X20_Y20_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(16));

-- Location: FF_X24_Y20_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X24_Y20_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~46_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(5),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X27_Y19_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X26_Y18_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(25),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(25),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X27_Y19_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X26_Y20_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(27),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(27),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X27_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X27_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(26),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(26),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X22_Y18_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X27_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~8_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X12_Y8_N11
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X12_Y8_N22
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X16_Y22_N3
\inst|porta_b|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_b[1]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(1));

-- Location: FF_X16_Y22_N13
\inst|porta_b|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d2_data_in[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(1));

-- Location: LCCOMB_X16_Y22_N10
\inst|porta_b|edge_capture~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~1_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(1)) # ((\inst|porta_b|d1_data_in\(1) & !\inst|porta_b|d2_data_in\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_b|d1_data_in\(1),
	datac => \inst|porta_b|edge_capture\(1),
	datad => \inst|porta_b|d2_data_in\(1),
	combout => \inst|porta_b|edge_capture~1_combout\);

-- Location: FF_X27_Y13_N1
\inst|spi|spi_slave_select_holding_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[9]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(9));

-- Location: FF_X23_Y21_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X16_Y17_N24
\inst|cpu|E_alu_result[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[31]~31_combout\ = (\inst|cpu|W_alu_result[25]~27_combout\ & (((\inst|cpu|E_shift_rot_result\(31))) # (!\inst|cpu|W_alu_result[25]~26_combout\))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|W_alu_result[25]~26_combout\ & 
-- ((\inst|cpu|E_logic_result[31]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~27_combout\,
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|E_shift_rot_result\(31),
	datad => \inst|cpu|E_logic_result[31]~32_combout\,
	combout => \inst|cpu|E_alu_result[31]~31_combout\);

-- Location: LCCOMB_X16_Y17_N26
\inst|cpu|E_alu_result[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[31]~32_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[31]~31_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[31]~31_combout\ & (\inst|cpu|Add1~62_combout\)) # 
-- (!\inst|cpu|E_alu_result[31]~31_combout\ & ((\inst|cpu|Add2~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~62_combout\,
	datab => \inst|cpu|Add2~62_combout\,
	datac => \inst|cpu|W_alu_result[25]~26_combout\,
	datad => \inst|cpu|E_alu_result[31]~31_combout\,
	combout => \inst|cpu|E_alu_result[31]~32_combout\);

-- Location: LCCOMB_X12_Y15_N24
\inst|cpu|E_alu_result[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[29]~35_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_shift_rot_result\(29))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_logic_result[29]~20_combout\))))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(29),
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|W_alu_result[25]~27_combout\,
	datad => \inst|cpu|E_logic_result[29]~20_combout\,
	combout => \inst|cpu|E_alu_result[29]~35_combout\);

-- Location: LCCOMB_X12_Y15_N26
\inst|cpu|E_alu_result[29]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[29]~36_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[29]~35_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[29]~35_combout\ & (\inst|cpu|Add1~58_combout\)) # 
-- (!\inst|cpu|E_alu_result[29]~35_combout\ & ((\inst|cpu|Add2~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~58_combout\,
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|E_alu_result[29]~35_combout\,
	datad => \inst|cpu|Add2~58_combout\,
	combout => \inst|cpu|E_alu_result[29]~36_combout\);

-- Location: LCCOMB_X12_Y15_N20
\inst|cpu|E_alu_result[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[27]~39_combout\ = (\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_shift_rot_result\(27)) # ((!\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & 
-- (((\inst|cpu|E_logic_result[27]~22_combout\ & \inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(27),
	datab => \inst|cpu|E_logic_result[27]~22_combout\,
	datac => \inst|cpu|W_alu_result[25]~27_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[27]~39_combout\);

-- Location: LCCOMB_X12_Y15_N30
\inst|cpu|E_alu_result[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[27]~40_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[27]~39_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[27]~39_combout\ & ((\inst|cpu|Add1~54_combout\))) # 
-- (!\inst|cpu|E_alu_result[27]~39_combout\ & (\inst|cpu|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~54_combout\,
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|Add1~54_combout\,
	datad => \inst|cpu|E_alu_result[27]~39_combout\,
	combout => \inst|cpu|E_alu_result[27]~40_combout\);

-- Location: LCCOMB_X11_Y14_N14
\inst|cpu|E_alu_result[25]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[25]~43_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_shift_rot_result\(25))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_logic_result[25]~24_combout\))))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(25),
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|E_logic_result[25]~24_combout\,
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[25]~43_combout\);

-- Location: LCCOMB_X11_Y14_N24
\inst|cpu|E_alu_result[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[24]~45_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_shift_rot_result\(24))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_logic_result[24]~25_combout\))))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(24),
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|E_logic_result[24]~25_combout\,
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[24]~45_combout\);

-- Location: LCCOMB_X11_Y14_N10
\inst|cpu|E_alu_result[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[24]~46_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[24]~45_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[24]~45_combout\ & (\inst|cpu|Add1~48_combout\)) # 
-- (!\inst|cpu|E_alu_result[24]~45_combout\ & ((\inst|cpu|Add2~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~26_combout\,
	datab => \inst|cpu|Add1~48_combout\,
	datac => \inst|cpu|Add2~48_combout\,
	datad => \inst|cpu|E_alu_result[24]~45_combout\,
	combout => \inst|cpu|E_alu_result[24]~46_combout\);

-- Location: LCCOMB_X16_Y17_N28
\inst|cpu|E_alu_result[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[22]~49_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_shift_rot_result\(22))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_logic_result[22]~27_combout\))))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(22),
	datab => \inst|cpu|E_logic_result[22]~27_combout\,
	datac => \inst|cpu|W_alu_result[25]~26_combout\,
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[22]~49_combout\);

-- Location: LCCOMB_X16_Y17_N6
\inst|cpu|E_alu_result[22]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[22]~50_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[22]~49_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[22]~49_combout\ & ((\inst|cpu|Add1~44_combout\))) # 
-- (!\inst|cpu|E_alu_result[22]~49_combout\ & (\inst|cpu|Add2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~44_combout\,
	datab => \inst|cpu|Add1~44_combout\,
	datac => \inst|cpu|W_alu_result[25]~26_combout\,
	datad => \inst|cpu|E_alu_result[22]~49_combout\,
	combout => \inst|cpu|E_alu_result[22]~50_combout\);

-- Location: LCCOMB_X21_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~16_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) $ (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCCOMB_X21_Y20_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~17_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~16_combout\) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ 
-- & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~16_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X17_Y21_N9
\inst|porta_b|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_b[0]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(0));

-- Location: FF_X17_Y21_N27
\inst|porta_b|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|d1_data_in\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(0));

-- Location: LCCOMB_X17_Y21_N10
\inst|porta_b|edge_capture~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~2_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(0)) # ((!\inst|porta_b|d2_data_in\(0) & \inst|porta_b|d1_data_in\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|d2_data_in\(0),
	datab => \inst|porta_b|d1_data_in\(0),
	datac => \inst|porta_b|edge_capture\(0),
	datad => \inst|porta_b|edge_capture_wr_strobe~combout\,
	combout => \inst|porta_b|edge_capture~2_combout\);

-- Location: FF_X15_Y21_N13
\inst|porta_a|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_a[0]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(0));

-- Location: FF_X15_Y21_N7
\inst|porta_a|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(0));

-- Location: LCCOMB_X15_Y21_N24
\inst|porta_a|edge_capture~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~2_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(0)) # ((!\inst|porta_a|d2_data_in\(0) & \inst|porta_a|d1_data_in\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|d2_data_in\(0),
	datab => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_a|edge_capture\(0),
	datad => \inst|porta_a|d1_data_in\(0),
	combout => \inst|porta_a|edge_capture~2_combout\);

-- Location: FF_X24_Y10_N15
\inst|spi|tx_holding_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|tx_holding_reg[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(7));

-- Location: FF_X16_Y22_N31
\inst|porta_b|d1_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d1_data_in[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(3));

-- Location: FF_X16_Y22_N25
\inst|porta_b|d2_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|d1_data_in\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(3));

-- Location: LCCOMB_X16_Y22_N28
\inst|porta_b|edge_capture~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~3_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(3)) # ((!\inst|porta_b|d2_data_in\(3) & \inst|porta_b|d1_data_in\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_b|d2_data_in\(3),
	datac => \inst|porta_b|edge_capture\(3),
	datad => \inst|porta_b|d1_data_in\(3),
	combout => \inst|porta_b|edge_capture~3_combout\);

-- Location: FF_X14_Y22_N27
\inst|porta_a|d1_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_a[3]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(3));

-- Location: FF_X14_Y22_N13
\inst|porta_a|d2_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_a|d1_data_in\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(3));

-- Location: LCCOMB_X14_Y22_N0
\inst|porta_a|edge_capture~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~3_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(3)) # ((\inst|porta_a|d1_data_in\(3) & !\inst|porta_a|d2_data_in\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|d1_data_in\(3),
	datab => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_a|edge_capture\(3),
	datad => \inst|porta_a|d2_data_in\(3),
	combout => \inst|porta_a|edge_capture~3_combout\);

-- Location: FF_X27_Y13_N15
\inst|spi|spi_slave_select_holding_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(3));

-- Location: FF_X21_Y22_N21
\inst|porta_b|d1_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_b[6]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(6));

-- Location: FF_X21_Y22_N31
\inst|porta_b|d2_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d2_data_in[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(6));

-- Location: LCCOMB_X21_Y22_N22
\inst|porta_b|edge_capture~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~4_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(6)) # ((!\inst|porta_b|d2_data_in\(6) & \inst|porta_b|d1_data_in\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|d2_data_in\(6),
	datab => \inst|porta_b|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_b|edge_capture\(6),
	datad => \inst|porta_b|d1_data_in\(6),
	combout => \inst|porta_b|edge_capture~4_combout\);

-- Location: FF_X27_Y13_N11
\inst|spi|spi_slave_select_holding_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(6));

-- Location: FF_X21_Y22_N9
\inst|porta_b|d1_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d1_data_in[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(4));

-- Location: FF_X21_Y22_N19
\inst|porta_b|d2_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|d1_data_in\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(4));

-- Location: LCCOMB_X21_Y22_N24
\inst|porta_b|edge_capture~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~5_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(4)) # ((!\inst|porta_b|d2_data_in\(4) & \inst|porta_b|d1_data_in\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|d2_data_in\(4),
	datab => \inst|porta_b|d1_data_in\(4),
	datac => \inst|porta_b|edge_capture\(4),
	datad => \inst|porta_b|edge_capture_wr_strobe~combout\,
	combout => \inst|porta_b|edge_capture~5_combout\);

-- Location: FF_X15_Y22_N7
\inst|porta_a|d1_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d1_data_in[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(4));

-- Location: FF_X15_Y22_N9
\inst|porta_a|d2_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(4));

-- Location: LCCOMB_X15_Y22_N22
\inst|porta_a|edge_capture~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~5_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(4)) # ((!\inst|porta_a|d2_data_in\(4) & \inst|porta_a|d1_data_in\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_a|d2_data_in\(4),
	datac => \inst|porta_a|edge_capture\(4),
	datad => \inst|porta_a|d1_data_in\(4),
	combout => \inst|porta_a|edge_capture~5_combout\);

-- Location: FF_X27_Y13_N3
\inst|spi|spi_slave_select_holding_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(4));

-- Location: FF_X21_Y22_N29
\inst|porta_b|d1_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d1_data_in[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(5));

-- Location: FF_X21_Y22_N7
\inst|porta_b|d2_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d2_data_in[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(5));

-- Location: LCCOMB_X21_Y22_N10
\inst|porta_b|edge_capture~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~6_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(5)) # ((!\inst|porta_b|d2_data_in\(5) & \inst|porta_b|d1_data_in\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|d2_data_in\(5),
	datab => \inst|porta_b|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_b|edge_capture\(5),
	datad => \inst|porta_b|d1_data_in\(5),
	combout => \inst|porta_b|edge_capture~6_combout\);

-- Location: FF_X15_Y22_N11
\inst|porta_a|d1_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d1_data_in[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(5));

-- Location: FF_X15_Y22_N5
\inst|porta_a|d2_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(5));

-- Location: LCCOMB_X15_Y22_N24
\inst|porta_a|edge_capture~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~6_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(5)) # ((!\inst|porta_a|d2_data_in\(5) & \inst|porta_a|d1_data_in\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_a|d2_data_in\(5),
	datac => \inst|porta_a|edge_capture\(5),
	datad => \inst|porta_a|d1_data_in\(5),
	combout => \inst|porta_a|edge_capture~6_combout\);

-- Location: FF_X17_Y21_N13
\inst|porta_b|d1_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d1_data_in[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d1_data_in\(7));

-- Location: FF_X17_Y21_N7
\inst|porta_b|d2_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|d2_data_in[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|d2_data_in\(7));

-- Location: LCCOMB_X17_Y21_N30
\inst|porta_b|edge_capture~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|edge_capture~7_combout\ = (!\inst|porta_b|edge_capture_wr_strobe~combout\ & ((\inst|porta_b|edge_capture\(7)) # ((\inst|porta_b|d1_data_in\(7) & !\inst|porta_b|d2_data_in\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|d1_data_in\(7),
	datab => \inst|porta_b|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_b|edge_capture\(7),
	datad => \inst|porta_b|d2_data_in\(7),
	combout => \inst|porta_b|edge_capture~7_combout\);

-- Location: FF_X15_Y21_N17
\inst|porta_a|d1_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d1_data_in[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(7));

-- Location: FF_X15_Y21_N19
\inst|porta_a|d2_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(7));

-- Location: LCCOMB_X15_Y21_N26
\inst|porta_a|edge_capture~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~7_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(7)) # ((!\inst|porta_a|d2_data_in\(7) & \inst|porta_a|d1_data_in\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|d2_data_in\(7),
	datab => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_a|edge_capture\(7),
	datad => \inst|porta_a|d1_data_in\(7),
	combout => \inst|porta_a|edge_capture~7_combout\);

-- Location: FF_X27_Y13_N9
\inst|spi|spi_slave_select_holding_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(7));

-- Location: FF_X27_Y13_N29
\inst|spi|spi_slave_select_holding_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(11));

-- Location: FF_X27_Y13_N13
\inst|spi|spi_slave_select_holding_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(14));

-- Location: FF_X27_Y13_N17
\inst|spi|spi_slave_select_holding_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[15]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(15));

-- Location: FF_X23_Y9_N25
\inst|spi|spi_slave_select_holding_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(13));

-- Location: FF_X30_Y13_N25
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10));

-- Location: FF_X30_Y13_N23
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7));

-- Location: FF_X30_Y13_N5
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4));

-- Location: FF_X30_Y13_N13
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~12_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X23_Y20_N2
\inst|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~16_combout\ = (\inst|cpu|d_writedata\(11) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(11),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X23_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~2_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y20_N10
\inst|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~20_combout\ = (\inst|cpu|d_writedata\(16) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(16),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X23_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: FF_X29_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X29_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(6)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X24_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~13_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(5),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X27_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~14_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCCOMB_X27_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~15_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCCOMB_X27_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~16_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCCOMB_X22_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X12_Y8_N5
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X12_Y8_N10
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(3),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: LCCOMB_X23_Y21_N6
\inst|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~25_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(19),
	combout => \inst|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X30_Y13_N24
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~2_combout\ = (\inst|uart|the_sopc_2_uart_rx|Add0~20_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Add0~20_combout\ & (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~20_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~2_combout\);

-- Location: LCCOMB_X30_Y13_N22
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~5_combout\ = (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|Add0~14_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ 
-- (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~14_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~5_combout\);

-- Location: LCCOMB_X30_Y13_N4
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~8_combout\ = (\inst|uart|the_sopc_2_uart_rx|Add0~8_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Add0~8_combout\ & (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~8_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~8_combout\);

-- Location: LCCOMB_X30_Y13_N12
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~12_combout\ = (\inst|uart|the_sopc_2_uart_rx|Add0~0_combout\ & (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ 
-- (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Add0~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~12_combout\);

-- Location: FF_X30_Y18_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X29_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~22_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(6),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X12_Y8_N15
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X12_Y8_N4
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(2),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X28_Y20_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X28_Y20_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(12))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(12),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(12),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X24_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X23_Y21_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(10)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(10),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: FF_X27_Y19_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X30_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(8),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~76_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~75_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~75_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(10),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X29_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X29_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(9),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X12_Y8_N14
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X28_Y20_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~25_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(12),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X24_Y20_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~28_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(10) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X27_Y19_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~29_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X29_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~30_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(9),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCCOMB_X16_Y13_N18
\inst|watchdog_timer_s1_translator|read_latency_shift_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|read_latency_shift_reg~5_combout\ = (\inst|cpu|d_read~q\ & (\inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & 
-- !\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\,
	datac => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: LCCOMB_X19_Y13_N10
\inst|cmd_xbar_mux|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|WideOr1~3_combout\ = (\inst|cmd_xbar_mux|saved_grant\(0) & (!\inst|addr_router|Equal1~1_combout\ & (!\inst|cpu_instruction_master_translator|read_accepted~q\ & !\inst|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|addr_router|Equal1~1_combout\,
	datac => \inst|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cmd_xbar_mux|WideOr1~3_combout\);

-- Location: LCCOMB_X14_Y13_N28
\inst|addr_router_001|src_channel[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[0]~7_combout\ = ((\inst|cpu|W_alu_result\(6) & (\inst|cpu|W_alu_result\(3) & !\inst|cpu|W_alu_result\(4)))) # (!\inst|cpu|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(8),
	combout => \inst|addr_router_001|src_channel[0]~7_combout\);

-- Location: LCCOMB_X21_Y12_N30
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\inst|cpu|d_read~q\ & (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & 
-- !\inst|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|cpu_data_master_translator|read_accepted~q\,
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X16_Y12_N22
\inst|porta_b_s1_translator|wait_latency_counter[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\ = (\inst|addr_router_001|Equal8~1_combout\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & 
-- !\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal8~1_combout\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\);

-- Location: LCCOMB_X22_Y15_N18
\inst|cpu|F_iw[5]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[5]~101_combout\ = (\inst|cpu|F_iw[5]~52_combout\) # ((\inst|memoria_s1_translator|read_latency_shift_reg\(0) & (\inst|rsp_xbar_mux_001|src_payload~29_combout\ & 
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_mux_001|src_payload~29_combout\,
	datac => \inst|cpu|F_iw[5]~52_combout\,
	datad => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	combout => \inst|cpu|F_iw[5]~101_combout\);

-- Location: LCCOMB_X17_Y11_N30
\inst|rsp_xbar_mux_001|src_data[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~20_combout\ = (\inst|rsp_xbar_mux_001|src_data[1]~9_combout\) # ((\inst|sysid_control_slave_translator|av_readdata_pre\(7) & (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[1]~9_combout\,
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~20_combout\);

-- Location: LCCOMB_X21_Y15_N18
\inst|rsp_xbar_mux_001|src_payload~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~124_combout\ = (\inst|rsp_xbar_mux_001|src_payload~76_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~76_combout\,
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~124_combout\);

-- Location: LCCOMB_X24_Y15_N0
\inst|rsp_xbar_mux_001|src_payload~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~125_combout\ = (\inst|rsp_xbar_mux_001|src_payload~86_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst|rsp_xbar_mux_001|src_payload~86_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~125_combout\);

-- Location: LCCOMB_X19_Y15_N22
\inst|cpu|E_alu_result[27]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[27]~62_combout\ = (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & \inst|cpu|E_alu_result[27]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|E_alu_result[27]~40_combout\,
	combout => \inst|cpu|E_alu_result[27]~62_combout\);

-- Location: LCCOMB_X16_Y17_N30
\inst|cpu|E_alu_result[22]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[22]~67_combout\ = (\inst|cpu|E_alu_result[22]~50_combout\ & (!\inst|cpu|R_ctrl_rdctl_inst~q\ & !\inst|cpu|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[22]~50_combout\,
	datab => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst|cpu|R_ctrl_br_cmp~q\,
	combout => \inst|cpu|E_alu_result[22]~67_combout\);

-- Location: LCCOMB_X14_Y20_N12
\inst|cpu|D_wr_dst_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_wr_dst_reg~4_combout\ = (\inst|cpu|D_iw\(1)) # (!\inst|cpu|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_wr_dst_reg~4_combout\);

-- Location: LCCOMB_X19_Y13_N22
\inst|cpu_instruction_master_translator|read_accepted~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~5_combout\ = (\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\inst|cpu_instruction_master_translator|read_accepted~3_combout\) # 
-- ((\inst|cpu_instruction_master_translator|read_accepted~4_combout\ & !\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_instruction_master_translator|read_accepted~4_combout\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst|cpu_instruction_master_translator|read_accepted~3_combout\,
	combout => \inst|cpu_instruction_master_translator|read_accepted~5_combout\);

-- Location: LCCOMB_X27_Y14_N6
\inst|timer_geral|period_l_register[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[3]~3_combout\ = !\inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|timer_geral|period_l_register[3]~3_combout\);

-- Location: LCCOMB_X17_Y12_N10
\inst|cmd_xbar_mux_003|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux_003|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_003|update_grant~1_combout\,
	combout => \inst|cmd_xbar_mux_003|packet_in_progress~0_combout\);

-- Location: LCCOMB_X21_Y13_N2
\inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ = !\inst|cmd_xbar_mux_002|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	combout => \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X15_Y13_N10
\inst|cmd_xbar_mux|arb|top_priority_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout\ = !\inst|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout\);

-- Location: LCCOMB_X16_Y10_N8
\inst|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: LCCOMB_X24_Y17_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[4]~4_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[4]~4_combout\);

-- Location: LCCOMB_X23_Y18_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[2]~6_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[2]~6_combout\);

-- Location: LCCOMB_X23_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[1]~7_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[1]~7_combout\);

-- Location: LCCOMB_X28_Y17_N6
\inst|sys_clk_timer|counter_snapshot[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[2]~0_combout\ = !\inst|sys_clk_timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sys_clk_timer|internal_counter\(2),
	combout => \inst|sys_clk_timer|counter_snapshot[2]~0_combout\);

-- Location: LCCOMB_X26_Y22_N2
\inst|timestamp_timer|counter_snapshot[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[2]~0_combout\ = !\inst|timestamp_timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(2),
	combout => \inst|timestamp_timer|counter_snapshot[2]~0_combout\);

-- Location: LCCOMB_X24_Y9_N14
\inst|timer_geral|counter_snapshot[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[2]~0_combout\ = !\inst|timer_geral|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|internal_counter\(2),
	combout => \inst|timer_geral|counter_snapshot[2]~0_combout\);

-- Location: LCCOMB_X26_Y21_N28
\inst|timestamp_timer|period_l_register[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[3]~3_combout\ = !\inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(3),
	combout => \inst|timestamp_timer|period_l_register[3]~3_combout\);

-- Location: LCCOMB_X26_Y16_N10
\inst|sys_clk_timer|period_l_register[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[15]~8_combout\ = !\inst|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|sys_clk_timer|period_l_register[15]~8_combout\);

-- Location: LCCOMB_X28_Y17_N2
\inst|sys_clk_timer|counter_snapshot[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[1]~1_combout\ = !\inst|sys_clk_timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(1),
	combout => \inst|sys_clk_timer|counter_snapshot[1]~1_combout\);

-- Location: LCCOMB_X26_Y22_N10
\inst|timestamp_timer|counter_snapshot[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[1]~1_combout\ = !\inst|timestamp_timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(1),
	combout => \inst|timestamp_timer|counter_snapshot[1]~1_combout\);

-- Location: LCCOMB_X24_Y9_N30
\inst|timer_geral|counter_snapshot[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[1]~1_combout\ = !\inst|timer_geral|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|internal_counter\(1),
	combout => \inst|timer_geral|counter_snapshot[1]~1_combout\);

-- Location: LCCOMB_X29_Y15_N16
\inst|sys_clk_timer|counter_snapshot[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[9]~2_combout\ = !\inst|sys_clk_timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(9),
	combout => \inst|sys_clk_timer|counter_snapshot[9]~2_combout\);

-- Location: LCCOMB_X28_Y22_N6
\inst|timestamp_timer|counter_snapshot[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[9]~2_combout\ = !\inst|timestamp_timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(9),
	combout => \inst|timestamp_timer|counter_snapshot[9]~2_combout\);

-- Location: LCCOMB_X26_Y10_N26
\inst|timer_geral|counter_snapshot[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[9]~2_combout\ = !\inst|timer_geral|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(9),
	combout => \inst|timer_geral|counter_snapshot[9]~2_combout\);

-- Location: LCCOMB_X28_Y17_N22
\inst|sys_clk_timer|counter_snapshot[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[0]~3_combout\ = !\inst|sys_clk_timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(0),
	combout => \inst|sys_clk_timer|counter_snapshot[0]~3_combout\);

-- Location: LCCOMB_X28_Y17_N10
\inst|sys_clk_timer|counter_snapshot[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[3]~4_combout\ = !\inst|sys_clk_timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(3),
	combout => \inst|sys_clk_timer|counter_snapshot[3]~4_combout\);

-- Location: LCCOMB_X26_Y22_N18
\inst|timestamp_timer|counter_snapshot[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[3]~4_combout\ = !\inst|timestamp_timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(3),
	combout => \inst|timestamp_timer|counter_snapshot[3]~4_combout\);

-- Location: LCCOMB_X24_Y9_N6
\inst|timer_geral|counter_snapshot[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[3]~4_combout\ = !\inst|timer_geral|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|internal_counter\(3),
	combout => \inst|timer_geral|counter_snapshot[3]~4_combout\);

-- Location: LCCOMB_X29_Y17_N28
\inst|sys_clk_timer|counter_snapshot[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[6]~5_combout\ = !\inst|sys_clk_timer|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(6),
	combout => \inst|sys_clk_timer|counter_snapshot[6]~5_combout\);

-- Location: LCCOMB_X29_Y15_N12
\inst|sys_clk_timer|counter_snapshot[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[8]~6_combout\ = !\inst|sys_clk_timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sys_clk_timer|internal_counter\(8),
	combout => \inst|sys_clk_timer|counter_snapshot[8]~6_combout\);

-- Location: LCCOMB_X26_Y14_N22
\inst|timestamp_timer|counter_snapshot[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[8]~6_combout\ = !\inst|timestamp_timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|internal_counter\(8),
	combout => \inst|timestamp_timer|counter_snapshot[8]~6_combout\);

-- Location: LCCOMB_X29_Y16_N26
\inst|sys_clk_timer|counter_snapshot[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[14]~7_combout\ = !\inst|sys_clk_timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(14),
	combout => \inst|sys_clk_timer|counter_snapshot[14]~7_combout\);

-- Location: LCCOMB_X28_Y22_N14
\inst|timestamp_timer|counter_snapshot[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[14]~7_combout\ = !\inst|timestamp_timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(14),
	combout => \inst|timestamp_timer|counter_snapshot[14]~7_combout\);

-- Location: LCCOMB_X29_Y16_N22
\inst|sys_clk_timer|counter_snapshot[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[15]~8_combout\ = !\inst|sys_clk_timer|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(15),
	combout => \inst|sys_clk_timer|counter_snapshot[15]~8_combout\);

-- Location: LCCOMB_X28_Y10_N30
\inst|timer_geral|counter_snapshot[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[15]~8_combout\ = !\inst|timer_geral|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|internal_counter\(15),
	combout => \inst|timer_geral|counter_snapshot[15]~8_combout\);

-- Location: JTAG_X1_Y15_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X24_Y7_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: FF_X26_Y7_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X26_Y7_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: FF_X26_Y7_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: FF_X26_Y7_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: FF_X26_Y7_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X24_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: FF_X24_Y7_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X16_Y9_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X16_Y9_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: FF_X16_Y9_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X16_Y9_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X16_Y9_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X26_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\);

-- Location: LCCOMB_X26_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\);

-- Location: LCCOMB_X26_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15\);

-- Location: LCCOMB_X26_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17\);

-- Location: LCCOMB_X26_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\);

-- Location: LCCOMB_X24_Y7_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: FF_X24_Y7_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCCOMB_X16_Y9_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X16_Y9_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X16_Y9_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X16_Y9_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X16_Y9_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCCOMB_X24_Y7_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: FF_X24_Y7_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCCOMB_X24_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~22_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: FF_X21_Y7_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X21_Y7_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X21_Y7_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X17_Y7_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X17_Y7_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X17_Y7_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X17_Y7_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X17_Y9_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: FF_X22_Y6_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: FF_X22_Y7_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: FF_X22_Y7_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: FF_X24_Y7_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X24_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: FF_X17_Y9_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X19_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: FF_X19_Y7_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X19_Y7_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X19_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: FF_X21_Y7_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X16_Y7_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: FF_X21_Y7_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: FF_X21_Y7_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X21_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X21_Y7_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X21_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X21_Y7_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X21_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X17_Y7_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X17_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X17_Y7_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X17_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X17_Y7_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X17_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X17_Y7_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X17_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X17_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X17_Y9_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: FF_X20_Y7_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X23_Y6_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y6_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X22_Y7_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCCOMB_X24_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X23_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: FF_X23_Y7_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X23_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X23_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X24_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\);

-- Location: LCCOMB_X24_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X24_Y7_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X24_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X24_Y7_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X24_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X16_Y9_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X16_Y9_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X17_Y9_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X16_Y9_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X17_Y9_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X17_Y9_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X17_Y9_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X17_Y9_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X19_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X21_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X17_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X21_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X21_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X21_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X21_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X21_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X15_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X17_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X17_Y7_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X17_Y7_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X17_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: FF_X22_Y7_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X20_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X20_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X22_Y6_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X23_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X16_Y9_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\);

-- Location: FF_X23_Y7_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X20_Y7_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X20_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X20_Y7_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCCOMB_X23_Y7_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: FF_X23_Y7_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X23_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X23_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X23_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X22_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X24_Y7_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X24_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X16_Y9_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\);

-- Location: LCCOMB_X17_Y9_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X17_Y9_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X17_Y9_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X22_Y6_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X23_Y6_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X20_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X23_Y7_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: FF_X23_Y7_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X23_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X23_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: FF_X24_Y7_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X24_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X17_Y9_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X17_Y9_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X17_Y9_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X17_Y9_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X23_Y6_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X23_Y7_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X24_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~22_combout\);

-- Location: LCCOMB_X24_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X16_Y9_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X17_Y9_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: FF_X23_Y6_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X16_Y9_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X17_Y9_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: LCCOMB_X20_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X23_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\);

-- Location: LCCOMB_X16_Y9_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: LCCOMB_X16_Y9_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: LCCOMB_X23_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\);

-- Location: LCCOMB_X23_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout\);

-- Location: IOIBUF_X7_Y29_N8
\porta_a[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(5),
	o => \porta_a[5]~input_o\);

-- Location: IOIBUF_X1_Y29_N1
\porta_a[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(3),
	o => \porta_a[3]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\porta_a[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(0),
	o => \porta_a[0]~input_o\);

-- Location: IOIBUF_X28_Y29_N8
\porta_b[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(6),
	o => \porta_b[6]~input_o\);

-- Location: IOIBUF_X28_Y29_N15
\porta_b[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(5),
	o => \porta_b[5]~input_o\);

-- Location: IOIBUF_X26_Y29_N15
\porta_b[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(4),
	o => \porta_b[4]~input_o\);

-- Location: IOIBUF_X21_Y29_N8
\porta_b[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(3),
	o => \porta_b[3]~input_o\);

-- Location: IOIBUF_X14_Y29_N22
\porta_b[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(2),
	o => \porta_b[2]~input_o\);

-- Location: IOIBUF_X11_Y29_N1
\porta_b[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(0),
	o => \porta_b[0]~input_o\);

-- Location: IOIBUF_X41_Y15_N15
\botoes[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(2),
	o => \botoes[2]~input_o\);

-- Location: IOIBUF_X21_Y0_N1
\botoes[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(1),
	o => \botoes[1]~input_o\);

-- Location: CLKCTRL_G4
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X28_Y18_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N20
\inst|cpu|W_ienable_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[5]~feeder_combout\ = \inst|cpu|E_src1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(5),
	combout => \inst|cpu|W_ienable_reg[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N28
\inst|botoes_s1_translator|av_readdata_pre[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|av_readdata_pre[2]~feeder_combout\ = \inst|botoes|readdata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|readdata\(2),
	combout => \inst|botoes_s1_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N22
\inst|timestamp_timer|counter_snapshot[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[20]~feeder_combout\ = \inst|timestamp_timer|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(20),
	combout => \inst|timestamp_timer|counter_snapshot[20]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N22
\inst|sys_clk_timer|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[23]~feeder_combout\ = \inst|sys_clk_timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(23),
	combout => \inst|sys_clk_timer|counter_snapshot[23]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N2
\inst|sys_clk_timer|counter_snapshot[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[26]~feeder_combout\ = \inst|sys_clk_timer|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(26),
	combout => \inst|sys_clk_timer|counter_snapshot[26]~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N30
\inst|sys_clk_timer|counter_snapshot[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[27]~feeder_combout\ = \inst|sys_clk_timer|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(27),
	combout => \inst|sys_clk_timer|counter_snapshot[27]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N4
\inst|botoes_s1_translator|av_readdata_pre[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|av_readdata_pre[1]~feeder_combout\ = \inst|botoes|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|readdata\(1),
	combout => \inst|botoes_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N20
\inst|botoes_s1_translator|av_readdata_pre[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|av_readdata_pre[3]~feeder_combout\ = \inst|botoes|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|readdata\(3),
	combout => \inst|botoes_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N18
\inst|spi|spi_slave_select_holding_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[10]~feeder_combout\ = \inst|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(10),
	combout => \inst|spi|spi_slave_select_holding_reg[10]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N0
\inst|spi|spi_slave_select_holding_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[9]~feeder_combout\ = \inst|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(9),
	combout => \inst|spi|spi_slave_select_holding_reg[9]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N14
\inst|timestamp_timer|control_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|control_register[2]~feeder_combout\ = \inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|timestamp_timer|control_register[2]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N20
\inst|timer_geral|control_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|control_register[2]~feeder_combout\ = \inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|timer_geral|control_register[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N4
\inst|spi|spi_slave_select_holding_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[2]~feeder_combout\ = \inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|spi|spi_slave_select_holding_reg[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y11_N28
\inst|uart|the_sopc_2_uart_regs|control_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|control_reg[3]~feeder_combout\ = \inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|uart|the_sopc_2_uart_regs|control_reg[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N14
\inst|timer_geral|control_register[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|control_register[3]~feeder_combout\ = \inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|timer_geral|control_register[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N14
\inst|spi|spi_slave_select_holding_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[3]~feeder_combout\ = \inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|spi|spi_slave_select_holding_reg[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N14
\inst|sys_clk_timer|period_h_register[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(6),
	combout => \inst|sys_clk_timer|period_h_register[6]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N10
\inst|spi|spi_slave_select_holding_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|spi|spi_slave_select_holding_reg[6]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N10
\inst|saida_c|data_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|data_out[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|saida_c|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N12
\inst|uart|the_sopc_2_uart_regs|control_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|control_reg[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|uart|the_sopc_2_uart_regs|control_reg[6]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N20
\inst|spi|tx_holding_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|tx_holding_reg[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|spi|tx_holding_reg[6]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N2
\inst|spi|spi_slave_select_holding_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[4]~feeder_combout\ = \inst|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(4),
	combout => \inst|spi|spi_slave_select_holding_reg[4]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N14
\inst|spi|tx_holding_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|tx_holding_reg[7]~feeder_combout\ = \inst|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(7),
	combout => \inst|spi|tx_holding_reg[7]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N0
\inst|saida_c|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|data_out[7]~feeder_combout\ = \inst|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(7),
	combout => \inst|saida_c|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N8
\inst|spi|spi_slave_select_holding_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[7]~feeder_combout\ = \inst|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(7),
	combout => \inst|spi|spi_slave_select_holding_reg[7]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N8
\inst|timestamp_timer|period_h_register[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_h_register[11]~feeder_combout\ = \inst|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(11),
	combout => \inst|timestamp_timer|period_h_register[11]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N22
\inst|spi|endofpacketvalue_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|endofpacketvalue_reg[11]~feeder_combout\ = \inst|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(11),
	combout => \inst|spi|endofpacketvalue_reg[11]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N28
\inst|spi|spi_slave_select_holding_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[11]~feeder_combout\ = \inst|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(11),
	combout => \inst|spi|spi_slave_select_holding_reg[11]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N12
\inst|timer_geral|period_h_register[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[11]~feeder_combout\ = \inst|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(11),
	combout => \inst|timer_geral|period_h_register[11]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N16
\inst|spi|endofpacketvalue_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|endofpacketvalue_reg[14]~feeder_combout\ = \inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|spi|endofpacketvalue_reg[14]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N12
\inst|spi|spi_slave_select_holding_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[14]~feeder_combout\ = \inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|spi|spi_slave_select_holding_reg[14]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N18
\inst|sys_clk_timer|period_h_register[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[15]~feeder_combout\ = \inst|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|sys_clk_timer|period_h_register[15]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N16
\inst|spi|spi_slave_select_holding_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[15]~feeder_combout\ = \inst|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|spi|spi_slave_select_holding_reg[15]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N22
\inst|porta_b_s1_translator|av_readdata_pre[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|av_readdata_pre[2]~feeder_combout\ = \inst|porta_b|readdata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|readdata\(2),
	combout => \inst|porta_b_s1_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N6
\inst|botoes|d2_data_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d2_data_in[1]~feeder_combout\ = \inst|botoes|d1_data_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|d1_data_in\(1),
	combout => \inst|botoes|d2_data_in[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N10
\inst|botoes|d2_data_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d2_data_in[3]~feeder_combout\ = \inst|botoes|d1_data_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|d1_data_in\(3),
	combout => \inst|botoes|d2_data_in[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N0
\inst|botoes|d2_data_in[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d2_data_in[2]~feeder_combout\ = \inst|botoes|d1_data_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|d1_data_in\(2),
	combout => \inst|botoes|d2_data_in[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N22
\inst|botoes|d2_data_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d2_data_in[4]~feeder_combout\ = \inst|botoes|d1_data_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|d1_data_in\(4),
	combout => \inst|botoes|d2_data_in[4]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N12
\inst|sys_clk_timer_s1_translator|av_readdata_pre[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[1]~feeder_combout\ = \inst|sys_clk_timer|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(1),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N24
\inst|watchdog_timer_s1_translator|av_readdata_pre[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|av_readdata_pre[1]~feeder_combout\ = \inst|watchdog_timer|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|watchdog_timer|readdata\(1),
	combout => \inst|watchdog_timer_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N0
\inst|porta_a_s1_translator|av_readdata_pre[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst|porta_a|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|readdata\(0),
	combout => \inst|porta_a_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N18
\inst|spi|rx_holding_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|rx_holding_reg[6]~feeder_combout\ = \inst|spi|shift_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|shift_reg\(6),
	combout => \inst|spi|rx_holding_reg[6]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N18
\inst|porta_b_s1_translator|av_readdata_pre[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|av_readdata_pre[3]~feeder_combout\ = \inst|porta_b|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|readdata\(3),
	combout => \inst|porta_b_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N6
\inst|sys_clk_timer_s1_translator|av_readdata_pre[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[3]~feeder_combout\ = \inst|sys_clk_timer|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(3),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N14
\inst|porta_b_s1_translator|av_readdata_pre[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|av_readdata_pre[6]~feeder_combout\ = \inst|porta_b|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|readdata\(6),
	combout => \inst|porta_b_s1_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N22
\inst|porta_a_s1_translator|av_readdata_pre[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|av_readdata_pre[5]~feeder_combout\ = \inst|porta_a|readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|readdata\(5),
	combout => \inst|porta_a_s1_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N12
\inst|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder_combout\ = \inst|sys_clk_timer|readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(7),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: LCCOMB_X26_Y14_N0
\inst|timestamp_timer_s1_translator|av_readdata_pre[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|av_readdata_pre[8]~feeder_combout\ = \inst|timestamp_timer|readdata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|readdata\(8),
	combout => \inst|timestamp_timer_s1_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N20
\inst|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\ = \inst|sys_clk_timer|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(11),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N2
\inst|timestamp_timer_s1_translator|av_readdata_pre[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|av_readdata_pre[11]~feeder_combout\ = \inst|timestamp_timer|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|readdata\(11),
	combout => \inst|timestamp_timer_s1_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N4
\inst|sys_clk_timer_s1_translator|av_readdata_pre[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[14]~feeder_combout\ = \inst|sys_clk_timer|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(14),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N10
\inst|sys_clk_timer_s1_translator|av_readdata_pre[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[13]~feeder_combout\ = \inst|sys_clk_timer|readdata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(13),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[13]~feeder_combout\);

-- Location: LCCOMB_X15_Y8_N20
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write1~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N18
\inst|uart|the_sopc_2_uart_rx|rx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|rx_data[0]~feeder_combout\ = \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \inst|uart|the_sopc_2_uart_rx|rx_data[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y8_N22
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N16
\inst|porta_b|d2_data_in[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d2_data_in[2]~feeder_combout\ = \inst|porta_b|d1_data_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|d1_data_in\(2),
	combout => \inst|porta_b|d2_data_in[2]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N12
\inst|porta_b|d2_data_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d2_data_in[1]~feeder_combout\ = \inst|porta_b|d1_data_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|d1_data_in\(1),
	combout => \inst|porta_b|d2_data_in[1]~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N6
\inst|porta_a|d2_data_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[0]~feeder_combout\ = \inst|porta_a|d1_data_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(0),
	combout => \inst|porta_a|d2_data_in[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N30
\inst|porta_b|d2_data_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d2_data_in[6]~feeder_combout\ = \inst|porta_b|d1_data_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|d1_data_in\(6),
	combout => \inst|porta_b|d2_data_in[6]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N8
\inst|porta_a|d2_data_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[4]~feeder_combout\ = \inst|porta_a|d1_data_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(4),
	combout => \inst|porta_a|d2_data_in[4]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N6
\inst|porta_b|d2_data_in[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d2_data_in[5]~feeder_combout\ = \inst|porta_b|d1_data_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|d1_data_in\(5),
	combout => \inst|porta_b|d2_data_in[5]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N4
\inst|porta_a|d2_data_in[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[5]~feeder_combout\ = \inst|porta_a|d1_data_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(5),
	combout => \inst|porta_a|d2_data_in[5]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N6
\inst|porta_b|d2_data_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d2_data_in[7]~feeder_combout\ = \inst|porta_b|d1_data_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_b|d1_data_in\(7),
	combout => \inst|porta_b|d2_data_in[7]~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N18
\inst|porta_a|d2_data_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[7]~feeder_combout\ = \inst|porta_a|d1_data_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(7),
	combout => \inst|porta_a|d2_data_in[7]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N8
\inst|spi|spi_slave_select_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_reg[11]~feeder_combout\ = \inst|spi|spi_slave_select_holding_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|spi_slave_select_holding_reg\(11),
	combout => \inst|spi|spi_slave_select_reg[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N4
\inst|spi|spi_slave_select_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_reg[14]~feeder_combout\ = \inst|spi|spi_slave_select_holding_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|spi_slave_select_holding_reg\(14),
	combout => \inst|spi|spi_slave_select_reg[14]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N22
\inst|spi|spi_slave_select_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_reg[15]~feeder_combout\ = \inst|spi|spi_slave_select_holding_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|spi_slave_select_holding_reg\(15),
	combout => \inst|spi|spi_slave_select_reg[15]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N18
\inst|spi|spi_slave_select_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_reg[13]~feeder_combout\ = \inst|spi|spi_slave_select_holding_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|spi_slave_select_holding_reg\(13),
	combout => \inst|spi|spi_slave_select_reg[13]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(9),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCCOMB_X23_Y6_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y6_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N16
\inst|porta_a|d1_data_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d1_data_in[7]~feeder_combout\ = \porta_a[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_a[7]~input_o\,
	combout => \inst|porta_a|d1_data_in[7]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N10
\inst|porta_a|d1_data_in[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d1_data_in[5]~feeder_combout\ = \porta_a[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_a[5]~input_o\,
	combout => \inst|porta_a|d1_data_in[5]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N6
\inst|porta_a|d1_data_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d1_data_in[4]~feeder_combout\ = \porta_a[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_a[4]~input_o\,
	combout => \inst|porta_a|d1_data_in[4]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N12
\inst|porta_b|d1_data_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d1_data_in[7]~feeder_combout\ = \porta_b[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_b[7]~input_o\,
	combout => \inst|porta_b|d1_data_in[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N28
\inst|porta_b|d1_data_in[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d1_data_in[5]~feeder_combout\ = \porta_b[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_b[5]~input_o\,
	combout => \inst|porta_b|d1_data_in[5]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N8
\inst|porta_b|d1_data_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d1_data_in[4]~feeder_combout\ = \porta_b[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_b[4]~input_o\,
	combout => \inst|porta_b|d1_data_in[4]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N30
\inst|porta_b|d1_data_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|d1_data_in[3]~feeder_combout\ = \porta_b[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_b[3]~input_o\,
	combout => \inst|porta_b|d1_data_in[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N6
\inst|botoes|d1_data_in[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d1_data_in[2]~feeder_combout\ = \botoes[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \botoes[2]~input_o\,
	combout => \inst|botoes|d1_data_in[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N20
\inst|botoes|d1_data_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d1_data_in[1]~feeder_combout\ = \botoes[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \botoes[1]~input_o\,
	combout => \inst|botoes|d1_data_in[1]~feeder_combout\);

-- Location: IOOBUF_X41_Y23_N2
\txd~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|uart|the_sopc_2_uart_tx|ALT_INV_txd~q\,
	devoe => ww_devoe,
	o => ww_txd);

-- Location: IOOBUF_X37_Y29_N16
\mosi~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|spi|shift_reg\(0),
	devoe => ww_devoe,
	o => ww_mosi);

-- Location: IOOBUF_X41_Y27_N23
\sclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|spi|SCLK_reg~q\,
	devoe => ww_devoe,
	o => ww_sclk);

-- Location: IOOBUF_X32_Y29_N2
\to~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|timer_geral|timeout_pulse~combout\,
	devoe => ww_devoe,
	o => \ww_to\);

-- Location: IOOBUF_X35_Y29_N2
\ss_n[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|spi|SS_n[1]~0_combout\,
	devoe => ww_devoe,
	o => ww_ss_n(1));

-- Location: IOOBUF_X35_Y29_N9
\ss_n[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|spi|SS_n[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_ss_n(0));

-- Location: IOOBUF_X11_Y29_N9
\porta_a[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(7),
	oe => \inst|porta_a|data_dir\(7),
	devoe => ww_devoe,
	o => porta_a(7));

-- Location: IOOBUF_X11_Y29_N30
\porta_a[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(6),
	oe => \inst|porta_a|data_dir\(6),
	devoe => ww_devoe,
	o => porta_a(6));

-- Location: IOOBUF_X7_Y29_N9
\porta_a[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(5),
	oe => \inst|porta_a|data_dir\(5),
	devoe => ww_devoe,
	o => porta_a(5));

-- Location: IOOBUF_X3_Y29_N16
\porta_a[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(4),
	oe => \inst|porta_a|data_dir\(4),
	devoe => ww_devoe,
	o => porta_a(4));

-- Location: IOOBUF_X1_Y29_N2
\porta_a[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(3),
	oe => \inst|porta_a|data_dir\(3),
	devoe => ww_devoe,
	o => porta_a(3));

-- Location: IOOBUF_X1_Y29_N23
\porta_a[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(2),
	oe => \inst|porta_a|data_dir\(2),
	devoe => ww_devoe,
	o => porta_a(2));

-- Location: IOOBUF_X1_Y29_N30
\porta_a[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(1),
	oe => \inst|porta_a|data_dir\(1),
	devoe => ww_devoe,
	o => porta_a(1));

-- Location: IOOBUF_X0_Y25_N16
\porta_a[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_a|data_out\(0),
	oe => \inst|porta_a|data_dir\(0),
	devoe => ww_devoe,
	o => porta_a(0));

-- Location: IOOBUF_X32_Y29_N9
\porta_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(7),
	oe => \inst|porta_b|data_dir\(7),
	devoe => ww_devoe,
	o => porta_b(7));

-- Location: IOOBUF_X28_Y29_N9
\porta_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(6),
	oe => \inst|porta_b|data_dir\(6),
	devoe => ww_devoe,
	o => porta_b(6));

-- Location: IOOBUF_X28_Y29_N16
\porta_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(5),
	oe => \inst|porta_b|data_dir\(5),
	devoe => ww_devoe,
	o => porta_b(5));

-- Location: IOOBUF_X26_Y29_N16
\porta_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(4),
	oe => \inst|porta_b|data_dir\(4),
	devoe => ww_devoe,
	o => porta_b(4));

-- Location: IOOBUF_X21_Y29_N9
\porta_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(3),
	oe => \inst|porta_b|data_dir\(3),
	devoe => ww_devoe,
	o => porta_b(3));

-- Location: IOOBUF_X14_Y29_N23
\porta_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(2),
	oe => \inst|porta_b|data_dir\(2),
	devoe => ww_devoe,
	o => porta_b(2));

-- Location: IOOBUF_X14_Y29_N30
\porta_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(1),
	oe => \inst|porta_b|data_dir\(1),
	devoe => ww_devoe,
	o => porta_b(1));

-- Location: IOOBUF_X11_Y29_N2
\porta_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|porta_b|data_out\(0),
	oe => \inst|porta_b|data_dir\(0),
	devoe => ww_devoe,
	o => porta_b(0));

-- Location: IOOBUF_X0_Y15_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X41_Y15_N22
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G8
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X20_Y21_N24
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y17_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y18_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X29_Y20_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: LCCOMB_X22_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X22_Y7_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X22_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X22_Y7_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X22_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X22_Y7_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X22_Y6_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X22_Y6_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X22_Y6_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X22_Y6_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X22_Y6_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X22_Y6_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X22_Y6_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X22_Y6_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X22_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X22_Y7_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X22_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X22_Y7_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X22_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X22_Y7_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X22_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X22_Y7_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X22_Y7_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X22_Y7_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X24_Y18_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X29_Y20_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X28_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(1))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~q\ & ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(1),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.000~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: FF_X29_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X20_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X24_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X20_Y8_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X20_Y8_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X20_Y8_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X20_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X22_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X22_Y7_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X20_Y7_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X19_Y7_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: FF_X19_Y7_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X20_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X20_Y7_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X20_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X19_Y7_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X19_Y7_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X19_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X19_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X19_Y7_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X20_Y21_N12
\inst|rst_controller_001|r_sync_rst_dly~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|r_sync_rst_dly~feeder_combout\ = \inst|rst_controller_001|r_sync_rst_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_001|r_sync_rst_chain\(1),
	combout => \inst|rst_controller_001|r_sync_rst_dly~feeder_combout\);

-- Location: FF_X20_Y21_N13
\inst|rst_controller_001|r_sync_rst_dly\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|r_sync_rst_dly~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|r_sync_rst_dly~q\);

-- Location: LCCOMB_X22_Y11_N16
\inst|botoes_s1_translator|waitrequest_reset_override~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|botoes_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X22_Y11_N17
\inst|botoes_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X21_Y13_N16
\inst|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\ = \inst|cmd_xbar_mux_002|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	combout => \inst|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X17_Y11_N26
\inst|rsp_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~10_combout\ = (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X12_Y20_N28
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X21_Y0_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: LCCOMB_X16_Y21_N12
\inst|watchdog_timer|internal_counter[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[1]~25_combout\ = (\inst|watchdog_timer|internal_counter\(1) & (\inst|watchdog_timer|internal_counter[0]~24\ $ (GND))) # (!\inst|watchdog_timer|internal_counter\(1) & (!\inst|watchdog_timer|internal_counter[0]~24\ & 
-- VCC))
-- \inst|watchdog_timer|internal_counter[1]~26\ = CARRY((\inst|watchdog_timer|internal_counter\(1) & !\inst|watchdog_timer|internal_counter[0]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(1),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[0]~24\,
	combout => \inst|watchdog_timer|internal_counter[1]~25_combout\,
	cout => \inst|watchdog_timer|internal_counter[1]~26\);

-- Location: LCCOMB_X16_Y21_N14
\inst|watchdog_timer|internal_counter[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[2]~27_combout\ = (\inst|watchdog_timer|internal_counter\(2) & (!\inst|watchdog_timer|internal_counter[1]~26\)) # (!\inst|watchdog_timer|internal_counter\(2) & ((\inst|watchdog_timer|internal_counter[1]~26\) # (GND)))
-- \inst|watchdog_timer|internal_counter[2]~28\ = CARRY((!\inst|watchdog_timer|internal_counter[1]~26\) # (!\inst|watchdog_timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(2),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[1]~26\,
	combout => \inst|watchdog_timer|internal_counter[2]~27_combout\,
	cout => \inst|watchdog_timer|internal_counter[2]~28\);

-- Location: LCCOMB_X20_Y9_N22
\inst|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst|addr_router_001|Equal14~1_combout\ & ((\inst|cpu_data_master_translator|uav_write~0_combout\) # ((!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|addr_router_001|Equal14~1_combout\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X21_Y9_N2
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = !\inst|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCCOMB_X20_Y12_N18
\inst|cpu_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|uav_read~0_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\inst|cpu|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_cnt[2]~9_combout\ = (\inst|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\inst|cpu|E_shift_rot_cnt[1]~8\))) # (!\inst|cpu|E_shift_rot_cnt\(2) & (\inst|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \inst|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\inst|cpu|E_shift_rot_cnt\(2)) # (!\inst|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst|cpu|E_shift_rot_cnt[1]~8\,
	combout => \inst|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \inst|cpu|E_shift_rot_cnt[2]~10\);

-- Location: LCCOMB_X16_Y15_N26
\inst|cpu|D_ctrl_ld~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_ld~4_combout\ = (\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(1) & ((\inst|cpu|D_iw\(2)) # (!\inst|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_ld~4_combout\);

-- Location: FF_X16_Y15_N27
\inst|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_ld~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X17_Y11_N22
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\)) # (!\inst|botoes_s1_translator|waitrequest_reset_override~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X14_Y18_N24
\inst|cpu|E_src1[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[8]~12_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst|cpu|D_iw\(12),
	datad => \inst|cpu|R_src1~32_combout\,
	combout => \inst|cpu|E_src1[8]~12_combout\);

-- Location: LCCOMB_X14_Y16_N24
\inst|cpu|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_ctrl_br_nxt~0_combout\ = (!\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(2) & \inst|cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(0),
	datab => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X14_Y16_N25
\inst|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_ctrl_br_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X26_Y17_N10
\inst|cmd_xbar_mux_002|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~9_combout\ = (\inst|cpu|d_writedata\(1) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(1),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~9_combout\);

-- Location: LCCOMB_X19_Y16_N20
\inst|cmd_xbar_mux_002|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(39) = (\inst|cpu|F_pc\(1) & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|W_alu_result\(3))))) # (!\inst|cpu|F_pc\(1) & (\inst|cmd_xbar_mux_002|saved_grant\(1) & 
-- ((\inst|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(1),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|cmd_xbar_mux_002|src_data\(39));

-- Location: LCCOMB_X19_Y16_N14
\inst|cmd_xbar_mux_002|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(40) = (\inst|cpu|W_alu_result\(4) & ((\inst|cmd_xbar_mux_002|saved_grant\(1)) # ((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(2))))) # (!\inst|cpu|W_alu_result\(4) & (((\inst|cmd_xbar_mux_002|saved_grant\(0) & 
-- \inst|cpu|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|F_pc\(2),
	combout => \inst|cmd_xbar_mux_002|src_data\(40));

-- Location: LCCOMB_X20_Y19_N10
\inst|cmd_xbar_mux_002|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(41) = (\inst|cpu|F_pc\(3) & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cpu|W_alu_result\(5) & \inst|cmd_xbar_mux_002|saved_grant\(1))))) # (!\inst|cpu|F_pc\(3) & (\inst|cpu|W_alu_result\(5) & 
-- (\inst|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(3),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_002|src_data\(41));

-- Location: LCCOMB_X20_Y19_N30
\inst|cmd_xbar_mux_002|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(43) = (\inst|cpu|W_alu_result\(7) & ((\inst|cmd_xbar_mux_002|saved_grant\(1)) # ((\inst|cpu|F_pc\(5) & \inst|cmd_xbar_mux_002|saved_grant\(0))))) # (!\inst|cpu|W_alu_result\(7) & (((\inst|cpu|F_pc\(5) & 
-- \inst|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|F_pc\(5),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_002|src_data\(43));

-- Location: LCCOMB_X20_Y19_N16
\inst|cmd_xbar_mux_002|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(44) = (\inst|cpu|F_pc\(6) & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cpu|W_alu_result\(8) & \inst|cmd_xbar_mux_002|saved_grant\(1))))) # (!\inst|cpu|F_pc\(6) & (\inst|cpu|W_alu_result\(8) & 
-- (\inst|cmd_xbar_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(6),
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_002|src_data\(44));

-- Location: LCCOMB_X22_Y17_N0
\inst|cpu|hbreak_req\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|hbreak_req~combout\ = (\inst|cpu|hbreak_req~0_combout\) # (\inst|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|hbreak_req~0_combout\,
	datad => \inst|cpu|hbreak_enabled~q\,
	combout => \inst|cpu|hbreak_req~combout\);

-- Location: LCCOMB_X16_Y15_N20
\inst|cpu|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~0_combout\ = (\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(3) & \inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~0_combout\);

-- Location: LCCOMB_X15_Y19_N30
\inst|cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_retaddr~0_combout\ = (\inst|cpu|D_iw\(13) & (\inst|cpu|D_iw\(5) & (!\inst|cpu|D_iw\(2) & \inst|cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|Equal2~0_combout\,
	combout => \inst|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X19_Y19_N6
\inst|cpu|Equal101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal101~1_combout\ = (\inst|cpu|D_iw\(16) & (!\inst|cpu|D_iw\(15) & !\inst|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|Equal101~1_combout\);

-- Location: LCCOMB_X19_Y19_N30
\inst|cpu|Equal101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal101~5_combout\ = (\inst|cpu|D_iw\(14) & (\inst|cpu|D_iw\(12) & (\inst|cpu|D_ctrl_retaddr~0_combout\ & \inst|cpu|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu|Equal101~1_combout\,
	combout => \inst|cpu|Equal101~5_combout\);

-- Location: FF_X19_Y19_N31
\inst|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|Equal101~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_wrctl_inst~q\);

-- Location: FF_X22_Y20_N1
\inst|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata[24]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(8));

-- Location: LCCOMB_X22_Y20_N0
\inst|cmd_xbar_mux_002|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~18_combout\ = (\inst|cpu|d_writedata\(8) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(8),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~18_combout\);

-- Location: LCCOMB_X15_Y19_N20
\inst|cpu|D_ctrl_alu_force_xor~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_force_xor~9_combout\ = (!\inst|cpu|D_iw\(4) & (\inst|cpu|D_iw\(1) & !\inst|cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(1),
	datad => \inst|cpu|D_iw\(0),
	combout => \inst|cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X16_Y15_N22
\inst|cpu|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~4_combout\ = (\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(3) & !\inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~4_combout\);

-- Location: LCCOMB_X16_Y15_N2
\inst|cpu|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~2_combout\ = (!\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(3) & !\inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~2_combout\);

-- Location: LCCOMB_X15_Y19_N16
\inst|cpu|D_ctrl_alu_force_xor~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_force_xor~7_combout\ = (\inst|cpu|Equal2~2_combout\) # ((\inst|cpu|D_iw\(5) & (\inst|cpu|Equal2~3_combout\)) # (!\inst|cpu|D_iw\(5) & ((\inst|cpu|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~3_combout\,
	datab => \inst|cpu|Equal2~4_combout\,
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|Equal2~2_combout\,
	combout => \inst|cpu|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X15_Y19_N2
\inst|cpu|D_ctrl_alu_force_xor~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_force_xor~8_combout\ = (\inst|cpu|D_ctrl_alu_force_xor~6_combout\) # ((\inst|cpu|D_ctrl_alu_force_xor~9_combout\) # ((!\inst|cpu|D_iw\(2) & \inst|cpu|D_ctrl_alu_force_xor~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_alu_force_xor~6_combout\,
	datab => \inst|cpu|D_ctrl_alu_force_xor~9_combout\,
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_alu_force_xor~7_combout\,
	combout => \inst|cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X14_Y19_N20
\inst|cpu|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_logic_op[0]~1_combout\ = (\inst|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst|cpu|Equal2~5_combout\ & (\inst|cpu|D_iw\(14))) # (!\inst|cpu|Equal2~5_combout\ & ((\inst|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|Equal2~5_combout\,
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_ctrl_alu_force_xor~8_combout\,
	combout => \inst|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X14_Y19_N21
\inst|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_logic_op[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_logic_op\(0));

-- Location: LCCOMB_X15_Y19_N0
\inst|cpu|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_logic_op[1]~0_combout\ = (\inst|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst|cpu|Equal2~5_combout\ & (\inst|cpu|D_iw\(15))) # (!\inst|cpu|Equal2~5_combout\ & ((\inst|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_alu_force_xor~8_combout\,
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|Equal2~5_combout\,
	combout => \inst|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X15_Y19_N1
\inst|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_logic_op[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_logic_op\(1));

-- Location: LCCOMB_X14_Y18_N4
\inst|cpu|E_logic_result[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[6]~4_combout\ = (\inst|cpu|E_src2\(6) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(6) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(6) & ((\inst|cpu|E_src1\(6) & ((\inst|cpu|R_logic_op\(1)))) # (!\inst|cpu|E_src1\(6) 
-- & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(6),
	datab => \inst|cpu|E_src1\(6),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[6]~4_combout\);

-- Location: LCCOMB_X14_Y14_N26
\inst|cpu|W_alu_result[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[6]~14_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[6]~4_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|F_pc[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[4]~8_combout\,
	datab => \inst|cpu|E_logic_result[6]~4_combout\,
	datad => \inst|cpu|R_ctrl_logic~q\,
	combout => \inst|cpu|W_alu_result[6]~14_combout\);

-- Location: LCCOMB_X16_Y19_N20
\inst|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_shift_rot_right~0_combout\ = (\inst|cpu|D_iw\(12) & (\inst|cpu|D_iw\(14) & (!\inst|cpu|D_iw\(13) & \inst|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|Equal2~5_combout\,
	combout => \inst|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X16_Y19_N21
\inst|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X15_Y17_N10
\inst|cpu|E_shift_rot_result_nxt[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[1]~16_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(2)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(0),
	datab => \inst|cpu|E_shift_rot_result\(2),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[1]~16_combout\);

-- Location: FF_X15_Y17_N11
\inst|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[1]~16_combout\,
	asdata => \inst|cpu|E_src1\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X15_Y17_N0
\inst|cpu|E_shift_rot_result_nxt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[2]~0_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(3)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(1),
	datad => \inst|cpu|E_shift_rot_result\(3),
	combout => \inst|cpu|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: FF_X15_Y17_N1
\inst|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[2]~0_combout\,
	asdata => \inst|cpu|E_src1\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X15_Y17_N26
\inst|cpu|E_shift_rot_result_nxt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[3]~1_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(4)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(2),
	datad => \inst|cpu|E_shift_rot_result\(4),
	combout => \inst|cpu|E_shift_rot_result_nxt[3]~1_combout\);

-- Location: LCCOMB_X12_Y7_N12
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X16_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X17_Y9_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X17_Y9_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCCOMB_X23_Y6_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y6_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X22_Y7_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X22_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X22_Y7_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X22_Y7_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X22_Y6_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X22_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X17_Y9_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X17_Y9_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X17_Y9_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X14_Y7_N10
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X12_Y7_N13
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X14_Y7_N2
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X14_Y7_N8
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X14_Y7_N18
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X14_Y7_N19
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X14_Y7_N14
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(1),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X15_Y8_N29
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X19_Y8_N2
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst|jtag_uart|wr_rfifo~combout\)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|wr_rfifo~combout\ $ 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X20_Y9_N24
\inst|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|update_grant~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1)) # (\inst|cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X15_Y19_N4
\inst|cpu|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~9_combout\ = (\inst|cpu|D_iw\(5) & !\inst|cpu|D_iw\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|Equal2~9_combout\);

-- Location: LCCOMB_X14_Y19_N18
\inst|cpu|Equal101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal101~3_combout\ = (\inst|cpu|Equal2~0_combout\ & (\inst|cpu|Equal2~9_combout\ & (\inst|cpu|D_iw\(11) & !\inst|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~0_combout\,
	datab => \inst|cpu|Equal2~9_combout\,
	datac => \inst|cpu|D_iw\(11),
	datad => \inst|cpu|D_iw\(16),
	combout => \inst|cpu|Equal101~3_combout\);

-- Location: LCCOMB_X14_Y16_N28
\inst|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\inst|cpu|Equal101~3_combout\ & (!\inst|cpu|D_iw\(12) & ((\inst|cpu|D_iw\(13)) # (\inst|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|Equal101~3_combout\,
	datad => \inst|cpu|D_iw\(12),
	combout => \inst|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\inst|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\inst|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\inst|cpu|Equal101~4_combout\) # (\inst|cpu|D_ctrl_jmp_direct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datac => \inst|cpu|Equal101~4_combout\,
	datad => \inst|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \inst|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X14_Y16_N21
\inst|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X14_Y16_N22
\inst|cpu|F_pc_sel_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_sel_nxt~0_combout\ = (\inst|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\inst|cpu|W_cmp_result~q\ & \inst|cpu|R_ctrl_br~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_cmp_result~q\,
	datab => \inst|cpu|R_ctrl_uncond_cti_non_br~q\,
	datad => \inst|cpu|R_ctrl_br~q\,
	combout => \inst|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X17_Y19_N16
\inst|cpu|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_sel_nxt.10~0_combout\ = (\inst|cpu|R_ctrl_break~q\) # ((\inst|cpu|R_ctrl_exception~q\) # (!\inst|cpu|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_break~q\,
	datab => \inst|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst|cpu|R_ctrl_exception~q\,
	combout => \inst|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X19_Y19_N18
\inst|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_break~0_combout\ = (\inst|cpu|D_iw\(15) & (\inst|cpu|D_iw\(16) & (\inst|cpu|D_ctrl_retaddr~0_combout\ & !\inst|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu|D_iw\(12),
	combout => \inst|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X19_Y19_N16
\inst|cpu|D_ctrl_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_break~1_combout\ = (!\inst|cpu|D_iw\(14) & \inst|cpu|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_ctrl_break~0_combout\,
	combout => \inst|cpu|D_ctrl_break~1_combout\);

-- Location: FF_X19_Y19_N17
\inst|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_break~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X17_Y19_N2
\inst|cpu|W_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\inst|cpu|R_ctrl_exception~q\) # (\inst|cpu|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_exception~q\,
	datad => \inst|cpu|R_ctrl_break~q\,
	combout => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X16_Y16_N28
\inst|cpu|F_pc_no_crst_nxt[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[3]~6_combout\ = (\inst|cpu|W_status_reg_pie_inst_nxt~0_combout\) # ((\inst|cpu|F_pc_sel_nxt.10~0_combout\ & (\inst|cpu|F_pc_plus_one[3]~6_combout\)) # (!\inst|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\inst|cpu|E_arith_result[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	datab => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst|cpu|E_arith_result[5]~1_combout\,
	datad => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \inst|cpu|F_pc_no_crst_nxt[3]~6_combout\);

-- Location: FF_X16_Y16_N29
\inst|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc_no_crst_nxt[3]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(3));

-- Location: LCCOMB_X19_Y19_N22
\inst|cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_retaddr~1_combout\ = (!\inst|cpu|D_iw\(12) & (\inst|cpu|D_iw\(14) & (\inst|cpu|D_iw\(15) $ (\inst|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X19_Y19_N12
\inst|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_exception~2_combout\ = (!\inst|cpu|D_ctrl_break~0_combout\) # (!\inst|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_ctrl_break~0_combout\,
	combout => \inst|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X19_Y19_N0
\inst|cpu|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_force_src2_zero~3_combout\ = (!\inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & (\inst|cpu|D_ctrl_exception~2_combout\ & ((!\inst|cpu|D_ctrl_retaddr~1_combout\) # (!\inst|cpu|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst|cpu|D_ctrl_retaddr~1_combout\,
	datad => \inst|cpu|D_ctrl_exception~2_combout\,
	combout => \inst|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X15_Y20_N0
\inst|cpu|D_ctrl_force_src2_zero~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_force_src2_zero~4_combout\ = (\inst|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\inst|cpu|Equal101~4_combout\) # (!\inst|cpu|D_ctrl_force_src2_zero~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \inst|cpu|Equal101~4_combout\,
	datad => \inst|cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \inst|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: FF_X15_Y20_N1
\inst|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_force_src2_zero~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X16_Y15_N10
\inst|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_hi_imm16~0_combout\ = (!\inst|cpu|D_iw\(0) & (!\inst|cpu|D_iw\(1) & ((\inst|cpu|D_iw\(4)) # (\inst|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X16_Y15_N24
\inst|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_hi_imm16~1_combout\ = (\inst|cpu|D_iw\(2) & (\inst|cpu|D_iw\(5) & \inst|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(2),
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X16_Y15_N25
\inst|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X12_Y18_N16
\inst|cpu|R_src2_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo~0_combout\ = (\inst|cpu|R_ctrl_force_src2_zero~q\) # (\inst|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|R_ctrl_force_src2_zero~q\,
	datad => \inst|cpu|R_ctrl_hi_imm16~q\,
	combout => \inst|cpu|R_src2_lo~0_combout\);

-- Location: LCCOMB_X21_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: LCCOMB_X19_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X20_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X17_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X21_Y7_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: FF_X24_Y18_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X24_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X24_Y18_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X24_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X24_Y18_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X24_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X24_Y18_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X29_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X24_Y18_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X24_Y18_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X24_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X24_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X24_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X24_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X24_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X24_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X21_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X29_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X24_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~20_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\altera_internal_jtag~TDIUTAP\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X24_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X24_Y18_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]~21_combout\ = 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]~21_combout\);

-- Location: FF_X24_Y18_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X24_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(37),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X24_Y18_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~22_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X28_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X28_Y18_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X28_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X28_Y18_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X29_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X28_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~7_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X28_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X21_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X24_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~q\) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X24_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X24_Y19_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X21_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[16]~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~17_combout\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~17_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[16]~2_combout\);

-- Location: LCCOMB_X23_Y18_N12
\inst|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~9_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(1),
	combout => \inst|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X23_Y18_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X23_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X23_Y18_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X27_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~31_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X26_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\ = 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\);

-- Location: FF_X26_Y18_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~31_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(34));

-- Location: FF_X22_Y19_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X22_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X21_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X21_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X21_Y19_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X21_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X21_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) 
-- # (GND)))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X21_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X29_Y20_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(37),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X29_Y20_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X29_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~17_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X29_Y19_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X29_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~54_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(28),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCCOMB_X24_Y20_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~31_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(11),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X24_Y20_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X14_Y19_N14
\inst|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_shift_logical~0_combout\ = (\inst|cpu|D_iw\(12) & (!\inst|cpu|D_iw\(13) & (\inst|cpu|Equal2~9_combout\ & \inst|cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|D_iw\(13),
	datac => \inst|cpu|Equal2~9_combout\,
	datad => \inst|cpu|Equal2~0_combout\,
	combout => \inst|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X14_Y20_N16
\inst|cpu|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_use_imm~0_combout\ = (\inst|cpu|D_iw\(11) & (\inst|cpu|R_valid~q\ & (\inst|cpu|R_ctrl_br_nxt~0_combout\))) # (!\inst|cpu|D_iw\(11) & ((\inst|cpu|D_ctrl_shift_logical~0_combout\) # ((\inst|cpu|R_valid~q\ & 
-- \inst|cpu|R_ctrl_br_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|R_valid~q\,
	datac => \inst|cpu|R_ctrl_br_nxt~0_combout\,
	datad => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X14_Y20_N8
\inst|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_b_is_dst~0_combout\ = (\inst|cpu|D_iw\(1)) # ((!\inst|cpu|D_iw\(3) & (!\inst|cpu|D_iw\(4) & \inst|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datab => \inst|cpu|D_iw\(1),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|D_iw\(5),
	combout => \inst|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X14_Y20_N10
\inst|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_b_is_dst~1_combout\ = (\inst|cpu|D_iw\(2) & ((\inst|cpu|D_iw\(0) & ((\inst|cpu|D_iw\(1)))) # (!\inst|cpu|D_iw\(0) & (!\inst|cpu|D_ctrl_b_is_dst~0_combout\)))) # (!\inst|cpu|D_iw\(2) & ((\inst|cpu|D_iw\(0)) # ((!\inst|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_ctrl_b_is_dst~0_combout\,
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X14_Y20_N28
\inst|cpu|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_use_imm~1_combout\ = (\inst|cpu|R_src2_use_imm~0_combout\) # ((\inst|cpu|D_ctrl_b_is_dst~1_combout\) # ((!\inst|cpu|D_wr_dst_reg~4_combout\ & \inst|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_wr_dst_reg~4_combout\,
	datab => \inst|cpu|R_src2_use_imm~0_combout\,
	datac => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X14_Y20_N29
\inst|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_use_imm~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X15_Y18_N8
\inst|cpu|R_src2_lo[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[3]~4_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(9)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|cpu|D_iw\(9),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[3]~4_combout\);

-- Location: FF_X15_Y18_N9
\inst|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[3]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(3));

-- Location: LCCOMB_X17_Y8_N10
\inst|jtag_uart|av_readdata[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[6]~7_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[6]~7_combout\);

-- Location: FF_X17_Y8_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[6]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X19_Y19_N8
\inst|cpu|Equal101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal101~2_combout\ = (!\inst|cpu|D_iw\(14) & (\inst|cpu|D_iw\(12) & (\inst|cpu|D_ctrl_retaddr~0_combout\ & \inst|cpu|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu|Equal101~1_combout\,
	combout => \inst|cpu|Equal101~2_combout\);

-- Location: FF_X19_Y19_N9
\inst|cpu|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|Equal101~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X15_Y17_N2
\inst|cpu|W_ienable_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[6]~feeder_combout\ = \inst|cpu|E_src1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(6),
	combout => \inst|cpu|W_ienable_reg[6]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N30
\inst|cpu|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg_nxt~0_combout\ = (\inst|cpu|D_iw\(6) & (\inst|cpu|D_iw\(7) & (\inst|cpu|Equal127~0_combout\ & \inst|cpu|E_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(6),
	datab => \inst|cpu|D_iw\(7),
	datac => \inst|cpu|Equal127~0_combout\,
	datad => \inst|cpu|E_valid~q\,
	combout => \inst|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X15_Y17_N3
\inst|cpu|W_ienable_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[6]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(6));

-- Location: LCCOMB_X23_Y17_N16
\inst|timestamp_timer|period_l_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_wr_strobe~0_combout\ = (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu_data_master_translator|uav_write~0_combout\ & (\inst|addr_router_001|Equal4~0_combout\ & 
-- \inst|addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|addr_router_001|Equal4~0_combout\,
	datad => \inst|addr_router_001|Equal2~3_combout\,
	combout => \inst|timestamp_timer|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X23_Y17_N14
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ 
-- (\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X23_Y17_N0
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst|addr_router_001|Equal2~3_combout\ & (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (!\inst|cpu|W_alu_result\(8) & \inst|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~3_combout\,
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|cpu|W_alu_result\(6),
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X20_Y12_N4
\inst|timestamp_timer_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \inst|timestamp_timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X20_Y12_N5
\inst|timestamp_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X20_Y12_N28
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\inst|cpu|d_read~q\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & 
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X20_Y12_N8
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # ((!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X20_Y12_N9
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X20_Y12_N22
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\)))) # (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X20_Y12_N23
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X23_Y17_N2
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\inst|cpu_data_master_translator|write_accepted~q\ & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- !\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datab => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X23_Y17_N18
\inst|addr_router_001|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal4~1_combout\ = (\inst|addr_router_001|Equal2~3_combout\ & (!\inst|cpu|W_alu_result\(8) & \inst|cpu|W_alu_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~3_combout\,
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|cpu|W_alu_result\(6),
	combout => \inst|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X23_Y17_N20
\inst|timestamp_timer_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & (\inst|timestamp_timer_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \inst|addr_router_001|Equal4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|addr_router_001|Equal4~1_combout\,
	combout => \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X15_Y13_N30
\inst|uart_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|wait_latency_counter~4_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & \inst|uart_s1_translator|av_begintransfer~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	combout => \inst|uart_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCCOMB_X23_Y17_N6
\inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\ = (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|timestamp_timer_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & \inst|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datad => \inst|addr_router_001|Equal4~1_combout\,
	combout => \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X23_Y17_N24
\inst|timestamp_timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|wait_latency_counter~2_combout\ = (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(0) & \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|timestamp_timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X23_Y17_N25
\inst|timestamp_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X23_Y17_N4
\inst|timestamp_timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|wait_latency_counter~3_combout\ = (\inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) $ 
-- (\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X23_Y17_N5
\inst|timestamp_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X23_Y17_N26
\inst|timestamp_timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|timeout_occurred~0_combout\ = (((\inst|timestamp_timer_s1_translator|wait_latency_counter\(1)) # (\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))) # (!\inst|timestamp_timer|period_l_wr_strobe~0_combout\)) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|timestamp_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer|timeout_occurred~0_combout\);

-- Location: LCCOMB_X27_Y22_N0
\inst|timestamp_timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[0]~32_combout\ = !\inst|timestamp_timer|internal_counter\(0)
-- \inst|timestamp_timer|internal_counter[0]~33\ = CARRY(!\inst|timestamp_timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(0),
	combout => \inst|timestamp_timer|internal_counter[0]~32_combout\,
	cout => \inst|timestamp_timer|internal_counter[0]~33\);

-- Location: LCCOMB_X26_Y21_N0
\inst|timestamp_timer|period_l_register[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[0]~1_combout\ = !\inst|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(0),
	combout => \inst|timestamp_timer|period_l_register[0]~1_combout\);

-- Location: LCCOMB_X15_Y16_N10
\inst|cpu|W_alu_result[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[4]~0_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[4]~2_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|F_pc[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[4]~2_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|F_pc[2]~9_combout\,
	combout => \inst|cpu|W_alu_result[4]~0_combout\);

-- Location: LCCOMB_X19_Y15_N20
\inst|cpu|E_alu_result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result~28_combout\ = (\inst|cpu|R_ctrl_br_cmp~q\) # (\inst|cpu|R_ctrl_rdctl_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result~28_combout\);

-- Location: FF_X14_Y19_N15
\inst|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X15_Y16_N11
\inst|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[4]~0_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(4));

-- Location: LCCOMB_X27_Y16_N10
\inst|watchdog_timer|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal2~1_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & !\inst|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|watchdog_timer|Equal2~1_combout\);

-- Location: LCCOMB_X23_Y17_N8
\inst|timestamp_timer|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_wr_strobe~combout\ = (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & (\inst|timestamp_timer|period_l_wr_strobe~0_combout\ & (\inst|watchdog_timer|Equal2~1_combout\ & 
-- !\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datab => \inst|timestamp_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|watchdog_timer|Equal2~1_combout\,
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer|period_l_wr_strobe~combout\);

-- Location: FF_X26_Y21_N1
\inst|timestamp_timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(0));

-- Location: LCCOMB_X27_Y17_N10
\inst|timestamp_timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|force_reload~0_combout\ = (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & (\inst|timestamp_timer|period_l_wr_strobe~0_combout\ & (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(0) & 
-- \inst|addr_router_001|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datab => \inst|timestamp_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	datad => \inst|addr_router_001|Equal14~0_combout\,
	combout => \inst|timestamp_timer|force_reload~0_combout\);

-- Location: FF_X27_Y17_N11
\inst|timestamp_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|force_reload~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|force_reload~q\);

-- Location: LCCOMB_X27_Y17_N24
\inst|timestamp_timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|always0~0_combout\ = (\inst|timestamp_timer|Equal0~10_combout\) # (\inst|timestamp_timer|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|Equal0~10_combout\,
	datad => \inst|timestamp_timer|force_reload~q\,
	combout => \inst|timestamp_timer|always0~0_combout\);

-- Location: LCCOMB_X23_Y17_N28
\inst|timestamp_timer|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|control_wr_strobe~combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|timestamp_timer|period_l_wr_strobe~0_combout\ & (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & 
-- !\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|timestamp_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer|control_wr_strobe~combout\);

-- Location: FF_X27_Y17_N1
\inst|timestamp_timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|control_register\(1));

-- Location: LCCOMB_X27_Y17_N18
\inst|timestamp_timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_is_running~0_combout\ = (!\inst|timestamp_timer|force_reload~q\ & (\inst|timestamp_timer|counter_is_running~q\ & ((\inst|timestamp_timer|control_register\(1)) # (!\inst|timestamp_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|force_reload~q\,
	datab => \inst|timestamp_timer|control_register\(1),
	datac => \inst|timestamp_timer|counter_is_running~q\,
	datad => \inst|timestamp_timer|Equal0~10_combout\,
	combout => \inst|timestamp_timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X27_Y17_N4
\inst|timestamp_timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_is_running~1_combout\ = (\inst|timestamp_timer|control_wr_strobe~combout\ & ((\inst|cpu|d_writedata\(2)) # ((\inst|timestamp_timer|counter_is_running~0_combout\ & !\inst|cpu|d_writedata\(3))))) # 
-- (!\inst|timestamp_timer|control_wr_strobe~combout\ & (((\inst|timestamp_timer|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(2),
	datab => \inst|timestamp_timer|counter_is_running~0_combout\,
	datac => \inst|cpu|d_writedata\(3),
	datad => \inst|timestamp_timer|control_wr_strobe~combout\,
	combout => \inst|timestamp_timer|counter_is_running~1_combout\);

-- Location: FF_X27_Y17_N5
\inst|timestamp_timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_is_running~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_is_running~q\);

-- Location: LCCOMB_X27_Y17_N2
\inst|timestamp_timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|always0~1_combout\ = (\inst|timestamp_timer|counter_is_running~q\) # (\inst|timestamp_timer|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|counter_is_running~q\,
	datad => \inst|timestamp_timer|force_reload~q\,
	combout => \inst|timestamp_timer|always0~1_combout\);

-- Location: FF_X27_Y22_N1
\inst|timestamp_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[0]~32_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(0));

-- Location: LCCOMB_X27_Y22_N2
\inst|timestamp_timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[1]~34_combout\ = (\inst|timestamp_timer|internal_counter\(1) & (\inst|timestamp_timer|internal_counter[0]~33\ $ (GND))) # (!\inst|timestamp_timer|internal_counter\(1) & (!\inst|timestamp_timer|internal_counter[0]~33\ 
-- & VCC))
-- \inst|timestamp_timer|internal_counter[1]~35\ = CARRY((\inst|timestamp_timer|internal_counter\(1) & !\inst|timestamp_timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(1),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[0]~33\,
	combout => \inst|timestamp_timer|internal_counter[1]~34_combout\,
	cout => \inst|timestamp_timer|internal_counter[1]~35\);

-- Location: LCCOMB_X26_Y21_N10
\inst|timestamp_timer|period_l_register[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[1]~2_combout\ = !\inst|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(1),
	combout => \inst|timestamp_timer|period_l_register[1]~2_combout\);

-- Location: FF_X26_Y21_N11
\inst|timestamp_timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[1]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(1));

-- Location: FF_X27_Y22_N3
\inst|timestamp_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[1]~34_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(1));

-- Location: LCCOMB_X27_Y22_N4
\inst|timestamp_timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[2]~36_combout\ = (\inst|timestamp_timer|internal_counter\(2) & (!\inst|timestamp_timer|internal_counter[1]~35\)) # (!\inst|timestamp_timer|internal_counter\(2) & ((\inst|timestamp_timer|internal_counter[1]~35\) # 
-- (GND)))
-- \inst|timestamp_timer|internal_counter[2]~37\ = CARRY((!\inst|timestamp_timer|internal_counter[1]~35\) # (!\inst|timestamp_timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(2),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[1]~35\,
	combout => \inst|timestamp_timer|internal_counter[2]~36_combout\,
	cout => \inst|timestamp_timer|internal_counter[2]~37\);

-- Location: FF_X19_Y10_N17
\inst|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(2));

-- Location: LCCOMB_X26_Y21_N18
\inst|timestamp_timer|period_l_register[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[2]~0_combout\ = !\inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(2),
	combout => \inst|timestamp_timer|period_l_register[2]~0_combout\);

-- Location: FF_X26_Y21_N19
\inst|timestamp_timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[2]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(2));

-- Location: FF_X27_Y22_N5
\inst|timestamp_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[2]~36_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(2));

-- Location: LCCOMB_X27_Y22_N8
\inst|timestamp_timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[4]~40_combout\ = (\inst|timestamp_timer|internal_counter\(4) & ((GND) # (!\inst|timestamp_timer|internal_counter[3]~39\))) # (!\inst|timestamp_timer|internal_counter\(4) & 
-- (\inst|timestamp_timer|internal_counter[3]~39\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[4]~41\ = CARRY((\inst|timestamp_timer|internal_counter\(4)) # (!\inst|timestamp_timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(4),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[3]~39\,
	combout => \inst|timestamp_timer|internal_counter[4]~40_combout\,
	cout => \inst|timestamp_timer|internal_counter[4]~41\);

-- Location: FF_X14_Y21_N27
\inst|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(4));

-- Location: FF_X26_Y21_N31
\inst|timestamp_timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(4));

-- Location: FF_X27_Y22_N9
\inst|timestamp_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[4]~40_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(4));

-- Location: LCCOMB_X27_Y22_N10
\inst|timestamp_timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[5]~42_combout\ = (\inst|timestamp_timer|internal_counter\(5) & (\inst|timestamp_timer|internal_counter[4]~41\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(5) & (!\inst|timestamp_timer|internal_counter[4]~41\))
-- \inst|timestamp_timer|internal_counter[5]~43\ = CARRY((!\inst|timestamp_timer|internal_counter\(5) & !\inst|timestamp_timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(5),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[4]~41\,
	combout => \inst|timestamp_timer|internal_counter[5]~42_combout\,
	cout => \inst|timestamp_timer|internal_counter[5]~43\);

-- Location: LCCOMB_X27_Y22_N12
\inst|timestamp_timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[6]~44_combout\ = (\inst|timestamp_timer|internal_counter\(6) & (!\inst|timestamp_timer|internal_counter[5]~43\)) # (!\inst|timestamp_timer|internal_counter\(6) & ((\inst|timestamp_timer|internal_counter[5]~43\) # 
-- (GND)))
-- \inst|timestamp_timer|internal_counter[6]~45\ = CARRY((!\inst|timestamp_timer|internal_counter[5]~43\) # (!\inst|timestamp_timer|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(6),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[5]~43\,
	combout => \inst|timestamp_timer|internal_counter[6]~44_combout\,
	cout => \inst|timestamp_timer|internal_counter[6]~45\);

-- Location: LCCOMB_X27_Y22_N14
\inst|timestamp_timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[7]~46_combout\ = (\inst|timestamp_timer|internal_counter\(7) & (\inst|timestamp_timer|internal_counter[6]~45\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(7) & (!\inst|timestamp_timer|internal_counter[6]~45\))
-- \inst|timestamp_timer|internal_counter[7]~47\ = CARRY((!\inst|timestamp_timer|internal_counter\(7) & !\inst|timestamp_timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(7),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[6]~45\,
	combout => \inst|timestamp_timer|internal_counter[7]~46_combout\,
	cout => \inst|timestamp_timer|internal_counter[7]~47\);

-- Location: FF_X14_Y21_N23
\inst|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(7));

-- Location: FF_X24_Y22_N19
\inst|timestamp_timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(7));

-- Location: FF_X27_Y22_N15
\inst|timestamp_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[7]~46_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(7));

-- Location: LCCOMB_X27_Y22_N16
\inst|timestamp_timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[8]~48_combout\ = (\inst|timestamp_timer|internal_counter\(8) & (!\inst|timestamp_timer|internal_counter[7]~47\)) # (!\inst|timestamp_timer|internal_counter\(8) & ((\inst|timestamp_timer|internal_counter[7]~47\) # 
-- (GND)))
-- \inst|timestamp_timer|internal_counter[8]~49\ = CARRY((!\inst|timestamp_timer|internal_counter[7]~47\) # (!\inst|timestamp_timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(8),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[7]~47\,
	combout => \inst|timestamp_timer|internal_counter[8]~48_combout\,
	cout => \inst|timestamp_timer|internal_counter[8]~49\);

-- Location: LCCOMB_X24_Y22_N4
\inst|timestamp_timer|period_l_register[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[8]~5_combout\ = !\inst|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(8),
	combout => \inst|timestamp_timer|period_l_register[8]~5_combout\);

-- Location: FF_X24_Y22_N5
\inst|timestamp_timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[8]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(8));

-- Location: FF_X27_Y22_N17
\inst|timestamp_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[8]~48_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(8));

-- Location: LCCOMB_X27_Y22_N18
\inst|timestamp_timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[9]~50_combout\ = (\inst|timestamp_timer|internal_counter\(9) & (\inst|timestamp_timer|internal_counter[8]~49\ $ (GND))) # (!\inst|timestamp_timer|internal_counter\(9) & (!\inst|timestamp_timer|internal_counter[8]~49\ 
-- & VCC))
-- \inst|timestamp_timer|internal_counter[9]~51\ = CARRY((\inst|timestamp_timer|internal_counter\(9) & !\inst|timestamp_timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(9),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[8]~49\,
	combout => \inst|timestamp_timer|internal_counter[9]~50_combout\,
	cout => \inst|timestamp_timer|internal_counter[9]~51\);

-- Location: LCCOMB_X20_Y18_N8
\inst|cpu|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[25]~1_combout\ = (\inst|cpu|Equal133~0_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\inst|cpu|Equal133~0_combout\ & 
-- ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|cpu|Equal133~0_combout\,
	combout => \inst|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X23_Y20_N9
\inst|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata[25]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(9));

-- Location: LCCOMB_X24_Y22_N6
\inst|timestamp_timer|period_l_register[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[9]~6_combout\ = !\inst|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(9),
	combout => \inst|timestamp_timer|period_l_register[9]~6_combout\);

-- Location: FF_X24_Y22_N7
\inst|timestamp_timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[9]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(9));

-- Location: FF_X27_Y22_N19
\inst|timestamp_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[9]~50_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(9));

-- Location: LCCOMB_X27_Y22_N20
\inst|timestamp_timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[10]~52_combout\ = (\inst|timestamp_timer|internal_counter\(10) & ((GND) # (!\inst|timestamp_timer|internal_counter[9]~51\))) # (!\inst|timestamp_timer|internal_counter\(10) & 
-- (\inst|timestamp_timer|internal_counter[9]~51\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[10]~53\ = CARRY((\inst|timestamp_timer|internal_counter\(10)) # (!\inst|timestamp_timer|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(10),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[9]~51\,
	combout => \inst|timestamp_timer|internal_counter[10]~52_combout\,
	cout => \inst|timestamp_timer|internal_counter[10]~53\);

-- Location: LCCOMB_X17_Y20_N8
\inst|cpu|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[26]~2_combout\ = (\inst|cpu|Equal133~0_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\inst|cpu|Equal133~0_combout\ & 
-- (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|cpu|Equal133~0_combout\,
	combout => \inst|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X17_Y20_N9
\inst|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[26]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(10));

-- Location: FF_X26_Y21_N21
\inst|timestamp_timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(10));

-- Location: FF_X27_Y22_N21
\inst|timestamp_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[10]~52_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(10));

-- Location: LCCOMB_X27_Y22_N24
\inst|timestamp_timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[12]~56_combout\ = (\inst|timestamp_timer|internal_counter\(12) & ((GND) # (!\inst|timestamp_timer|internal_counter[11]~55\))) # (!\inst|timestamp_timer|internal_counter\(12) & 
-- (\inst|timestamp_timer|internal_counter[11]~55\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[12]~57\ = CARRY((\inst|timestamp_timer|internal_counter\(12)) # (!\inst|timestamp_timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(12),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[11]~55\,
	combout => \inst|timestamp_timer|internal_counter[12]~56_combout\,
	cout => \inst|timestamp_timer|internal_counter[12]~57\);

-- Location: FF_X14_Y18_N13
\inst|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[28]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(12));

-- Location: FF_X24_Y22_N29
\inst|timestamp_timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(12));

-- Location: FF_X27_Y22_N25
\inst|timestamp_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[12]~56_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(12));

-- Location: LCCOMB_X27_Y22_N26
\inst|timestamp_timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[13]~58_combout\ = (\inst|timestamp_timer|internal_counter\(13) & (\inst|timestamp_timer|internal_counter[12]~57\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(13) & 
-- (!\inst|timestamp_timer|internal_counter[12]~57\))
-- \inst|timestamp_timer|internal_counter[13]~59\ = CARRY((!\inst|timestamp_timer|internal_counter\(13) & !\inst|timestamp_timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(13),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[12]~57\,
	combout => \inst|timestamp_timer|internal_counter[13]~58_combout\,
	cout => \inst|timestamp_timer|internal_counter[13]~59\);

-- Location: LCCOMB_X27_Y22_N28
\inst|timestamp_timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[14]~60_combout\ = (\inst|timestamp_timer|internal_counter\(14) & (!\inst|timestamp_timer|internal_counter[13]~59\)) # (!\inst|timestamp_timer|internal_counter\(14) & ((\inst|timestamp_timer|internal_counter[13]~59\) 
-- # (GND)))
-- \inst|timestamp_timer|internal_counter[14]~61\ = CARRY((!\inst|timestamp_timer|internal_counter[13]~59\) # (!\inst|timestamp_timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(14),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[13]~59\,
	combout => \inst|timestamp_timer|internal_counter[14]~60_combout\,
	cout => \inst|timestamp_timer|internal_counter[14]~61\);

-- Location: FF_X19_Y11_N5
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X19_Y11_N4
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\))) # (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X19_Y11_N2
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & \inst|botoes_s1_translator|waitrequest_reset_override~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X19_Y11_N3
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X19_Y11_N0
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X19_Y11_N13
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X19_Y11_N12
\inst|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_001|src1_valid~combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X21_Y15_N20
\inst|rsp_xbar_mux_001|src_payload~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~77_combout\ = (\inst|rsp_xbar_mux_001|src_payload~10_combout\ & ((\inst|sysid_control_slave_translator|av_readdata_pre\(7)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # (!\inst|rsp_xbar_mux_001|src_payload~10_combout\ & (((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \inst|rsp_xbar_mux_001|src_payload~77_combout\);

-- Location: LCCOMB_X11_Y17_N8
\inst|cpu|E_logic_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[7]~14_combout\ = (\inst|cpu|E_src1\(7) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(7) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(7) & ((\inst|cpu|E_src2\(7) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(7) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(7),
	datab => \inst|cpu|E_src2\(7),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[7]~14_combout\);

-- Location: LCCOMB_X15_Y16_N20
\inst|cpu|W_alu_result[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[7]~13_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[7]~14_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|F_pc[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[5]~7_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_logic_result[7]~14_combout\,
	combout => \inst|cpu|W_alu_result[7]~13_combout\);

-- Location: LCCOMB_X15_Y17_N6
\inst|cpu|E_shift_rot_result_nxt[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[7]~14_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(8))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(8),
	datab => \inst|cpu|E_shift_rot_result\(6),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[7]~14_combout\);

-- Location: LCCOMB_X19_Y12_N18
\inst|addr_router_001|Equal10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal10~2_combout\ = (!\inst|cpu|W_alu_result\(6) & !\inst|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(6),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|addr_router_001|Equal10~2_combout\);

-- Location: LCCOMB_X16_Y8_N20
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst|jtag_uart|fifo_wr~q\)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|fifo_wr~q\ $ 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X16_Y8_N24
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q\)))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|fifo_wr~q\ $ (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X16_Y8_N26
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart|fifo_wr~q\ $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X16_Y8_N27
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X16_Y8_N28
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q\)))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|fifo_wr~q\ $ (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X16_Y8_N29
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X16_Y8_N16
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X16_Y8_N2
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))) # 
-- (!\inst|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|r_val~0_combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X16_Y8_N4
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X16_Y8_N30
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X16_Y8_N31
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X16_Y8_N10
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart|fifo_wr~q\ & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X16_Y8_N6
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart|r_val~0_combout\ & ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|r_val~0_combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X16_Y8_N7
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X16_Y8_N8
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst|jtag_uart|fifo_wr~q\) # ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X16_Y8_N9
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: FF_X16_Y8_N1
\inst|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|r_val~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|r_val~q\);

-- Location: LCCOMB_X15_Y8_N24
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X15_Y8_N25
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X15_Y8_N8
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X15_Y8_N9
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X15_Y8_N3
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X16_Y8_N12
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart|r_val~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X19_Y10_N10
\inst|jtag_uart|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_waitrequest~0_combout\ = (\inst|jtag_uart|always2~3_combout\ & ((\inst|cmd_xbar_mux_001|src_data\(57)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|src_data\(57),
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|jtag_uart|always2~3_combout\,
	combout => \inst|jtag_uart|av_waitrequest~0_combout\);

-- Location: FF_X19_Y10_N11
\inst|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_waitrequest~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X17_Y13_N30
\inst|jtag_uart|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|always2~0_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu|F_pc\(2) & (!\inst|jtag_uart|av_waitrequest~q\ & \inst|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu|F_pc\(2),
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|jtag_uart|always2~0_combout\);

-- Location: LCCOMB_X17_Y13_N0
\inst|jtag_uart|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|always2~1_combout\ = (\inst|addr_router|Equal2~2_combout\ & (\inst|cpu_instruction_master_translator|uav_read~combout\ & (\inst|jtag_uart|always2~0_combout\ & \inst|cpu|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal2~2_combout\,
	datab => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datac => \inst|jtag_uart|always2~0_combout\,
	datad => \inst|cpu|F_pc\(1),
	combout => \inst|jtag_uart|always2~1_combout\);

-- Location: LCCOMB_X20_Y9_N18
\inst|jtag_uart|always2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|always2~2_combout\ = (!\inst|jtag_uart|av_waitrequest~q\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & !\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|av_waitrequest~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|jtag_uart|always2~2_combout\);

-- Location: LCCOMB_X20_Y9_N4
\inst|jtag_uart|always2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|always2~3_combout\ = (\inst|jtag_uart|always2~1_combout\) # ((\inst|addr_router_001|Equal14~1_combout\ & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & \inst|jtag_uart|always2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal14~1_combout\,
	datab => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datac => \inst|jtag_uart|always2~1_combout\,
	datad => \inst|jtag_uart|always2~2_combout\,
	combout => \inst|jtag_uart|always2~3_combout\);

-- Location: LCCOMB_X19_Y10_N22
\inst|jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|woverflow~0_combout\ = (!\inst|cmd_xbar_mux_001|src_data\(38) & (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|cpu_data_master_translator|uav_write~0_combout\ & \inst|jtag_uart|always2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(38),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|jtag_uart|always2~3_combout\,
	combout => \inst|jtag_uart|woverflow~0_combout\);

-- Location: LCCOMB_X19_Y10_N24
\inst|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_wr~0_combout\ = (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \inst|jtag_uart|woverflow~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst|jtag_uart|woverflow~0_combout\,
	combout => \inst|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X19_Y10_N25
\inst|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|fifo_wr~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X20_Y10_N0
\inst|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(0),
	combout => \inst|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X14_Y10_N12
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y10_N13
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y10_N14
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y10_N15
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y10_N16
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y10_N17
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y10_N18
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y10_N19
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y10_N20
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y10_N21
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y10_N22
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X14_Y10_N23
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X12_Y10_N0
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X12_Y10_N1
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X12_Y10_N2
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X12_Y10_N3
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X12_Y10_N4
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X12_Y10_N5
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X12_Y10_N6
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X12_Y10_N7
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X12_Y10_N8
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X12_Y10_N9
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X12_Y10_N10
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X12_Y10_N11
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X19_Y10_N16
\inst|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst|cpu|d_writedata\(2) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(2),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X23_Y18_N16
\inst|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(3),
	combout => \inst|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X22_Y16_N28
\inst|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(4),
	combout => \inst|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: FF_X14_Y21_N21
\inst|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(5));

-- Location: LCCOMB_X22_Y16_N18
\inst|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X20_Y10_N28
\inst|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst|cpu|d_writedata\(6) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(6),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X20_Y10_N18
\inst|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst|cpu|d_writedata\(7) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(7),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X12_Y8_N26
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(7),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X12_Y8_N27
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X15_Y8_N16
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X15_Y8_N17
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X15_Y8_N2
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read1~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read2~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|read_req~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X15_Y8_N14
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X15_Y8_N15
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X15_Y8_N12
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X15_Y8_N13
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X16_Y8_N18
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|r_val~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X16_Y8_N19
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X16_Y8_N0
\inst|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|r_val~0_combout\ = (!\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((!\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1~q\) # (!\inst|jtag_uart|r_val~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart|r_val~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X16_Y8_N14
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst|jtag_uart|fifo_wr~q\ $ (\inst|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datac => \inst|jtag_uart|r_val~0_combout\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X16_Y8_N21
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X16_Y8_N22
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart|fifo_wr~q\ $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X16_Y8_N23
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X16_Y8_N25
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X17_Y8_N16
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X17_Y8_N20
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X19_Y8_N4
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X19_Y8_N5
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X19_Y8_N6
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout\)))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|wr_rfifo~combout\ $ (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X19_Y8_N7
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: FF_X17_Y8_N21
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X19_Y11_N20
\inst|cpu|F_iw[18]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[18]~81_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[18]~81_combout\);

-- Location: LCCOMB_X22_Y17_N30
\inst|cpu|F_iw[18]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[18]~85_combout\ = ((\inst|cpu|D_iw[31]~2_combout\ & ((\inst|cpu|F_iw[18]~84_combout\) # (\inst|cpu|F_iw[18]~81_combout\)))) # (!\inst|cpu|hbreak_req~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[18]~84_combout\,
	datab => \inst|cpu|F_iw[18]~81_combout\,
	datac => \inst|cpu|D_iw[31]~2_combout\,
	datad => \inst|cpu|hbreak_req~combout\,
	combout => \inst|cpu|F_iw[18]~85_combout\);

-- Location: FF_X22_Y17_N31
\inst|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[18]~85_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(18));

-- Location: LCCOMB_X14_Y18_N8
\inst|cpu|R_src2_lo[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[12]~13_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(18)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|cpu|D_iw\(18),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[12]~13_combout\);

-- Location: FF_X14_Y18_N9
\inst|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[12]~13_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(12));

-- Location: LCCOMB_X21_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(2),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X21_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) 
-- # (GND)))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: FF_X26_Y19_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X22_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X22_Y19_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X22_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X20_Y19_N26
\inst|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(42) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|W_alu_result\(6)) # ((\inst|cpu|F_pc\(4) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (((\inst|cpu|F_pc\(4) & 
-- \inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cpu|W_alu_result\(6),
	datac => \inst|cpu|F_pc\(4),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(42));

-- Location: FF_X20_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X21_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X26_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(30),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X26_Y19_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X22_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X22_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X22_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(4),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X21_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) 
-- # (GND)))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X26_Y18_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~60_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetlatch~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X26_Y18_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(33));

-- Location: FF_X21_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X24_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~33_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(33),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCCOMB_X24_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\) # (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\);

-- Location: FF_X24_Y19_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X27_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~19_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X27_Y19_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X26_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(30)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(30),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X26_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~1_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~0_combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X26_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X27_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~20_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X27_Y19_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X21_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X23_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(32),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X23_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X22_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(32)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(32),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X22_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X20_Y19_N6
\inst|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(44) = (\inst|cpu|F_pc\(6) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|W_alu_result\(8))))) # (!\inst|cpu|F_pc\(6) & (\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(6),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(44));

-- Location: FF_X20_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X20_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X14_Y16_N10
\inst|cpu|E_logic_result[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[9]~12_combout\ = (\inst|cpu|E_src1\(9) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src2\(9)))))) # (!\inst|cpu|E_src1\(9) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src2\(9)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|E_src1\(9),
	datad => \inst|cpu|E_src2\(9),
	combout => \inst|cpu|E_logic_result[9]~12_combout\);

-- Location: LCCOMB_X15_Y16_N6
\inst|cpu|W_alu_result[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[9]~24_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[9]~12_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (!\inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_sub~q\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_logic_result[9]~12_combout\,
	combout => \inst|cpu|W_alu_result[9]~24_combout\);

-- Location: LCCOMB_X15_Y16_N18
\inst|cpu|W_alu_result[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[9]~11_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (((\inst|cpu|W_alu_result[9]~24_combout\)))) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|W_alu_result[9]~24_combout\ & (\inst|cpu|Add2~18_combout\)) # 
-- (!\inst|cpu|W_alu_result[9]~24_combout\ & ((\inst|cpu|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~18_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datac => \inst|cpu|Add1~18_combout\,
	datad => \inst|cpu|W_alu_result[9]~24_combout\,
	combout => \inst|cpu|W_alu_result[9]~11_combout\);

-- Location: LCCOMB_X15_Y16_N26
\inst|cpu|W_alu_result[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[9]~feeder_combout\ = \inst|cpu|W_alu_result[9]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|W_alu_result[9]~11_combout\,
	combout => \inst|cpu|W_alu_result[9]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N24
\inst|cpu|E_shift_rot_result_nxt[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[11]~10_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(12))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(12),
	datab => \inst|cpu|E_shift_rot_result\(10),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[11]~10_combout\);

-- Location: FF_X14_Y15_N25
\inst|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[11]~10_combout\,
	asdata => \inst|cpu|E_src1\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X15_Y17_N18
\inst|cpu|E_shift_rot_result_nxt[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[10]~11_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(11)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(9),
	datab => \inst|cpu|E_shift_rot_result\(11),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[10]~11_combout\);

-- Location: FF_X15_Y17_N19
\inst|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[10]~11_combout\,
	asdata => \inst|cpu|E_src1\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X15_Y17_N12
\inst|cpu|E_shift_rot_result_nxt[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[9]~12_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(10)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(8),
	datab => \inst|cpu|E_shift_rot_result\(10),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[9]~12_combout\);

-- Location: FF_X15_Y17_N13
\inst|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[9]~12_combout\,
	asdata => \inst|cpu|E_src1\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(9));

-- Location: FF_X15_Y16_N27
\inst|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[9]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(9));

-- Location: LCCOMB_X20_Y19_N2
\inst|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(45) = (\inst|cpu|F_pc\(7) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|W_alu_result\(9))))) # (!\inst|cpu|F_pc\(7) & (((\inst|cmd_xbar_mux|saved_grant\(1) & 
-- \inst|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(7),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|W_alu_result\(9),
	combout => \inst|cmd_xbar_mux|src_data\(45));

-- Location: FF_X20_Y19_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X21_Y19_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X22_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~7_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(33),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X22_Y19_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X22_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(7),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(9),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X11_Y17_N18
\inst|cpu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~2_combout\ = (\inst|cpu|E_src2\(1) & ((\inst|cpu|E_src1\(1) & (!\inst|cpu|Add1~1\)) # (!\inst|cpu|E_src1\(1) & ((\inst|cpu|Add1~1\) # (GND))))) # (!\inst|cpu|E_src2\(1) & ((\inst|cpu|E_src1\(1) & (\inst|cpu|Add1~1\ & VCC)) # 
-- (!\inst|cpu|E_src1\(1) & (!\inst|cpu|Add1~1\))))
-- \inst|cpu|Add1~3\ = CARRY((\inst|cpu|E_src2\(1) & ((!\inst|cpu|Add1~1\) # (!\inst|cpu|E_src1\(1)))) # (!\inst|cpu|E_src2\(1) & (!\inst|cpu|E_src1\(1) & !\inst|cpu|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(1),
	datab => \inst|cpu|E_src1\(1),
	datad => VCC,
	cin => \inst|cpu|Add1~1\,
	combout => \inst|cpu|Add1~2_combout\,
	cout => \inst|cpu|Add1~3\);

-- Location: LCCOMB_X12_Y17_N18
\inst|cpu|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~2_combout\ = (\inst|cpu|E_src2\(1) & ((\inst|cpu|E_src1\(1) & (\inst|cpu|Add2~1\ & VCC)) # (!\inst|cpu|E_src1\(1) & (!\inst|cpu|Add2~1\)))) # (!\inst|cpu|E_src2\(1) & ((\inst|cpu|E_src1\(1) & (!\inst|cpu|Add2~1\)) # (!\inst|cpu|E_src1\(1) & 
-- ((\inst|cpu|Add2~1\) # (GND)))))
-- \inst|cpu|Add2~3\ = CARRY((\inst|cpu|E_src2\(1) & (!\inst|cpu|E_src1\(1) & !\inst|cpu|Add2~1\)) # (!\inst|cpu|E_src2\(1) & ((!\inst|cpu|Add2~1\) # (!\inst|cpu|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(1),
	datab => \inst|cpu|E_src1\(1),
	datad => VCC,
	cin => \inst|cpu|Add2~1\,
	combout => \inst|cpu|Add2~2_combout\,
	cout => \inst|cpu|Add2~3\);

-- Location: LCCOMB_X12_Y17_N0
\inst|cpu|E_arith_result[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[1]~4_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~2_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_sub~q\,
	datab => \inst|cpu|Add1~2_combout\,
	datad => \inst|cpu|Add2~2_combout\,
	combout => \inst|cpu|E_arith_result[1]~4_combout\);

-- Location: LCCOMB_X19_Y20_N28
\inst|cpu|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_mem_byte_en[1]~7_combout\ = (\inst|cpu|D_iw\(4)) # ((!\inst|cpu|E_arith_result[1]~4_combout\ & ((\inst|cpu|E_arith_result[0]~6_combout\) # (\inst|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_result[0]~6_combout\,
	datab => \inst|cpu|D_iw\(3),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|E_arith_result[1]~4_combout\,
	combout => \inst|cpu|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X19_Y20_N29
\inst|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[1]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_byteenable\(1));

-- Location: LCCOMB_X19_Y20_N24
\inst|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(33) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|d_byteenable\(1),
	combout => \inst|cmd_xbar_mux|src_data\(33));

-- Location: FF_X19_Y20_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X19_Y20_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X23_Y20_N22
\inst|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~22_combout\ = (\inst|cpu|d_writedata\(9) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(9),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X23_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X24_Y20_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(11)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(11),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(11),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout\);

-- Location: LCCOMB_X27_Y20_N24
\inst|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~18_combout\ = (\inst|cpu|d_writedata\(12) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(12),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X27_Y20_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X20_Y18_N10
\inst|cpu|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[29]~5_combout\ = (\inst|cpu|Equal133~0_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\inst|cpu|Equal133~0_combout\ & 
-- (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|cpu|Equal133~0_combout\,
	combout => \inst|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X20_Y18_N11
\inst|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[29]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(13));

-- Location: LCCOMB_X26_Y20_N22
\inst|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~17_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(13),
	combout => \inst|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X26_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X24_Y20_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~26_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X24_Y20_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X23_Y20_N20
\inst|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~19_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X23_Y20_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X24_Y20_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(14))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(14),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(14),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~21_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X27_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X27_Y20_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(15))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(15),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(15),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\);

-- Location: LCCOMB_X27_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ = ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X26_Y19_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~53_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52_combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(28) 
-- & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(28) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~52_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(28),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X26_Y19_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~53_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X26_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(27),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X26_Y19_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X24_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~15_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X24_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X20_Y20_N2
\inst|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~12_combout\ = (\inst|cpu|d_writedata\(24) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(24),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X20_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X20_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(24))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(24),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(24),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout\);

-- Location: LCCOMB_X24_Y19_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~20_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X24_Y19_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X17_Y22_N8
\inst|watchdog_timer|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal2~2_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(3) & \inst|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|watchdog_timer|Equal2~2_combout\);

-- Location: LCCOMB_X17_Y17_N8
\inst|watchdog_timer|control_register~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|control_register~0_combout\ = (\inst|watchdog_timer|period_l_wr_strobe~1_combout\ & ((\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|cpu|d_writedata\(0)))) # (!\inst|watchdog_timer|Equal2~2_combout\ & 
-- (\inst|watchdog_timer|control_register~q\)))) # (!\inst|watchdog_timer|period_l_wr_strobe~1_combout\ & (((\inst|watchdog_timer|control_register~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|period_l_wr_strobe~1_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|watchdog_timer|control_register~q\,
	datad => \inst|cpu|d_writedata\(0),
	combout => \inst|watchdog_timer|control_register~0_combout\);

-- Location: FF_X17_Y17_N9
\inst|watchdog_timer|control_register\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|control_register~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|control_register~q\);

-- Location: LCCOMB_X22_Y20_N26
\inst|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~2_combout\ = (\inst|cpu|d_writedata\(8) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(8),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X22_Y20_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X22_Y20_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[8]~0_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[8]~0_combout\);

-- Location: LCCOMB_X20_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(5) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(7) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(5),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(7),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\inst|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~0_combout\ = (\inst|cpu|hbreak_enabled~q\ & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X24_Y17_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X21_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|debugaccess~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\);

-- Location: LCCOMB_X21_Y18_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ram_wr~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X22_Y20_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[8]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(8));

-- Location: LCCOMB_X21_Y17_N16
\inst|cpu|W_ipending_reg_nxt[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[8]~0_combout\ = (\inst|cpu|W_ienable_reg\(8) & (\inst|watchdog_timer|control_register~q\ & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(8) & \inst|watchdog_timer|timeout_occurred~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(8),
	datab => \inst|watchdog_timer|control_register~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(8),
	datad => \inst|watchdog_timer|timeout_occurred~q\,
	combout => \inst|cpu|W_ipending_reg_nxt[8]~0_combout\);

-- Location: FF_X21_Y17_N17
\inst|cpu|W_ipending_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[8]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(8));

-- Location: LCCOMB_X15_Y17_N14
\inst|cpu|W_ienable_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[8]~feeder_combout\ = \inst|cpu|E_src1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(8),
	combout => \inst|cpu|W_ienable_reg[8]~feeder_combout\);

-- Location: FF_X15_Y17_N15
\inst|cpu|W_ienable_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[8]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(8));

-- Location: LCCOMB_X21_Y17_N20
\inst|cpu|E_control_rd_data[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[8]~10_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & (\inst|cpu|W_ipending_reg\(8))) # (!\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ienable_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_control_rd_data[5]~0_combout\,
	datab => \inst|cpu|W_ipending_reg\(8),
	datac => \inst|cpu|W_ienable_reg\(8),
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|E_control_rd_data[8]~10_combout\);

-- Location: FF_X21_Y17_N21
\inst|cpu|W_control_rd_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[8]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(8));

-- Location: LCCOMB_X17_Y14_N0
\inst|cpu|W_rf_wr_data[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[8]~19_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(8)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(8),
	datac => \inst|cpu|W_control_rd_data\(8),
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|W_rf_wr_data[8]~19_combout\);

-- Location: LCCOMB_X17_Y14_N18
\inst|cpu|W_rf_wr_data[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[8]~20_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte1_data\(0))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|R_ctrl_br_cmp~q\ & \inst|cpu|W_rf_wr_data[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(0),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|W_rf_wr_data[8]~19_combout\,
	combout => \inst|cpu|W_rf_wr_data[8]~20_combout\);

-- Location: LCCOMB_X23_Y20_N8
\inst|cmd_xbar_mux_002|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~21_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(9),
	combout => \inst|cmd_xbar_mux_002|src_payload~21_combout\);

-- Location: LCCOMB_X19_Y16_N26
\inst|cmd_xbar_mux_002|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(48) = (\inst|cpu|F_pc\(10) & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|W_alu_result\(12))))) # (!\inst|cpu|F_pc\(10) & (\inst|cmd_xbar_mux_002|saved_grant\(1) & 
-- ((\inst|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(10),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|W_alu_result\(12),
	combout => \inst|cmd_xbar_mux_002|src_data\(48));

-- Location: LCCOMB_X16_Y16_N8
\inst|cpu|F_pc[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[11]~2_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~26_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~26_combout\,
	datab => \inst|cpu|E_alu_sub~q\,
	datad => \inst|cpu|Add2~26_combout\,
	combout => \inst|cpu|F_pc[11]~2_combout\);

-- Location: LCCOMB_X17_Y16_N12
\inst|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[6]~12_combout\ = (\inst|cpu|F_pc\(6) & (\inst|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\inst|cpu|F_pc\(6) & (!\inst|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \inst|cpu|F_pc_plus_one[6]~13\ = CARRY((\inst|cpu|F_pc\(6) & !\inst|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(6),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[5]~11\,
	combout => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \inst|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X17_Y16_N14
\inst|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[7]~14_combout\ = (\inst|cpu|F_pc\(7) & (!\inst|cpu|F_pc_plus_one[6]~13\)) # (!\inst|cpu|F_pc\(7) & ((\inst|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \inst|cpu|F_pc_plus_one[7]~15\ = CARRY((!\inst|cpu|F_pc_plus_one[6]~13\) # (!\inst|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(7),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[6]~13\,
	combout => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \inst|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X17_Y16_N16
\inst|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[8]~16_combout\ = (\inst|cpu|F_pc\(8) & (\inst|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\inst|cpu|F_pc\(8) & (!\inst|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \inst|cpu|F_pc_plus_one[8]~17\ = CARRY((\inst|cpu|F_pc\(8) & !\inst|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(8),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[7]~15\,
	combout => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \inst|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X17_Y16_N18
\inst|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[9]~18_combout\ = (\inst|cpu|F_pc\(9) & (!\inst|cpu|F_pc_plus_one[8]~17\)) # (!\inst|cpu|F_pc\(9) & ((\inst|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \inst|cpu|F_pc_plus_one[9]~19\ = CARRY((!\inst|cpu|F_pc_plus_one[8]~17\) # (!\inst|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(9),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[8]~17\,
	combout => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \inst|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X17_Y16_N20
\inst|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[10]~20_combout\ = (\inst|cpu|F_pc\(10) & (\inst|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\inst|cpu|F_pc\(10) & (!\inst|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \inst|cpu|F_pc_plus_one[10]~21\ = CARRY((\inst|cpu|F_pc\(10) & !\inst|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(10),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[9]~19\,
	combout => \inst|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \inst|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X17_Y16_N22
\inst|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[11]~22_combout\ = (\inst|cpu|F_pc\(11) & (!\inst|cpu|F_pc_plus_one[10]~21\)) # (!\inst|cpu|F_pc\(11) & ((\inst|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \inst|cpu|F_pc_plus_one[11]~23\ = CARRY((!\inst|cpu|F_pc_plus_one[10]~21\) # (!\inst|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(11),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[10]~21\,
	combout => \inst|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \inst|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X16_Y16_N9
\inst|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[11]~2_combout\,
	asdata => \inst|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(11));

-- Location: LCCOMB_X19_Y16_N24
\inst|cmd_xbar_mux_002|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(49) = (\inst|cpu|W_alu_result\(13) & ((\inst|cmd_xbar_mux_002|saved_grant\(1)) # ((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(11))))) # (!\inst|cpu|W_alu_result\(13) & 
-- (((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(13),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|F_pc\(11),
	combout => \inst|cmd_xbar_mux_002|src_data\(49));

-- Location: LCCOMB_X17_Y8_N22
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X17_Y8_N24
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X19_Y8_N8
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X19_Y8_N9
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X19_Y8_N10
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout\)))))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|wr_rfifo~combout\ $ (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X19_Y8_N11
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: FF_X17_Y8_N25
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X19_Y11_N14
\inst|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_001|src0_valid~combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X24_Y17_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: FF_X24_Y17_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X19_Y20_N12
\inst|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(32) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cpu|d_byteenable\(0) & \inst|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_byteenable\(0),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_data\(32));

-- Location: FF_X19_Y20_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X19_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X23_Y18_N2
\inst|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~8_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X23_Y18_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X28_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(4)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(4),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(4),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout\);

-- Location: LCCOMB_X24_Y20_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[5]~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: LCCOMB_X26_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X26_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(8),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X28_Y18_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X28_Y18_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X28_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~23_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(7),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X28_Y20_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X22_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(7)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(7),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\);

-- Location: LCCOMB_X21_Y20_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(16),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout\);

-- Location: LCCOMB_X20_Y18_N0
\inst|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~27_combout\ = (\inst|cpu|d_writedata\(17) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(17),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X20_Y18_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X20_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(17))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(17),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(17),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: LCCOMB_X16_Y14_N8
\inst|cpu|W_rf_wr_data[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[10]~2_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte1_data\(2))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(2),
	datab => \inst|cpu|E_alu_result~28_combout\,
	datac => \inst|cpu|W_alu_result\(10),
	datad => \inst|cpu|R_ctrl_ld~q\,
	combout => \inst|cpu|W_rf_wr_data[10]~2_combout\);

-- Location: LCCOMB_X15_Y15_N8
\inst|cpu|W_rf_wr_data[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[11]~21_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte1_data\(3))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(3),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|W_alu_result\(11),
	combout => \inst|cpu|W_rf_wr_data[11]~21_combout\);

-- Location: LCCOMB_X27_Y16_N24
\inst|watchdog_timer|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal2~0_combout\ = (\inst|cpu|W_alu_result\(3) & (\inst|cpu|W_alu_result\(2) & !\inst|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|watchdog_timer|Equal2~0_combout\);

-- Location: LCCOMB_X15_Y12_N12
\inst|addr_router_001|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal3~5_combout\ = (!\inst|cpu|W_alu_result\(7) & \inst|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|cpu|W_alu_result\(5),
	combout => \inst|addr_router_001|Equal3~5_combout\);

-- Location: LCCOMB_X15_Y12_N10
\inst|addr_router_001|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal3~4_combout\ = (\inst|addr_router_001|Equal2~0_combout\ & (\inst|addr_router_001|Equal1~0_combout\ & (!\inst|cpu|W_alu_result\(13) & \inst|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~0_combout\,
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|cpu|W_alu_result\(13),
	datad => \inst|addr_router_001|Equal2~1_combout\,
	combout => \inst|addr_router_001|Equal3~4_combout\);

-- Location: LCCOMB_X22_Y12_N26
\inst|timer_geral|period_l_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_wr_strobe~0_combout\ = (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu_data_master_translator|uav_write~0_combout\ & (\inst|addr_router_001|Equal3~5_combout\ & 
-- \inst|addr_router_001|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|addr_router_001|Equal3~5_combout\,
	datad => \inst|addr_router_001|Equal3~4_combout\,
	combout => \inst|timer_geral|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X19_Y12_N14
\inst|addr_router_001|Equal3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal3~6_combout\ = (!\inst|cpu|W_alu_result\(6) & (\inst|addr_router_001|Equal3~5_combout\ & (!\inst|cpu|W_alu_result\(8) & \inst|addr_router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|addr_router_001|Equal3~5_combout\,
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|addr_router_001|Equal2~4_combout\,
	combout => \inst|addr_router_001|Equal3~6_combout\);

-- Location: LCCOMB_X22_Y12_N24
\inst|timer_geral_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|timer_geral_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \inst|addr_router_001|Equal3~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|addr_router_001|Equal3~6_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X22_Y12_N18
\inst|timer_geral_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\ = (\inst|addr_router_001|Equal3~6_combout\ & (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & 
-- (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~6_combout\,
	datab => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X22_Y12_N6
\inst|timer_geral_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|wait_latency_counter~3_combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(0) & \inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	datad => \inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|timer_geral_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X22_Y12_N7
\inst|timer_geral_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X22_Y12_N16
\inst|timer_geral|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_wr_strobe~combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|watchdog_timer|Equal2~1_combout\ & (\inst|timer_geral|period_l_wr_strobe~0_combout\ & 
-- !\inst|timer_geral_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|watchdog_timer|Equal2~1_combout\,
	datac => \inst|timer_geral|period_l_wr_strobe~0_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral|period_l_wr_strobe~combout\);

-- Location: FF_X27_Y14_N5
\inst|timer_geral|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(12));

-- Location: LCCOMB_X27_Y14_N4
\inst|timer_geral|read_mux_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~40_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(12) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(12),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~40_combout\);

-- Location: LCCOMB_X27_Y16_N12
\inst|porta_a|data_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out[2]~0_combout\ = (!\inst|cpu|W_alu_result\(3) & \inst|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|porta_a|data_out[2]~0_combout\);

-- Location: LCCOMB_X27_Y10_N0
\inst|timer_geral|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[0]~32_combout\ = !\inst|timer_geral|internal_counter\(0)
-- \inst|timer_geral|internal_counter[0]~33\ = CARRY(!\inst|timer_geral|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(0),
	combout => \inst|timer_geral|internal_counter[0]~32_combout\,
	cout => \inst|timer_geral|internal_counter[0]~33\);

-- Location: LCCOMB_X27_Y14_N0
\inst|timer_geral|period_l_register[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[0]~0_combout\ = !\inst|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(0),
	combout => \inst|timer_geral|period_l_register[0]~0_combout\);

-- Location: FF_X27_Y14_N1
\inst|timer_geral|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[0]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(0));

-- Location: LCCOMB_X27_Y10_N24
\inst|timer_geral|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[12]~56_combout\ = (\inst|timer_geral|internal_counter\(12) & ((GND) # (!\inst|timer_geral|internal_counter[11]~55\))) # (!\inst|timer_geral|internal_counter\(12) & (\inst|timer_geral|internal_counter[11]~55\ $ (GND)))
-- \inst|timer_geral|internal_counter[12]~57\ = CARRY((\inst|timer_geral|internal_counter\(12)) # (!\inst|timer_geral|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(12),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[11]~55\,
	combout => \inst|timer_geral|internal_counter[12]~56_combout\,
	cout => \inst|timer_geral|internal_counter[12]~57\);

-- Location: LCCOMB_X27_Y10_N26
\inst|timer_geral|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[13]~58_combout\ = (\inst|timer_geral|internal_counter\(13) & (\inst|timer_geral|internal_counter[12]~57\ & VCC)) # (!\inst|timer_geral|internal_counter\(13) & (!\inst|timer_geral|internal_counter[12]~57\))
-- \inst|timer_geral|internal_counter[13]~59\ = CARRY((!\inst|timer_geral|internal_counter\(13) & !\inst|timer_geral|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(13),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[12]~57\,
	combout => \inst|timer_geral|internal_counter[13]~58_combout\,
	cout => \inst|timer_geral|internal_counter[13]~59\);

-- Location: LCCOMB_X27_Y10_N28
\inst|timer_geral|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[14]~60_combout\ = (\inst|timer_geral|internal_counter\(14) & (!\inst|timer_geral|internal_counter[13]~59\)) # (!\inst|timer_geral|internal_counter\(14) & ((\inst|timer_geral|internal_counter[13]~59\) # (GND)))
-- \inst|timer_geral|internal_counter[14]~61\ = CARRY((!\inst|timer_geral|internal_counter[13]~59\) # (!\inst|timer_geral|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(14),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[13]~59\,
	combout => \inst|timer_geral|internal_counter[14]~60_combout\,
	cout => \inst|timer_geral|internal_counter[14]~61\);

-- Location: LCCOMB_X27_Y14_N8
\inst|timer_geral|period_l_register[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[14]~7_combout\ = !\inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(14),
	combout => \inst|timer_geral|period_l_register[14]~7_combout\);

-- Location: FF_X27_Y14_N9
\inst|timer_geral|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[14]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(14));

-- Location: LCCOMB_X22_Y12_N0
\inst|timer_geral|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|force_reload~0_combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|addr_router_001|Equal14~0_combout\ & (\inst|timer_geral|period_l_wr_strobe~0_combout\ & 
-- !\inst|timer_geral_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|addr_router_001|Equal14~0_combout\,
	datac => \inst|timer_geral|period_l_wr_strobe~0_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral|force_reload~0_combout\);

-- Location: FF_X22_Y12_N1
\inst|timer_geral|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|force_reload~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|force_reload~q\);

-- Location: LCCOMB_X22_Y12_N10
\inst|timer_geral|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|control_wr_strobe~combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|timer_geral|period_l_wr_strobe~0_combout\ & 
-- !\inst|timer_geral_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|timer_geral|period_l_wr_strobe~0_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral|control_wr_strobe~combout\);

-- Location: FF_X26_Y9_N9
\inst|timer_geral|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|control_register\(1));

-- Location: LCCOMB_X26_Y9_N26
\inst|timer_geral|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_is_running~0_combout\ = (!\inst|timer_geral|force_reload~q\ & (\inst|timer_geral|counter_is_running~q\ & ((\inst|timer_geral|control_register\(1)) # (!\inst|timer_geral|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|force_reload~q\,
	datab => \inst|timer_geral|control_register\(1),
	datac => \inst|timer_geral|Equal0~10_combout\,
	datad => \inst|timer_geral|counter_is_running~q\,
	combout => \inst|timer_geral|counter_is_running~0_combout\);

-- Location: LCCOMB_X26_Y9_N12
\inst|timer_geral|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_is_running~1_combout\ = (\inst|timer_geral|control_wr_strobe~combout\ & ((\inst|cpu|d_writedata\(2)) # ((!\inst|cpu|d_writedata\(3) & \inst|timer_geral|counter_is_running~0_combout\)))) # 
-- (!\inst|timer_geral|control_wr_strobe~combout\ & (((\inst|timer_geral|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(3),
	datab => \inst|cpu|d_writedata\(2),
	datac => \inst|timer_geral|counter_is_running~0_combout\,
	datad => \inst|timer_geral|control_wr_strobe~combout\,
	combout => \inst|timer_geral|counter_is_running~1_combout\);

-- Location: FF_X26_Y9_N13
\inst|timer_geral|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_is_running~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_is_running~q\);

-- Location: LCCOMB_X26_Y9_N22
\inst|timer_geral|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|always0~1_combout\ = (\inst|timer_geral|force_reload~q\) # (\inst|timer_geral|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|force_reload~q\,
	datad => \inst|timer_geral|counter_is_running~q\,
	combout => \inst|timer_geral|always0~1_combout\);

-- Location: FF_X27_Y10_N29
\inst|timer_geral|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[14]~60_combout\,
	asdata => \inst|timer_geral|period_l_register\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(14));

-- Location: LCCOMB_X27_Y9_N0
\inst|timer_geral|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[16]~64_combout\ = (\inst|timer_geral|internal_counter\(16) & ((GND) # (!\inst|timer_geral|internal_counter[15]~63\))) # (!\inst|timer_geral|internal_counter\(16) & (\inst|timer_geral|internal_counter[15]~63\ $ (GND)))
-- \inst|timer_geral|internal_counter[16]~65\ = CARRY((\inst|timer_geral|internal_counter\(16)) # (!\inst|timer_geral|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(16),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[15]~63\,
	combout => \inst|timer_geral|internal_counter[16]~64_combout\,
	cout => \inst|timer_geral|internal_counter[16]~65\);

-- Location: LCCOMB_X22_Y12_N20
\inst|timer_geral|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_wr_strobe~combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|timer_geral|period_l_wr_strobe~0_combout\ & 
-- !\inst|timer_geral_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timer_geral|period_l_wr_strobe~0_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral|period_h_wr_strobe~combout\);

-- Location: FF_X27_Y12_N1
\inst|timer_geral|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(0));

-- Location: FF_X27_Y9_N1
\inst|timer_geral|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[16]~64_combout\,
	asdata => \inst|timer_geral|period_h_register\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(16));

-- Location: LCCOMB_X27_Y9_N2
\inst|timer_geral|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[17]~66_combout\ = (\inst|timer_geral|internal_counter\(17) & (\inst|timer_geral|internal_counter[16]~65\ & VCC)) # (!\inst|timer_geral|internal_counter\(17) & (!\inst|timer_geral|internal_counter[16]~65\))
-- \inst|timer_geral|internal_counter[17]~67\ = CARRY((!\inst|timer_geral|internal_counter\(17) & !\inst|timer_geral|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(17),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[16]~65\,
	combout => \inst|timer_geral|internal_counter[17]~66_combout\,
	cout => \inst|timer_geral|internal_counter[17]~67\);

-- Location: FF_X27_Y12_N11
\inst|timer_geral|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(1));

-- Location: FF_X27_Y9_N3
\inst|timer_geral|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[17]~66_combout\,
	asdata => \inst|timer_geral|period_h_register\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(17));

-- Location: LCCOMB_X27_Y9_N4
\inst|timer_geral|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[18]~68_combout\ = (\inst|timer_geral|internal_counter\(18) & ((GND) # (!\inst|timer_geral|internal_counter[17]~67\))) # (!\inst|timer_geral|internal_counter\(18) & (\inst|timer_geral|internal_counter[17]~67\ $ (GND)))
-- \inst|timer_geral|internal_counter[18]~69\ = CARRY((\inst|timer_geral|internal_counter\(18)) # (!\inst|timer_geral|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(18),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[17]~67\,
	combout => \inst|timer_geral|internal_counter[18]~68_combout\,
	cout => \inst|timer_geral|internal_counter[18]~69\);

-- Location: FF_X27_Y12_N5
\inst|timer_geral|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(2));

-- Location: FF_X27_Y9_N5
\inst|timer_geral|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[18]~68_combout\,
	asdata => \inst|timer_geral|period_h_register\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(18));

-- Location: LCCOMB_X27_Y9_N8
\inst|timer_geral|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[20]~72_combout\ = (\inst|timer_geral|internal_counter\(20) & ((GND) # (!\inst|timer_geral|internal_counter[19]~71\))) # (!\inst|timer_geral|internal_counter\(20) & (\inst|timer_geral|internal_counter[19]~71\ $ (GND)))
-- \inst|timer_geral|internal_counter[20]~73\ = CARRY((\inst|timer_geral|internal_counter\(20)) # (!\inst|timer_geral|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(20),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[19]~71\,
	combout => \inst|timer_geral|internal_counter[20]~72_combout\,
	cout => \inst|timer_geral|internal_counter[20]~73\);

-- Location: LCCOMB_X27_Y12_N8
\inst|timer_geral|period_h_register[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[4]~feeder_combout\ = \inst|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(4),
	combout => \inst|timer_geral|period_h_register[4]~feeder_combout\);

-- Location: FF_X27_Y12_N9
\inst|timer_geral|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(4));

-- Location: FF_X27_Y9_N9
\inst|timer_geral|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[20]~72_combout\,
	asdata => \inst|timer_geral|period_h_register\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(20));

-- Location: LCCOMB_X27_Y9_N12
\inst|timer_geral|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[22]~76_combout\ = (\inst|timer_geral|internal_counter\(22) & ((GND) # (!\inst|timer_geral|internal_counter[21]~75\))) # (!\inst|timer_geral|internal_counter\(22) & (\inst|timer_geral|internal_counter[21]~75\ $ (GND)))
-- \inst|timer_geral|internal_counter[22]~77\ = CARRY((\inst|timer_geral|internal_counter\(22)) # (!\inst|timer_geral|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(22),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[21]~75\,
	combout => \inst|timer_geral|internal_counter[22]~76_combout\,
	cout => \inst|timer_geral|internal_counter[22]~77\);

-- Location: LCCOMB_X27_Y9_N14
\inst|timer_geral|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[23]~78_combout\ = (\inst|timer_geral|internal_counter\(23) & (\inst|timer_geral|internal_counter[22]~77\ & VCC)) # (!\inst|timer_geral|internal_counter\(23) & (!\inst|timer_geral|internal_counter[22]~77\))
-- \inst|timer_geral|internal_counter[23]~79\ = CARRY((!\inst|timer_geral|internal_counter\(23) & !\inst|timer_geral|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(23),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[22]~77\,
	combout => \inst|timer_geral|internal_counter[23]~78_combout\,
	cout => \inst|timer_geral|internal_counter[23]~79\);

-- Location: LCCOMB_X27_Y12_N20
\inst|timer_geral|period_h_register[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[7]~feeder_combout\ = \inst|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(7),
	combout => \inst|timer_geral|period_h_register[7]~feeder_combout\);

-- Location: FF_X27_Y12_N21
\inst|timer_geral|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(7));

-- Location: FF_X27_Y9_N15
\inst|timer_geral|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[23]~78_combout\,
	asdata => \inst|timer_geral|period_h_register\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(23));

-- Location: LCCOMB_X29_Y14_N16
\inst|timer_geral|period_h_register[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(6),
	combout => \inst|timer_geral|period_h_register[6]~feeder_combout\);

-- Location: FF_X29_Y14_N17
\inst|timer_geral|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(6));

-- Location: FF_X27_Y9_N13
\inst|timer_geral|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[22]~76_combout\,
	asdata => \inst|timer_geral|period_h_register\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(22));

-- Location: LCCOMB_X24_Y9_N26
\inst|timer_geral|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~5_combout\ = (!\inst|timer_geral|internal_counter\(19) & (!\inst|timer_geral|internal_counter\(18) & (!\inst|timer_geral|internal_counter\(17) & !\inst|timer_geral|internal_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(19),
	datab => \inst|timer_geral|internal_counter\(18),
	datac => \inst|timer_geral|internal_counter\(17),
	datad => \inst|timer_geral|internal_counter\(16),
	combout => \inst|timer_geral|Equal0~5_combout\);

-- Location: LCCOMB_X26_Y9_N0
\inst|timer_geral|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~7_combout\ = (\inst|timer_geral|Equal0~6_combout\ & (!\inst|timer_geral|internal_counter\(23) & (!\inst|timer_geral|internal_counter\(22) & \inst|timer_geral|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|Equal0~6_combout\,
	datab => \inst|timer_geral|internal_counter\(23),
	datac => \inst|timer_geral|internal_counter\(22),
	datad => \inst|timer_geral|Equal0~5_combout\,
	combout => \inst|timer_geral|Equal0~7_combout\);

-- Location: LCCOMB_X27_Y9_N16
\inst|timer_geral|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[24]~80_combout\ = (\inst|timer_geral|internal_counter\(24) & ((GND) # (!\inst|timer_geral|internal_counter[23]~79\))) # (!\inst|timer_geral|internal_counter\(24) & (\inst|timer_geral|internal_counter[23]~79\ $ (GND)))
-- \inst|timer_geral|internal_counter[24]~81\ = CARRY((\inst|timer_geral|internal_counter\(24)) # (!\inst|timer_geral|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(24),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[23]~79\,
	combout => \inst|timer_geral|internal_counter[24]~80_combout\,
	cout => \inst|timer_geral|internal_counter[24]~81\);

-- Location: LCCOMB_X27_Y12_N6
\inst|timer_geral|period_h_register[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[8]~feeder_combout\ = \inst|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(8),
	combout => \inst|timer_geral|period_h_register[8]~feeder_combout\);

-- Location: FF_X27_Y12_N7
\inst|timer_geral|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[8]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(8));

-- Location: FF_X27_Y9_N17
\inst|timer_geral|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[24]~80_combout\,
	asdata => \inst|timer_geral|period_h_register\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(24));

-- Location: LCCOMB_X27_Y9_N18
\inst|timer_geral|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[25]~82_combout\ = (\inst|timer_geral|internal_counter\(25) & (\inst|timer_geral|internal_counter[24]~81\ & VCC)) # (!\inst|timer_geral|internal_counter\(25) & (!\inst|timer_geral|internal_counter[24]~81\))
-- \inst|timer_geral|internal_counter[25]~83\ = CARRY((!\inst|timer_geral|internal_counter\(25) & !\inst|timer_geral|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(25),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[24]~81\,
	combout => \inst|timer_geral|internal_counter[25]~82_combout\,
	cout => \inst|timer_geral|internal_counter[25]~83\);

-- Location: FF_X27_Y12_N17
\inst|timer_geral|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(9));

-- Location: FF_X27_Y9_N19
\inst|timer_geral|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[25]~82_combout\,
	asdata => \inst|timer_geral|period_h_register\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(25));

-- Location: LCCOMB_X27_Y9_N20
\inst|timer_geral|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[26]~84_combout\ = (\inst|timer_geral|internal_counter\(26) & ((GND) # (!\inst|timer_geral|internal_counter[25]~83\))) # (!\inst|timer_geral|internal_counter\(26) & (\inst|timer_geral|internal_counter[25]~83\ $ (GND)))
-- \inst|timer_geral|internal_counter[26]~85\ = CARRY((\inst|timer_geral|internal_counter\(26)) # (!\inst|timer_geral|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(26),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[25]~83\,
	combout => \inst|timer_geral|internal_counter[26]~84_combout\,
	cout => \inst|timer_geral|internal_counter[26]~85\);

-- Location: LCCOMB_X27_Y12_N18
\inst|timer_geral|period_h_register[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[10]~feeder_combout\ = \inst|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(10),
	combout => \inst|timer_geral|period_h_register[10]~feeder_combout\);

-- Location: FF_X27_Y12_N19
\inst|timer_geral|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[10]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(10));

-- Location: FF_X27_Y9_N21
\inst|timer_geral|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[26]~84_combout\,
	asdata => \inst|timer_geral|period_h_register\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(26));

-- Location: LCCOMB_X27_Y9_N24
\inst|timer_geral|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[28]~88_combout\ = (\inst|timer_geral|internal_counter\(28) & ((GND) # (!\inst|timer_geral|internal_counter[27]~87\))) # (!\inst|timer_geral|internal_counter\(28) & (\inst|timer_geral|internal_counter[27]~87\ $ (GND)))
-- \inst|timer_geral|internal_counter[28]~89\ = CARRY((\inst|timer_geral|internal_counter\(28)) # (!\inst|timer_geral|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(28),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[27]~87\,
	combout => \inst|timer_geral|internal_counter[28]~88_combout\,
	cout => \inst|timer_geral|internal_counter[28]~89\);

-- Location: LCCOMB_X27_Y12_N14
\inst|timer_geral|period_h_register[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[12]~feeder_combout\ = \inst|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(12),
	combout => \inst|timer_geral|period_h_register[12]~feeder_combout\);

-- Location: FF_X27_Y12_N15
\inst|timer_geral|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(12));

-- Location: FF_X27_Y9_N25
\inst|timer_geral|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[28]~88_combout\,
	asdata => \inst|timer_geral|period_h_register\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(28));

-- Location: LCCOMB_X27_Y9_N26
\inst|timer_geral|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[29]~90_combout\ = (\inst|timer_geral|internal_counter\(29) & (\inst|timer_geral|internal_counter[28]~89\ & VCC)) # (!\inst|timer_geral|internal_counter\(29) & (!\inst|timer_geral|internal_counter[28]~89\))
-- \inst|timer_geral|internal_counter[29]~91\ = CARRY((!\inst|timer_geral|internal_counter\(29) & !\inst|timer_geral|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(29),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[28]~89\,
	combout => \inst|timer_geral|internal_counter[29]~90_combout\,
	cout => \inst|timer_geral|internal_counter[29]~91\);

-- Location: LCCOMB_X27_Y9_N28
\inst|timer_geral|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[30]~92_combout\ = (\inst|timer_geral|internal_counter\(30) & ((GND) # (!\inst|timer_geral|internal_counter[29]~91\))) # (!\inst|timer_geral|internal_counter\(30) & (\inst|timer_geral|internal_counter[29]~91\ $ (GND)))
-- \inst|timer_geral|internal_counter[30]~93\ = CARRY((\inst|timer_geral|internal_counter\(30)) # (!\inst|timer_geral|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(30),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[29]~91\,
	combout => \inst|timer_geral|internal_counter[30]~92_combout\,
	cout => \inst|timer_geral|internal_counter[30]~93\);

-- Location: LCCOMB_X27_Y12_N24
\inst|timer_geral|period_h_register[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[14]~feeder_combout\ = \inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|timer_geral|period_h_register[14]~feeder_combout\);

-- Location: FF_X27_Y12_N25
\inst|timer_geral|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(14));

-- Location: FF_X27_Y9_N29
\inst|timer_geral|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[30]~92_combout\,
	asdata => \inst|timer_geral|period_h_register\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(30));

-- Location: LCCOMB_X27_Y9_N30
\inst|timer_geral|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[31]~94_combout\ = \inst|timer_geral|internal_counter\(31) $ (!\inst|timer_geral|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(31),
	cin => \inst|timer_geral|internal_counter[30]~93\,
	combout => \inst|timer_geral|internal_counter[31]~94_combout\);

-- Location: LCCOMB_X27_Y12_N26
\inst|timer_geral|period_h_register[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[15]~feeder_combout\ = \inst|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|timer_geral|period_h_register[15]~feeder_combout\);

-- Location: FF_X27_Y12_N27
\inst|timer_geral|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[15]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(15));

-- Location: FF_X27_Y9_N31
\inst|timer_geral|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[31]~94_combout\,
	asdata => \inst|timer_geral|period_h_register\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(31));

-- Location: LCCOMB_X26_Y9_N4
\inst|timer_geral|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~9_combout\ = (!\inst|timer_geral|internal_counter\(29) & (!\inst|timer_geral|internal_counter\(30) & (!\inst|timer_geral|internal_counter\(31) & !\inst|timer_geral|internal_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(29),
	datab => \inst|timer_geral|internal_counter\(30),
	datac => \inst|timer_geral|internal_counter\(31),
	datad => \inst|timer_geral|internal_counter\(28),
	combout => \inst|timer_geral|Equal0~9_combout\);

-- Location: LCCOMB_X26_Y10_N2
\inst|timer_geral|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~2_combout\ = (!\inst|timer_geral|internal_counter\(11) & (\inst|timer_geral|internal_counter\(8) & (!\inst|timer_geral|internal_counter\(10) & \inst|timer_geral|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(11),
	datab => \inst|timer_geral|internal_counter\(8),
	datac => \inst|timer_geral|internal_counter\(10),
	datad => \inst|timer_geral|internal_counter\(9),
	combout => \inst|timer_geral|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y9_N0
\inst|timer_geral|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~0_combout\ = (\inst|timer_geral|internal_counter\(3) & (\inst|timer_geral|internal_counter\(1) & (\inst|timer_geral|internal_counter\(2) & \inst|timer_geral|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(3),
	datab => \inst|timer_geral|internal_counter\(1),
	datac => \inst|timer_geral|internal_counter\(2),
	datad => \inst|timer_geral|internal_counter\(0),
	combout => \inst|timer_geral|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y10_N10
\inst|timer_geral|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[5]~42_combout\ = (\inst|timer_geral|internal_counter\(5) & (\inst|timer_geral|internal_counter[4]~41\ & VCC)) # (!\inst|timer_geral|internal_counter\(5) & (!\inst|timer_geral|internal_counter[4]~41\))
-- \inst|timer_geral|internal_counter[5]~43\ = CARRY((!\inst|timer_geral|internal_counter\(5) & !\inst|timer_geral|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(5),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[4]~41\,
	combout => \inst|timer_geral|internal_counter[5]~42_combout\,
	cout => \inst|timer_geral|internal_counter[5]~43\);

-- Location: FF_X27_Y14_N21
\inst|timer_geral|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(5));

-- Location: FF_X27_Y10_N11
\inst|timer_geral|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[5]~42_combout\,
	asdata => \inst|timer_geral|period_l_register\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(5));

-- Location: LCCOMB_X26_Y10_N0
\inst|timer_geral|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~1_combout\ = (\inst|timer_geral|internal_counter\(6) & (!\inst|timer_geral|internal_counter\(7) & (!\inst|timer_geral|internal_counter\(5) & !\inst|timer_geral|internal_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(6),
	datab => \inst|timer_geral|internal_counter\(7),
	datac => \inst|timer_geral|internal_counter\(5),
	datad => \inst|timer_geral|internal_counter\(4),
	combout => \inst|timer_geral|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y10_N28
\inst|timer_geral|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~4_combout\ = (\inst|timer_geral|Equal0~3_combout\ & (\inst|timer_geral|Equal0~2_combout\ & (\inst|timer_geral|Equal0~0_combout\ & \inst|timer_geral|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|Equal0~3_combout\,
	datab => \inst|timer_geral|Equal0~2_combout\,
	datac => \inst|timer_geral|Equal0~0_combout\,
	datad => \inst|timer_geral|Equal0~1_combout\,
	combout => \inst|timer_geral|Equal0~4_combout\);

-- Location: LCCOMB_X26_Y9_N6
\inst|timer_geral|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|Equal0~10_combout\ = (\inst|timer_geral|Equal0~8_combout\ & (\inst|timer_geral|Equal0~7_combout\ & (\inst|timer_geral|Equal0~9_combout\ & \inst|timer_geral|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|Equal0~8_combout\,
	datab => \inst|timer_geral|Equal0~7_combout\,
	datac => \inst|timer_geral|Equal0~9_combout\,
	datad => \inst|timer_geral|Equal0~4_combout\,
	combout => \inst|timer_geral|Equal0~10_combout\);

-- Location: LCCOMB_X26_Y9_N2
\inst|timer_geral|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|always0~0_combout\ = (\inst|timer_geral|Equal0~10_combout\) # (\inst|timer_geral|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|Equal0~10_combout\,
	datac => \inst|timer_geral|force_reload~q\,
	combout => \inst|timer_geral|always0~0_combout\);

-- Location: FF_X27_Y10_N1
\inst|timer_geral|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[0]~32_combout\,
	asdata => \inst|timer_geral|period_l_register\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(0));

-- Location: LCCOMB_X27_Y10_N2
\inst|timer_geral|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[1]~34_combout\ = (\inst|timer_geral|internal_counter\(1) & (\inst|timer_geral|internal_counter[0]~33\ $ (GND))) # (!\inst|timer_geral|internal_counter\(1) & (!\inst|timer_geral|internal_counter[0]~33\ & VCC))
-- \inst|timer_geral|internal_counter[1]~35\ = CARRY((\inst|timer_geral|internal_counter\(1) & !\inst|timer_geral|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(1),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[0]~33\,
	combout => \inst|timer_geral|internal_counter[1]~34_combout\,
	cout => \inst|timer_geral|internal_counter[1]~35\);

-- Location: LCCOMB_X27_Y14_N18
\inst|timer_geral|period_l_register[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[1]~1_combout\ = !\inst|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(1),
	combout => \inst|timer_geral|period_l_register[1]~1_combout\);

-- Location: FF_X27_Y14_N19
\inst|timer_geral|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(1));

-- Location: FF_X27_Y10_N3
\inst|timer_geral|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[1]~34_combout\,
	asdata => \inst|timer_geral|period_l_register\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(1));

-- Location: LCCOMB_X27_Y10_N4
\inst|timer_geral|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[2]~36_combout\ = (\inst|timer_geral|internal_counter\(2) & (!\inst|timer_geral|internal_counter[1]~35\)) # (!\inst|timer_geral|internal_counter\(2) & ((\inst|timer_geral|internal_counter[1]~35\) # (GND)))
-- \inst|timer_geral|internal_counter[2]~37\ = CARRY((!\inst|timer_geral|internal_counter[1]~35\) # (!\inst|timer_geral|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(2),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[1]~35\,
	combout => \inst|timer_geral|internal_counter[2]~36_combout\,
	cout => \inst|timer_geral|internal_counter[2]~37\);

-- Location: LCCOMB_X27_Y14_N28
\inst|timer_geral|period_l_register[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[2]~2_combout\ = !\inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|timer_geral|period_l_register[2]~2_combout\);

-- Location: FF_X27_Y14_N29
\inst|timer_geral|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[2]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(2));

-- Location: FF_X27_Y10_N5
\inst|timer_geral|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[2]~36_combout\,
	asdata => \inst|timer_geral|period_l_register\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(2));

-- Location: LCCOMB_X27_Y10_N8
\inst|timer_geral|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[4]~40_combout\ = (\inst|timer_geral|internal_counter\(4) & ((GND) # (!\inst|timer_geral|internal_counter[3]~39\))) # (!\inst|timer_geral|internal_counter\(4) & (\inst|timer_geral|internal_counter[3]~39\ $ (GND)))
-- \inst|timer_geral|internal_counter[4]~41\ = CARRY((\inst|timer_geral|internal_counter\(4)) # (!\inst|timer_geral|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(4),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[3]~39\,
	combout => \inst|timer_geral|internal_counter[4]~40_combout\,
	cout => \inst|timer_geral|internal_counter[4]~41\);

-- Location: FF_X27_Y14_N27
\inst|timer_geral|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(4));

-- Location: FF_X27_Y10_N9
\inst|timer_geral|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[4]~40_combout\,
	asdata => \inst|timer_geral|period_l_register\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(4));

-- Location: LCCOMB_X27_Y10_N12
\inst|timer_geral|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[6]~44_combout\ = (\inst|timer_geral|internal_counter\(6) & (!\inst|timer_geral|internal_counter[5]~43\)) # (!\inst|timer_geral|internal_counter\(6) & ((\inst|timer_geral|internal_counter[5]~43\) # (GND)))
-- \inst|timer_geral|internal_counter[6]~45\ = CARRY((!\inst|timer_geral|internal_counter[5]~43\) # (!\inst|timer_geral|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|internal_counter\(6),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[5]~43\,
	combout => \inst|timer_geral|internal_counter[6]~44_combout\,
	cout => \inst|timer_geral|internal_counter[6]~45\);

-- Location: LCCOMB_X27_Y10_N14
\inst|timer_geral|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[7]~46_combout\ = (\inst|timer_geral|internal_counter\(7) & (\inst|timer_geral|internal_counter[6]~45\ & VCC)) # (!\inst|timer_geral|internal_counter\(7) & (!\inst|timer_geral|internal_counter[6]~45\))
-- \inst|timer_geral|internal_counter[7]~47\ = CARRY((!\inst|timer_geral|internal_counter\(7) & !\inst|timer_geral|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(7),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[6]~45\,
	combout => \inst|timer_geral|internal_counter[7]~46_combout\,
	cout => \inst|timer_geral|internal_counter[7]~47\);

-- Location: FF_X27_Y14_N23
\inst|timer_geral|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(7));

-- Location: FF_X27_Y10_N15
\inst|timer_geral|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[7]~46_combout\,
	asdata => \inst|timer_geral|period_l_register\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(7));

-- Location: LCCOMB_X27_Y10_N16
\inst|timer_geral|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[8]~48_combout\ = (\inst|timer_geral|internal_counter\(8) & (!\inst|timer_geral|internal_counter[7]~47\)) # (!\inst|timer_geral|internal_counter\(8) & ((\inst|timer_geral|internal_counter[7]~47\) # (GND)))
-- \inst|timer_geral|internal_counter[8]~49\ = CARRY((!\inst|timer_geral|internal_counter[7]~47\) # (!\inst|timer_geral|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(8),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[7]~47\,
	combout => \inst|timer_geral|internal_counter[8]~48_combout\,
	cout => \inst|timer_geral|internal_counter[8]~49\);

-- Location: LCCOMB_X27_Y14_N24
\inst|timer_geral|period_l_register[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[8]~5_combout\ = !\inst|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(8),
	combout => \inst|timer_geral|period_l_register[8]~5_combout\);

-- Location: FF_X27_Y14_N25
\inst|timer_geral|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[8]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(8));

-- Location: FF_X27_Y10_N17
\inst|timer_geral|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[8]~48_combout\,
	asdata => \inst|timer_geral|period_l_register\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(8));

-- Location: LCCOMB_X27_Y10_N18
\inst|timer_geral|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[9]~50_combout\ = (\inst|timer_geral|internal_counter\(9) & (\inst|timer_geral|internal_counter[8]~49\ $ (GND))) # (!\inst|timer_geral|internal_counter\(9) & (!\inst|timer_geral|internal_counter[8]~49\ & VCC))
-- \inst|timer_geral|internal_counter[9]~51\ = CARRY((\inst|timer_geral|internal_counter\(9) & !\inst|timer_geral|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(9),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[8]~49\,
	combout => \inst|timer_geral|internal_counter[9]~50_combout\,
	cout => \inst|timer_geral|internal_counter[9]~51\);

-- Location: LCCOMB_X27_Y14_N10
\inst|timer_geral|period_l_register[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[9]~6_combout\ = !\inst|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(9),
	combout => \inst|timer_geral|period_l_register[9]~6_combout\);

-- Location: FF_X27_Y14_N11
\inst|timer_geral|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[9]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(9));

-- Location: FF_X27_Y10_N19
\inst|timer_geral|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[9]~50_combout\,
	asdata => \inst|timer_geral|period_l_register\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(9));

-- Location: LCCOMB_X27_Y10_N20
\inst|timer_geral|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|internal_counter[10]~52_combout\ = (\inst|timer_geral|internal_counter\(10) & ((GND) # (!\inst|timer_geral|internal_counter[9]~51\))) # (!\inst|timer_geral|internal_counter\(10) & (\inst|timer_geral|internal_counter[9]~51\ $ (GND)))
-- \inst|timer_geral|internal_counter[10]~53\ = CARRY((\inst|timer_geral|internal_counter\(10)) # (!\inst|timer_geral|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|internal_counter\(10),
	datad => VCC,
	cin => \inst|timer_geral|internal_counter[9]~51\,
	combout => \inst|timer_geral|internal_counter[10]~52_combout\,
	cout => \inst|timer_geral|internal_counter[10]~53\);

-- Location: FF_X27_Y14_N13
\inst|timer_geral|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(10));

-- Location: FF_X27_Y10_N21
\inst|timer_geral|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[10]~52_combout\,
	asdata => \inst|timer_geral|period_l_register\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(10));

-- Location: FF_X27_Y10_N25
\inst|timer_geral|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[12]~56_combout\,
	asdata => \inst|timer_geral|period_l_register\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(12));

-- Location: LCCOMB_X22_Y12_N14
\inst|timer_geral|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|snap_strobe~0_combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|porta_a|data_out[2]~0_combout\ & (\inst|timer_geral|period_l_wr_strobe~0_combout\ & !\inst|timer_geral_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|period_l_wr_strobe~0_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral|snap_strobe~0_combout\);

-- Location: FF_X28_Y10_N27
\inst|timer_geral|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(12));

-- Location: FF_X28_Y10_N17
\inst|timer_geral|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(28),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(28));

-- Location: LCCOMB_X28_Y10_N26
\inst|timer_geral|read_mux_out[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[12]~41_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(28)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(12),
	datad => \inst|timer_geral|counter_snapshot\(28),
	combout => \inst|timer_geral|read_mux_out[12]~41_combout\);

-- Location: LCCOMB_X29_Y15_N24
\inst|timer_geral|read_mux_out[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[12]~42_combout\ = (\inst|timer_geral|read_mux_out~40_combout\) # ((\inst|timer_geral|read_mux_out[12]~41_combout\) # ((\inst|timer_geral|period_h_register\(12) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(12),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timer_geral|read_mux_out~40_combout\,
	datad => \inst|timer_geral|read_mux_out[12]~41_combout\,
	combout => \inst|timer_geral|read_mux_out[12]~42_combout\);

-- Location: FF_X29_Y15_N25
\inst|timer_geral|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[12]~42_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(12));

-- Location: FF_X21_Y10_N27
\inst|timer_geral_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X23_Y17_N10
\inst|timestamp_timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|snap_strobe~0_combout\ = (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & (\inst|timestamp_timer|period_l_wr_strobe~0_combout\ & (\inst|porta_a|data_out[2]~0_combout\ & 
-- !\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datab => \inst|timestamp_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|porta_a|data_out[2]~0_combout\,
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer|snap_strobe~0_combout\);

-- Location: FF_X26_Y22_N15
\inst|timestamp_timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(12));

-- Location: LCCOMB_X27_Y21_N10
\inst|timestamp_timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[21]~74_combout\ = (\inst|timestamp_timer|internal_counter\(21) & (\inst|timestamp_timer|internal_counter[20]~73\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(21) & 
-- (!\inst|timestamp_timer|internal_counter[20]~73\))
-- \inst|timestamp_timer|internal_counter[21]~75\ = CARRY((!\inst|timestamp_timer|internal_counter\(21) & !\inst|timestamp_timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(21),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[20]~73\,
	combout => \inst|timestamp_timer|internal_counter[21]~74_combout\,
	cout => \inst|timestamp_timer|internal_counter[21]~75\);

-- Location: LCCOMB_X27_Y21_N12
\inst|timestamp_timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[22]~76_combout\ = (\inst|timestamp_timer|internal_counter\(22) & ((GND) # (!\inst|timestamp_timer|internal_counter[21]~75\))) # (!\inst|timestamp_timer|internal_counter\(22) & 
-- (\inst|timestamp_timer|internal_counter[21]~75\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[22]~77\ = CARRY((\inst|timestamp_timer|internal_counter\(22)) # (!\inst|timestamp_timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(22),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[21]~75\,
	combout => \inst|timestamp_timer|internal_counter[22]~76_combout\,
	cout => \inst|timestamp_timer|internal_counter[22]~77\);

-- Location: LCCOMB_X27_Y21_N14
\inst|timestamp_timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[23]~78_combout\ = (\inst|timestamp_timer|internal_counter\(23) & (\inst|timestamp_timer|internal_counter[22]~77\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(23) & 
-- (!\inst|timestamp_timer|internal_counter[22]~77\))
-- \inst|timestamp_timer|internal_counter[23]~79\ = CARRY((!\inst|timestamp_timer|internal_counter\(23) & !\inst|timestamp_timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(23),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[22]~77\,
	combout => \inst|timestamp_timer|internal_counter[23]~78_combout\,
	cout => \inst|timestamp_timer|internal_counter[23]~79\);

-- Location: LCCOMB_X23_Y17_N22
\inst|timestamp_timer|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_h_wr_strobe~combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|timestamp_timer|period_l_wr_strobe~0_combout\ & (!\inst|timestamp_timer_s1_translator|wait_latency_counter\(1) & 
-- !\inst|timestamp_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|timestamp_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|timestamp_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timestamp_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timestamp_timer|period_h_wr_strobe~combout\);

-- Location: FF_X24_Y21_N11
\inst|timestamp_timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(7));

-- Location: FF_X27_Y21_N15
\inst|timestamp_timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[23]~78_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(23));

-- Location: LCCOMB_X27_Y21_N16
\inst|timestamp_timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[24]~80_combout\ = (\inst|timestamp_timer|internal_counter\(24) & ((GND) # (!\inst|timestamp_timer|internal_counter[23]~79\))) # (!\inst|timestamp_timer|internal_counter\(24) & 
-- (\inst|timestamp_timer|internal_counter[23]~79\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[24]~81\ = CARRY((\inst|timestamp_timer|internal_counter\(24)) # (!\inst|timestamp_timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(24),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[23]~79\,
	combout => \inst|timestamp_timer|internal_counter[24]~80_combout\,
	cout => \inst|timestamp_timer|internal_counter[24]~81\);

-- Location: FF_X24_Y21_N5
\inst|timestamp_timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(8));

-- Location: FF_X27_Y21_N17
\inst|timestamp_timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[24]~80_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(24));

-- Location: LCCOMB_X27_Y21_N18
\inst|timestamp_timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[25]~82_combout\ = (\inst|timestamp_timer|internal_counter\(25) & (\inst|timestamp_timer|internal_counter[24]~81\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(25) & 
-- (!\inst|timestamp_timer|internal_counter[24]~81\))
-- \inst|timestamp_timer|internal_counter[25]~83\ = CARRY((!\inst|timestamp_timer|internal_counter\(25) & !\inst|timestamp_timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(25),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[24]~81\,
	combout => \inst|timestamp_timer|internal_counter[25]~82_combout\,
	cout => \inst|timestamp_timer|internal_counter[25]~83\);

-- Location: LCCOMB_X24_Y21_N14
\inst|timestamp_timer|period_h_register[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_h_register[9]~feeder_combout\ = \inst|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(9),
	combout => \inst|timestamp_timer|period_h_register[9]~feeder_combout\);

-- Location: FF_X24_Y21_N15
\inst|timestamp_timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_h_register[9]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(9));

-- Location: FF_X27_Y21_N19
\inst|timestamp_timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[25]~82_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(25));

-- Location: LCCOMB_X27_Y21_N20
\inst|timestamp_timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[26]~84_combout\ = (\inst|timestamp_timer|internal_counter\(26) & ((GND) # (!\inst|timestamp_timer|internal_counter[25]~83\))) # (!\inst|timestamp_timer|internal_counter\(26) & 
-- (\inst|timestamp_timer|internal_counter[25]~83\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[26]~85\ = CARRY((\inst|timestamp_timer|internal_counter\(26)) # (!\inst|timestamp_timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(26),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[25]~83\,
	combout => \inst|timestamp_timer|internal_counter[26]~84_combout\,
	cout => \inst|timestamp_timer|internal_counter[26]~85\);

-- Location: FF_X26_Y21_N7
\inst|timestamp_timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(10));

-- Location: FF_X27_Y21_N21
\inst|timestamp_timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[26]~84_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(26));

-- Location: LCCOMB_X27_Y21_N24
\inst|timestamp_timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[28]~88_combout\ = (\inst|timestamp_timer|internal_counter\(28) & ((GND) # (!\inst|timestamp_timer|internal_counter[27]~87\))) # (!\inst|timestamp_timer|internal_counter\(28) & 
-- (\inst|timestamp_timer|internal_counter[27]~87\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[28]~89\ = CARRY((\inst|timestamp_timer|internal_counter\(28)) # (!\inst|timestamp_timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(28),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[27]~87\,
	combout => \inst|timestamp_timer|internal_counter[28]~88_combout\,
	cout => \inst|timestamp_timer|internal_counter[28]~89\);

-- Location: LCCOMB_X24_Y21_N26
\inst|timestamp_timer|period_h_register[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_h_register[12]~feeder_combout\ = \inst|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(12),
	combout => \inst|timestamp_timer|period_h_register[12]~feeder_combout\);

-- Location: FF_X24_Y21_N27
\inst|timestamp_timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_h_register[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(12));

-- Location: FF_X27_Y21_N25
\inst|timestamp_timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[28]~88_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(28));

-- Location: FF_X26_Y22_N29
\inst|timestamp_timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(28),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(28));

-- Location: LCCOMB_X26_Y22_N14
\inst|timestamp_timer|read_mux_out[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[12]~41_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(28)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(12),
	datad => \inst|timestamp_timer|counter_snapshot\(28),
	combout => \inst|timestamp_timer|read_mux_out[12]~41_combout\);

-- Location: LCCOMB_X24_Y22_N28
\inst|timestamp_timer|read_mux_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~40_combout\ = (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & (\inst|timestamp_timer|period_l_register\(12) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timestamp_timer|period_l_register\(12),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out~40_combout\);

-- Location: LCCOMB_X24_Y22_N14
\inst|timestamp_timer|read_mux_out[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[12]~42_combout\ = (\inst|timestamp_timer|read_mux_out[12]~41_combout\) # ((\inst|timestamp_timer|read_mux_out~40_combout\) # ((\inst|timestamp_timer|period_h_register\(12) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|period_h_register\(12),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|read_mux_out[12]~41_combout\,
	datad => \inst|timestamp_timer|read_mux_out~40_combout\,
	combout => \inst|timestamp_timer|read_mux_out[12]~42_combout\);

-- Location: FF_X24_Y22_N15
\inst|timestamp_timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[12]~42_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(12));

-- Location: LCCOMB_X21_Y10_N20
\inst|timestamp_timer_s1_translator|av_readdata_pre[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|av_readdata_pre[12]~feeder_combout\ = \inst|timestamp_timer|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|readdata\(12),
	combout => \inst|timestamp_timer_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X21_Y10_N21
\inst|timestamp_timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X21_Y10_N26
\inst|rsp_xbar_mux_001|src_payload~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~102_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(12)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator|av_readdata_pre\(12))))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(12),
	datad => \inst|timestamp_timer_s1_translator|av_readdata_pre\(12),
	combout => \inst|rsp_xbar_mux_001|src_payload~102_combout\);

-- Location: LCCOMB_X21_Y11_N0
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- (!\inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\ & !\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\,
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X21_Y11_N18
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|addr_router_001|Equal3~4_combout\ & (!\inst|cpu|W_alu_result\(5) & (\inst|cpu|W_alu_result\(7) & 
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~4_combout\,
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X21_Y11_N10
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X21_Y11_N11
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X14_Y12_N8
\inst|spi|p1_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_wr_strobe~0_combout\ = (\inst|cpu|W_alu_result\(7) & (!\inst|cpu|W_alu_result\(5) & (\inst|addr_router_001|Equal3~4_combout\ & !\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|addr_router_001|Equal3~4_combout\,
	datad => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|spi|p1_wr_strobe~0_combout\);

-- Location: LCCOMB_X19_Y11_N10
\inst|spi_spi_control_port_translator|wait_latency_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|wait_latency_counter~6_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|spi|p1_wr_strobe~0_combout\ & (!\inst|spi_spi_control_port_translator|wait_latency_counter\(0) & 
-- \inst|uart_s1_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|spi|p1_wr_strobe~0_combout\,
	datac => \inst|spi_spi_control_port_translator|wait_latency_counter\(0),
	datad => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	combout => \inst|spi_spi_control_port_translator|wait_latency_counter~6_combout\);

-- Location: FF_X19_Y11_N11
\inst|spi_spi_control_port_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator|wait_latency_counter~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X19_Y11_N8
\inst|spi_spi_control_port_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|wait_latency_counter~4_combout\ = (\inst|spi_spi_control_port_translator|wait_latency_counter\(1) & ((!\inst|spi_spi_control_port_translator|wait_latency_counter\(0)))) # 
-- (!\inst|spi_spi_control_port_translator|wait_latency_counter\(1) & (!\inst|botoes_s1_translator|waitrequest_reset_override~q\ & \inst|spi_spi_control_port_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi_spi_control_port_translator|wait_latency_counter\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|spi_spi_control_port_translator|wait_latency_counter\(0),
	combout => \inst|spi_spi_control_port_translator|wait_latency_counter~4_combout\);

-- Location: LCCOMB_X19_Y11_N24
\inst|spi_spi_control_port_translator|wait_latency_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|wait_latency_counter~5_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|spi|p1_wr_strobe~0_combout\ & (\inst|spi_spi_control_port_translator|wait_latency_counter~4_combout\ & 
-- \inst|uart_s1_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|spi|p1_wr_strobe~0_combout\,
	datac => \inst|spi_spi_control_port_translator|wait_latency_counter~4_combout\,
	datad => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	combout => \inst|spi_spi_control_port_translator|wait_latency_counter~5_combout\);

-- Location: FF_X19_Y11_N25
\inst|spi_spi_control_port_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator|wait_latency_counter~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X19_Y11_N28
\inst|spi_spi_control_port_translator|uav_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\ = (\inst|spi_spi_control_port_translator|wait_latency_counter\(1)) # ((!\inst|spi_spi_control_port_translator|wait_latency_counter\(0)) # 
-- (!\inst|botoes_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi_spi_control_port_translator|wait_latency_counter\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|spi_spi_control_port_translator|wait_latency_counter\(0),
	combout => \inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X21_Y11_N28
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & (\inst|cpu|d_read~q\ & (!\inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\ & 
-- \inst|spi|p1_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|cpu|d_read~q\,
	datac => \inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\,
	datad => \inst|spi|p1_wr_strobe~0_combout\,
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: FF_X21_Y11_N29
\inst|spi_spi_control_port_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y15_N12
\inst|spi|data_to_cpu[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[11]~6_combout\ = (\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) $ (\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|spi|data_to_cpu[11]~6_combout\);

-- Location: LCCOMB_X27_Y13_N30
\inst|spi|spi_slave_select_holding_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[12]~feeder_combout\ = \inst|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(12),
	combout => \inst|spi|spi_slave_select_holding_reg[12]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N16
\inst|spi|p1_wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_wr_strobe~1_combout\ = (\inst|cpu_data_master_translator|uav_write~0_combout\ & (!\inst|spi_spi_control_port_translator|wait_latency_counter\(1) & (!\inst|spi|wr_strobe~q\ & \inst|spi|p1_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst|spi_spi_control_port_translator|wait_latency_counter\(1),
	datac => \inst|spi|wr_strobe~q\,
	datad => \inst|spi|p1_wr_strobe~0_combout\,
	combout => \inst|spi|p1_wr_strobe~1_combout\);

-- Location: FF_X23_Y13_N17
\inst|spi|wr_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_wr_strobe~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|wr_strobe~q\);

-- Location: LCCOMB_X23_Y13_N4
\inst|spi|slaveselect_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slaveselect_wr_strobe~combout\ = (\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(3) & (\inst|cpu|W_alu_result\(4) & \inst|spi|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|spi|wr_strobe~q\,
	combout => \inst|spi|slaveselect_wr_strobe~combout\);

-- Location: FF_X27_Y13_N31
\inst|spi|spi_slave_select_holding_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(12));

-- Location: LCCOMB_X24_Y13_N2
\inst|spi|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|control_wr_strobe~combout\ = (\inst|spi|wr_strobe~q\ & (\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|wr_strobe~q\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|spi|control_wr_strobe~combout\);

-- Location: FF_X24_Y13_N17
\inst|spi|SSO_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|SSO_reg~q\);

-- Location: LCCOMB_X24_Y13_N16
\inst|spi|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|always6~0_combout\ = (\inst|spi|write_shift_reg~0_combout\) # ((\inst|cpu|d_writedata\(10) & (!\inst|spi|SSO_reg~q\ & \inst|spi|control_wr_strobe~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|write_shift_reg~0_combout\,
	datab => \inst|cpu|d_writedata\(10),
	datac => \inst|spi|SSO_reg~q\,
	datad => \inst|spi|control_wr_strobe~combout\,
	combout => \inst|spi|always6~0_combout\);

-- Location: FF_X26_Y12_N27
\inst|spi|spi_slave_select_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(12));

-- Location: LCCOMB_X23_Y13_N22
\inst|spi|endofpacketvalue_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|endofpacketvalue_wr_strobe~combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|cpu|W_alu_result\(4) & \inst|spi|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|spi|wr_strobe~q\,
	combout => \inst|spi|endofpacketvalue_wr_strobe~combout\);

-- Location: FF_X26_Y13_N21
\inst|spi|endofpacketvalue_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(12));

-- Location: LCCOMB_X26_Y12_N30
\inst|spi|p1_data_to_cpu[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[12]~35_combout\ = (\inst|spi|data_to_cpu[11]~6_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|spi|spi_slave_select_reg\(12))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|spi|endofpacketvalue_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|data_to_cpu[11]~6_combout\,
	datac => \inst|spi|spi_slave_select_reg\(12),
	datad => \inst|spi|endofpacketvalue_reg\(12),
	combout => \inst|spi|p1_data_to_cpu[12]~35_combout\);

-- Location: FF_X26_Y12_N31
\inst|spi|data_to_cpu[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[12]~35_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(12));

-- Location: FF_X26_Y12_N1
\inst|spi_spi_control_port_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y15_N28
\inst|sys_clk_timer|period_h_register[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[12]~feeder_combout\ = \inst|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(12),
	combout => \inst|sys_clk_timer|period_h_register[12]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N4
\inst|addr_router_001|Equal5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal5~5_combout\ = (\inst|addr_router_001|Equal2~4_combout\ & (\inst|addr_router_001|Equal4~0_combout\ & (!\inst|cpu|W_alu_result\(7) & \inst|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~4_combout\,
	datab => \inst|addr_router_001|Equal4~0_combout\,
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|cpu|W_alu_result\(5),
	combout => \inst|addr_router_001|Equal5~5_combout\);

-- Location: LCCOMB_X28_Y14_N10
\inst|sys_clk_timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\ = (\inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1) $ 
-- (\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X28_Y14_N11
\inst|sys_clk_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X24_Y12_N2
\inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \inst|addr_router_001|Equal5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|addr_router_001|Equal5~5_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X24_Y12_N20
\inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\ = (!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & 
-- (\inst|addr_router_001|Equal5~5_combout\ & !\inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datac => \inst|addr_router_001|Equal5~5_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X28_Y14_N0
\inst|sys_clk_timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\ = (\inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\ & !\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X28_Y14_N1
\inst|sys_clk_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X15_Y12_N6
\inst|addr_router_001|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal5~4_combout\ = (\inst|addr_router_001|Equal2~1_combout\ & (\inst|addr_router_001|Equal1~0_combout\ & (!\inst|cpu|W_alu_result\(13) & \inst|addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~1_combout\,
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|cpu|W_alu_result\(13),
	datad => \inst|addr_router_001|Equal4~0_combout\,
	combout => \inst|addr_router_001|Equal5~4_combout\);

-- Location: LCCOMB_X21_Y12_N10
\inst|sys_clk_timer|period_l_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_wr_strobe~0_combout\ = (\inst|addr_router_001|Equal3~5_combout\ & (\inst|cpu_data_master_translator|uav_write~0_combout\ & (\inst|addr_router_001|Equal5~4_combout\ & 
-- !\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~5_combout\,
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|addr_router_001|Equal5~4_combout\,
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X28_Y14_N14
\inst|sys_clk_timer|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_wr_strobe~combout\ = (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0) & (\inst|sys_clk_timer|period_l_wr_strobe~0_combout\ & 
-- \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datac => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|sys_clk_timer|period_h_wr_strobe~combout\);

-- Location: FF_X26_Y15_N29
\inst|sys_clk_timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(12));

-- Location: LCCOMB_X28_Y16_N0
\inst|sys_clk_timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[0]~32_combout\ = !\inst|sys_clk_timer|internal_counter\(0)
-- \inst|sys_clk_timer|internal_counter[0]~33\ = CARRY(!\inst|sys_clk_timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(0),
	combout => \inst|sys_clk_timer|internal_counter[0]~32_combout\,
	cout => \inst|sys_clk_timer|internal_counter[0]~33\);

-- Location: LCCOMB_X26_Y17_N22
\inst|sys_clk_timer|period_l_register[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[0]~1_combout\ = !\inst|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(0),
	combout => \inst|sys_clk_timer|period_l_register[0]~1_combout\);

-- Location: LCCOMB_X28_Y14_N26
\inst|sys_clk_timer|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_wr_strobe~combout\ = (\inst|watchdog_timer|Equal2~1_combout\ & (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0) & (\inst|sys_clk_timer|period_l_wr_strobe~0_combout\ & 
-- !\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datac => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|sys_clk_timer|period_l_wr_strobe~combout\);

-- Location: FF_X26_Y17_N23
\inst|sys_clk_timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(0));

-- Location: LCCOMB_X28_Y14_N8
\inst|sys_clk_timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|force_reload~0_combout\ = (\inst|addr_router_001|Equal14~0_combout\ & (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0) & (\inst|sys_clk_timer|period_l_wr_strobe~0_combout\ & 
-- !\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal14~0_combout\,
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datac => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|sys_clk_timer|force_reload~0_combout\);

-- Location: FF_X28_Y14_N9
\inst|sys_clk_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|force_reload~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|force_reload~q\);

-- Location: LCCOMB_X28_Y15_N24
\inst|sys_clk_timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[28]~88_combout\ = (\inst|sys_clk_timer|internal_counter\(28) & ((GND) # (!\inst|sys_clk_timer|internal_counter[27]~87\))) # (!\inst|sys_clk_timer|internal_counter\(28) & (\inst|sys_clk_timer|internal_counter[27]~87\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[28]~89\ = CARRY((\inst|sys_clk_timer|internal_counter\(28)) # (!\inst|sys_clk_timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(28),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[27]~87\,
	combout => \inst|sys_clk_timer|internal_counter[28]~88_combout\,
	cout => \inst|sys_clk_timer|internal_counter[28]~89\);

-- Location: LCCOMB_X28_Y15_N26
\inst|sys_clk_timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[29]~90_combout\ = (\inst|sys_clk_timer|internal_counter\(29) & (\inst|sys_clk_timer|internal_counter[28]~89\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(29) & (!\inst|sys_clk_timer|internal_counter[28]~89\))
-- \inst|sys_clk_timer|internal_counter[29]~91\ = CARRY((!\inst|sys_clk_timer|internal_counter\(29) & !\inst|sys_clk_timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(29),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[28]~89\,
	combout => \inst|sys_clk_timer|internal_counter[29]~90_combout\,
	cout => \inst|sys_clk_timer|internal_counter[29]~91\);

-- Location: LCCOMB_X26_Y15_N0
\inst|sys_clk_timer|period_h_register[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[14]~feeder_combout\ = \inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|sys_clk_timer|period_h_register[14]~feeder_combout\);

-- Location: FF_X26_Y15_N1
\inst|sys_clk_timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(14));

-- Location: LCCOMB_X22_Y15_N26
\inst|sysid_control_slave_translator|av_readdata_pre[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_readdata_pre[5]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|sysid_control_slave_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X22_Y15_N27
\inst|sysid_control_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y14_N4
\inst|sys_clk_timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|always0~1_combout\ = (\inst|sys_clk_timer|force_reload~q\) # (\inst|sysid_control_slave_translator|av_readdata_pre\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|force_reload~q\,
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(5),
	combout => \inst|sys_clk_timer|always0~1_combout\);

-- Location: FF_X28_Y15_N29
\inst|sys_clk_timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[30]~92_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(30));

-- Location: LCCOMB_X28_Y15_N22
\inst|sys_clk_timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[27]~86_combout\ = (\inst|sys_clk_timer|internal_counter\(27) & (\inst|sys_clk_timer|internal_counter[26]~85\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(27) & (!\inst|sys_clk_timer|internal_counter[26]~85\))
-- \inst|sys_clk_timer|internal_counter[27]~87\ = CARRY((!\inst|sys_clk_timer|internal_counter\(27) & !\inst|sys_clk_timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(27),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[26]~85\,
	combout => \inst|sys_clk_timer|internal_counter[27]~86_combout\,
	cout => \inst|sys_clk_timer|internal_counter[27]~87\);

-- Location: LCCOMB_X26_Y16_N0
\inst|timer_geral|period_h_register[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[13]~feeder_combout\ = \inst|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(13),
	combout => \inst|timer_geral|period_h_register[13]~feeder_combout\);

-- Location: FF_X26_Y16_N1
\inst|timer_geral|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[13]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(13));

-- Location: FF_X27_Y14_N15
\inst|timer_geral|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(13));

-- Location: FF_X27_Y10_N27
\inst|timer_geral|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[13]~58_combout\,
	asdata => \inst|timer_geral|period_l_register\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(13));

-- Location: FF_X28_Y10_N7
\inst|timer_geral|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(13));

-- Location: FF_X27_Y9_N27
\inst|timer_geral|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[29]~90_combout\,
	asdata => \inst|timer_geral|period_h_register\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(29));

-- Location: LCCOMB_X28_Y10_N28
\inst|timer_geral|counter_snapshot[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[29]~feeder_combout\ = \inst|timer_geral|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(29),
	combout => \inst|timer_geral|counter_snapshot[29]~feeder_combout\);

-- Location: FF_X28_Y10_N29
\inst|timer_geral|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[29]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(29));

-- Location: LCCOMB_X28_Y10_N6
\inst|timer_geral|read_mux_out[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[13]~44_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(29)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(13),
	datad => \inst|timer_geral|counter_snapshot\(29),
	combout => \inst|timer_geral|read_mux_out[13]~44_combout\);

-- Location: LCCOMB_X22_Y10_N30
\inst|timer_geral|read_mux_out[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[13]~45_combout\ = (\inst|timer_geral|read_mux_out~43_combout\) # ((\inst|timer_geral|read_mux_out[13]~44_combout\) # ((\inst|timer_geral|period_h_register\(13) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|read_mux_out~43_combout\,
	datab => \inst|timer_geral|period_h_register\(13),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out[13]~44_combout\,
	combout => \inst|timer_geral|read_mux_out[13]~45_combout\);

-- Location: FF_X22_Y10_N31
\inst|timer_geral|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[13]~45_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(13));

-- Location: FF_X22_Y10_N25
\inst|timer_geral_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(13));

-- Location: FF_X24_Y22_N23
\inst|timestamp_timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(13));

-- Location: LCCOMB_X24_Y22_N22
\inst|timestamp_timer|read_mux_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~43_combout\ = (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & (\inst|timestamp_timer|period_l_register\(13) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timestamp_timer|period_l_register\(13),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out~43_combout\);

-- Location: FF_X27_Y22_N27
\inst|timestamp_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[13]~58_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(13));

-- Location: FF_X28_Y22_N31
\inst|timestamp_timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(13));

-- Location: LCCOMB_X27_Y21_N26
\inst|timestamp_timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[29]~90_combout\ = (\inst|timestamp_timer|internal_counter\(29) & (\inst|timestamp_timer|internal_counter[28]~89\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(29) & 
-- (!\inst|timestamp_timer|internal_counter[28]~89\))
-- \inst|timestamp_timer|internal_counter[29]~91\ = CARRY((!\inst|timestamp_timer|internal_counter\(29) & !\inst|timestamp_timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(29),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[28]~89\,
	combout => \inst|timestamp_timer|internal_counter[29]~90_combout\,
	cout => \inst|timestamp_timer|internal_counter[29]~91\);

-- Location: FF_X24_Y21_N29
\inst|timestamp_timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(13));

-- Location: FF_X27_Y21_N27
\inst|timestamp_timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[29]~90_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(29));

-- Location: LCCOMB_X28_Y22_N12
\inst|timestamp_timer|counter_snapshot[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[29]~feeder_combout\ = \inst|timestamp_timer|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(29),
	combout => \inst|timestamp_timer|counter_snapshot[29]~feeder_combout\);

-- Location: FF_X28_Y22_N13
\inst|timestamp_timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[29]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(29));

-- Location: LCCOMB_X28_Y22_N30
\inst|timestamp_timer|read_mux_out[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[13]~44_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(29)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(13),
	datad => \inst|timestamp_timer|counter_snapshot\(29),
	combout => \inst|timestamp_timer|read_mux_out[13]~44_combout\);

-- Location: LCCOMB_X22_Y10_N8
\inst|timestamp_timer|read_mux_out[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[13]~45_combout\ = (\inst|timestamp_timer|read_mux_out~43_combout\) # ((\inst|timestamp_timer|read_mux_out[13]~44_combout\) # ((\inst|timestamp_timer|period_h_register\(13) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|period_h_register\(13),
	datab => \inst|timestamp_timer|read_mux_out~43_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timestamp_timer|read_mux_out[13]~44_combout\,
	combout => \inst|timestamp_timer|read_mux_out[13]~45_combout\);

-- Location: FF_X22_Y10_N9
\inst|timestamp_timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[13]~45_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(13));

-- Location: FF_X22_Y10_N11
\inst|timestamp_timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X22_Y10_N24
\inst|rsp_xbar_mux_001|src_payload~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~107_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(13)) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_geral_s1_translator|av_readdata_pre\(13))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(13),
	datad => \inst|timestamp_timer_s1_translator|av_readdata_pre\(13),
	combout => \inst|rsp_xbar_mux_001|src_payload~107_combout\);

-- Location: LCCOMB_X22_Y10_N6
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X22_Y10_N7
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X22_Y10_N28
\inst|rsp_xbar_mux_001|src_payload~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~108_combout\ = (\inst|rsp_xbar_mux_001|src_payload~106_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~107_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~106_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~107_combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst|rsp_xbar_mux_001|src_payload~108_combout\);

-- Location: LCCOMB_X20_Y14_N22
\inst|cpu|av_ld_byte1_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[5]~5_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~108_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte1_data[5]~5_combout\);

-- Location: LCCOMB_X21_Y14_N4
\inst|rsp_xbar_mux_001|src_payload~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~127_combout\ = (\inst|rsp_xbar_mux_001|src_payload~122_combout\) # ((\inst|memoria_s1_translator|read_latency_shift_reg\(0) & (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|rsp_xbar_mux_001|src_payload~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~122_combout\,
	datab => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~38_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~127_combout\);

-- Location: LCCOMB_X19_Y14_N28
\inst|cpu|av_ld_byte2_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[5]~5_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~127_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte2_data[5]~5_combout\);

-- Location: LCCOMB_X14_Y16_N0
\inst|cpu|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_b_is_dst~2_combout\ = (\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(2) & \inst|cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(0),
	datab => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: FF_X14_Y16_N1
\inst|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_b_is_dst~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X17_Y10_N10
\inst|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux|src1_valid~combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X20_Y18_N4
\inst|cpu|d_writedata[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[29]~feeder_combout\ = \inst|cpu|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata[29]~5_combout\,
	combout => \inst|cpu|d_writedata[29]~feeder_combout\);

-- Location: FF_X28_Y10_N23
\inst|timer_geral|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(30),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(30));

-- Location: LCCOMB_X28_Y10_N24
\inst|timer_geral|counter_snapshot[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[14]~7_combout\ = !\inst|timer_geral|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(14),
	combout => \inst|timer_geral|counter_snapshot[14]~7_combout\);

-- Location: FF_X28_Y10_N25
\inst|timer_geral|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[14]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(14));

-- Location: LCCOMB_X28_Y10_N22
\inst|timer_geral|read_mux_out[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[14]~35_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(30))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(30),
	datad => \inst|timer_geral|counter_snapshot\(14),
	combout => \inst|timer_geral|read_mux_out[14]~35_combout\);

-- Location: LCCOMB_X28_Y10_N12
\inst|timer_geral|read_mux_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~34_combout\ = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & !\inst|timer_geral|period_l_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|timer_geral|period_l_register\(14),
	combout => \inst|timer_geral|read_mux_out~34_combout\);

-- Location: LCCOMB_X28_Y10_N20
\inst|timer_geral|read_mux_out[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[14]~36_combout\ = (\inst|timer_geral|read_mux_out[14]~35_combout\) # ((\inst|timer_geral|read_mux_out~34_combout\) # ((\inst|timer_geral|period_h_register\(14) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(14),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timer_geral|read_mux_out[14]~35_combout\,
	datad => \inst|timer_geral|read_mux_out~34_combout\,
	combout => \inst|timer_geral|read_mux_out[14]~36_combout\);

-- Location: FF_X28_Y10_N21
\inst|timer_geral|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[14]~36_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(14));

-- Location: LCCOMB_X22_Y17_N8
\inst|timer_geral_s1_translator|av_readdata_pre[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|av_readdata_pre[14]~feeder_combout\ = \inst|timer_geral|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|readdata\(14),
	combout => \inst|timer_geral_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X22_Y17_N9
\inst|timer_geral_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X24_Y21_N30
\inst|timestamp_timer|period_h_register[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_h_register[14]~feeder_combout\ = \inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|timestamp_timer|period_h_register[14]~feeder_combout\);

-- Location: FF_X24_Y21_N31
\inst|timestamp_timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_h_register[14]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(14));

-- Location: LCCOMB_X27_Y21_N28
\inst|timestamp_timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[30]~92_combout\ = (\inst|timestamp_timer|internal_counter\(30) & ((GND) # (!\inst|timestamp_timer|internal_counter[29]~91\))) # (!\inst|timestamp_timer|internal_counter\(30) & 
-- (\inst|timestamp_timer|internal_counter[29]~91\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[30]~93\ = CARRY((\inst|timestamp_timer|internal_counter\(30)) # (!\inst|timestamp_timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(30),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[29]~91\,
	combout => \inst|timestamp_timer|internal_counter[30]~92_combout\,
	cout => \inst|timestamp_timer|internal_counter[30]~93\);

-- Location: FF_X27_Y21_N29
\inst|timestamp_timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[30]~92_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(30));

-- Location: FF_X28_Y22_N21
\inst|timestamp_timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(30),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(30));

-- Location: LCCOMB_X28_Y22_N20
\inst|timestamp_timer|read_mux_out[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[14]~35_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(30)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|counter_snapshot\(14),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(30),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out[14]~35_combout\);

-- Location: LCCOMB_X24_Y22_N2
\inst|timestamp_timer|read_mux_out[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[14]~36_combout\ = (\inst|timestamp_timer|read_mux_out~34_combout\) # ((\inst|timestamp_timer|read_mux_out[14]~35_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out~34_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(14),
	datad => \inst|timestamp_timer|read_mux_out[14]~35_combout\,
	combout => \inst|timestamp_timer|read_mux_out[14]~36_combout\);

-- Location: FF_X24_Y22_N3
\inst|timestamp_timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[14]~36_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(14));

-- Location: FF_X22_Y17_N27
\inst|timestamp_timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X22_Y17_N26
\inst|rsp_xbar_mux_001|src_payload~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~92_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(14)) # ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(14) & 
-- \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (((\inst|timestamp_timer_s1_translator|av_readdata_pre\(14) & 
-- \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator|av_readdata_pre\(14),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(14),
	datad => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~92_combout\);

-- Location: LCCOMB_X19_Y18_N8
\inst|cpu|d_writedata[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[27]~feeder_combout\ = \inst|cpu|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata[27]~3_combout\,
	combout => \inst|cpu|d_writedata[27]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N18
\inst|cpu|W_alu_result[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[15]~20_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[15]~7_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((!\inst|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[15]~7_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|W_alu_result[15]~20_combout\);

-- Location: LCCOMB_X15_Y18_N14
\inst|cpu|R_src2_lo[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[15]~10_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_lo~0_combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[15]~10_combout\);

-- Location: FF_X15_Y18_N15
\inst|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[15]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(15));

-- Location: LCCOMB_X12_Y16_N8
\inst|cpu|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~24_combout\ = ((\inst|cpu|E_src1\(12) $ (\inst|cpu|E_src2\(12) $ (!\inst|cpu|Add2~23\)))) # (GND)
-- \inst|cpu|Add2~25\ = CARRY((\inst|cpu|E_src1\(12) & ((\inst|cpu|E_src2\(12)) # (!\inst|cpu|Add2~23\))) # (!\inst|cpu|E_src1\(12) & (\inst|cpu|E_src2\(12) & !\inst|cpu|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(12),
	datab => \inst|cpu|E_src2\(12),
	datad => VCC,
	cin => \inst|cpu|Add2~23\,
	combout => \inst|cpu|Add2~24_combout\,
	cout => \inst|cpu|Add2~25\);

-- Location: LCCOMB_X12_Y16_N10
\inst|cpu|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~26_combout\ = (\inst|cpu|E_src1\(13) & ((\inst|cpu|E_src2\(13) & (\inst|cpu|Add2~25\ & VCC)) # (!\inst|cpu|E_src2\(13) & (!\inst|cpu|Add2~25\)))) # (!\inst|cpu|E_src1\(13) & ((\inst|cpu|E_src2\(13) & (!\inst|cpu|Add2~25\)) # 
-- (!\inst|cpu|E_src2\(13) & ((\inst|cpu|Add2~25\) # (GND)))))
-- \inst|cpu|Add2~27\ = CARRY((\inst|cpu|E_src1\(13) & (!\inst|cpu|E_src2\(13) & !\inst|cpu|Add2~25\)) # (!\inst|cpu|E_src1\(13) & ((!\inst|cpu|Add2~25\) # (!\inst|cpu|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(13),
	datab => \inst|cpu|E_src2\(13),
	datad => VCC,
	cin => \inst|cpu|Add2~25\,
	combout => \inst|cpu|Add2~26_combout\,
	cout => \inst|cpu|Add2~27\);

-- Location: LCCOMB_X12_Y16_N12
\inst|cpu|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~28_combout\ = ((\inst|cpu|E_src1\(14) $ (\inst|cpu|E_src2\(14) $ (!\inst|cpu|Add2~27\)))) # (GND)
-- \inst|cpu|Add2~29\ = CARRY((\inst|cpu|E_src1\(14) & ((\inst|cpu|E_src2\(14)) # (!\inst|cpu|Add2~27\))) # (!\inst|cpu|E_src1\(14) & (\inst|cpu|E_src2\(14) & !\inst|cpu|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(14),
	datab => \inst|cpu|E_src2\(14),
	datad => VCC,
	cin => \inst|cpu|Add2~27\,
	combout => \inst|cpu|Add2~28_combout\,
	cout => \inst|cpu|Add2~29\);

-- Location: LCCOMB_X12_Y16_N14
\inst|cpu|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~30_combout\ = (\inst|cpu|E_src1\(15) & ((\inst|cpu|E_src2\(15) & (\inst|cpu|Add2~29\ & VCC)) # (!\inst|cpu|E_src2\(15) & (!\inst|cpu|Add2~29\)))) # (!\inst|cpu|E_src1\(15) & ((\inst|cpu|E_src2\(15) & (!\inst|cpu|Add2~29\)) # 
-- (!\inst|cpu|E_src2\(15) & ((\inst|cpu|Add2~29\) # (GND)))))
-- \inst|cpu|Add2~31\ = CARRY((\inst|cpu|E_src1\(15) & (!\inst|cpu|E_src2\(15) & !\inst|cpu|Add2~29\)) # (!\inst|cpu|E_src1\(15) & ((!\inst|cpu|Add2~29\) # (!\inst|cpu|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(15),
	datab => \inst|cpu|E_src2\(15),
	datad => VCC,
	cin => \inst|cpu|Add2~29\,
	combout => \inst|cpu|Add2~30_combout\,
	cout => \inst|cpu|Add2~31\);

-- Location: LCCOMB_X16_Y16_N20
\inst|cpu|W_alu_result[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[15]~5_combout\ = (\inst|cpu|W_alu_result[15]~20_combout\ & (((\inst|cpu|R_ctrl_logic~q\) # (\inst|cpu|Add2~30_combout\)))) # (!\inst|cpu|W_alu_result[15]~20_combout\ & (\inst|cpu|Add1~30_combout\ & (!\inst|cpu|R_ctrl_logic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~30_combout\,
	datab => \inst|cpu|W_alu_result[15]~20_combout\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|Add2~30_combout\,
	combout => \inst|cpu|W_alu_result[15]~5_combout\);

-- Location: LCCOMB_X15_Y16_N30
\inst|cpu|W_alu_result[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[15]~feeder_combout\ = \inst|cpu|W_alu_result[15]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|W_alu_result[15]~5_combout\,
	combout => \inst|cpu|W_alu_result[15]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N4
\inst|cpu|E_shift_rot_result_nxt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[19]~19_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(20))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(20),
	datab => \inst|cpu|E_shift_rot_result\(18),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[19]~19_combout\);

-- Location: LCCOMB_X21_Y17_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~37_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) 
-- & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~37_combout\);

-- Location: FF_X21_Y17_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(31));

-- Location: FF_X21_Y17_N31
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X21_Y17_N0
\inst|cpu|F_iw[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[31]~96_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst|cpu|F_iw[31]~96_combout\);

-- Location: LCCOMB_X21_Y17_N22
\inst|cpu|F_iw[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[31]~97_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[31]~96_combout\) # ((\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\,
	datab => \inst|cpu|F_iw[31]~96_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[31]~97_combout\);

-- Location: FF_X21_Y17_N23
\inst|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[31]~97_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(31));

-- Location: LCCOMB_X15_Y18_N24
\inst|cpu|E_src2[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[16]~1_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[16]~1_combout\);

-- Location: LCCOMB_X14_Y20_N26
\inst|cpu|Equal2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~13_combout\ = (!\inst|cpu|D_iw\(5) & (\inst|cpu|Equal2~4_combout\ & \inst|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|Equal2~4_combout\,
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|Equal2~13_combout\);

-- Location: LCCOMB_X16_Y15_N28
\inst|cpu|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~7_combout\ = (\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (!\inst|cpu|D_iw\(3) & !\inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~7_combout\);

-- Location: LCCOMB_X15_Y19_N10
\inst|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = (\inst|cpu|Equal2~2_combout\ & (\inst|cpu|D_iw\(5) $ ((\inst|cpu|D_iw\(2))))) # (!\inst|cpu|Equal2~2_combout\ & (\inst|cpu|Equal2~7_combout\ & (\inst|cpu|D_iw\(5) $ (\inst|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~2_combout\,
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|Equal2~7_combout\,
	combout => \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X14_Y20_N14
\inst|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = (\inst|cpu|Equal2~13_combout\) # ((\inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\inst|cpu|D_iw\(11) & \inst|cpu|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	datac => \inst|cpu|Equal2~13_combout\,
	datad => \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	combout => \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X14_Y20_N15
\inst|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X12_Y18_N26
\inst|cpu|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_hi~0_combout\ = (\inst|cpu|R_ctrl_unsigned_lo_imm16~q\) # (\inst|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datac => \inst|cpu|R_ctrl_force_src2_zero~q\,
	combout => \inst|cpu|R_src2_hi~0_combout\);

-- Location: FF_X15_Y18_N25
\inst|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[16]~1_combout\,
	asdata => \inst|cpu|D_iw\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(16));

-- Location: LCCOMB_X12_Y16_N16
\inst|cpu|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~32_combout\ = ((\inst|cpu|E_src1\(16) $ (\inst|cpu|E_src2\(16) $ (!\inst|cpu|Add2~31\)))) # (GND)
-- \inst|cpu|Add2~33\ = CARRY((\inst|cpu|E_src1\(16) & ((\inst|cpu|E_src2\(16)) # (!\inst|cpu|Add2~31\))) # (!\inst|cpu|E_src1\(16) & (\inst|cpu|E_src2\(16) & !\inst|cpu|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(16),
	datab => \inst|cpu|E_src2\(16),
	datad => VCC,
	cin => \inst|cpu|Add2~31\,
	combout => \inst|cpu|Add2~32_combout\,
	cout => \inst|cpu|Add2~33\);

-- Location: LCCOMB_X19_Y20_N0
\inst|cpu|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_mem_byte_en[2]~4_combout\ = (\inst|cpu|D_iw\(4)) # ((\inst|cpu|E_arith_result[1]~4_combout\ & ((\inst|cpu|D_iw\(3)) # (!\inst|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_result[0]~6_combout\,
	datab => \inst|cpu|D_iw\(3),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|E_arith_result[1]~4_combout\,
	combout => \inst|cpu|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X19_Y20_N1
\inst|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_byteenable\(2));

-- Location: LCCOMB_X19_Y16_N4
\inst|cmd_xbar_mux_002|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(34) = (\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|d_byteenable\(2),
	combout => \inst|cmd_xbar_mux_002|src_data\(34));

-- Location: LCCOMB_X23_Y21_N28
\inst|cmd_xbar_mux_002|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~25_combout\ = (\inst|cpu|d_writedata\(18) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(18),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~25_combout\);

-- Location: LCCOMB_X23_Y21_N26
\inst|cmd_xbar_mux_002|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~24_combout\ = (\inst|cpu|d_writedata\(19) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(19),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~24_combout\);

-- Location: LCCOMB_X14_Y18_N22
\inst|cpu|E_st_data[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[20]~4_combout\ = (\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|cpu|E_st_data[20]~4_combout\);

-- Location: FF_X14_Y18_N23
\inst|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[20]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(20));

-- Location: LCCOMB_X23_Y20_N12
\inst|cmd_xbar_mux_002|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~23_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(20),
	combout => \inst|cmd_xbar_mux_002|src_payload~23_combout\);

-- Location: M9K_X25_Y16_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y13_N4
\inst|cpu|F_iw[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[17]~88_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a17~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	combout => \inst|cpu|F_iw[17]~88_combout\);

-- Location: FF_X14_Y11_N13
\inst|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_003|src_data\(38),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X17_Y11_N2
\inst|rsp_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_payload~1_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst|sysid_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X22_Y13_N22
\inst|cpu|F_iw[17]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[17]~89_combout\ = (\inst|cpu|F_iw[17]~87_combout\) # ((\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|cpu|F_iw[17]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[17]~87_combout\,
	datab => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \inst|cpu|F_iw[17]~88_combout\,
	datad => \inst|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst|cpu|F_iw[17]~89_combout\);

-- Location: LCCOMB_X22_Y17_N16
\inst|cpu|F_iw[17]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[17]~90_combout\ = (\inst|cpu|hbreak_req~combout\ & ((\inst|cpu|F_iw[17]~86_combout\) # ((\inst|cpu|F_iw[17]~89_combout\) # (!\inst|cpu|D_iw[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[17]~86_combout\,
	datab => \inst|cpu|F_iw[17]~89_combout\,
	datac => \inst|cpu|D_iw[31]~2_combout\,
	datad => \inst|cpu|hbreak_req~combout\,
	combout => \inst|cpu|F_iw[17]~90_combout\);

-- Location: FF_X22_Y17_N17
\inst|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[17]~90_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(17));

-- Location: LCCOMB_X15_Y18_N2
\inst|cpu|R_src2_lo[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[11]~14_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(17))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_lo~0_combout\,
	datab => \inst|cpu|D_iw\(17),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[11]~14_combout\);

-- Location: FF_X15_Y18_N3
\inst|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[11]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(11));

-- Location: LCCOMB_X14_Y18_N30
\inst|cpu|R_src2_lo[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[4]~5_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(10)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|R_src2_lo~0_combout\,
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|cpu|D_iw\(10),
	combout => \inst|cpu|R_src2_lo[4]~5_combout\);

-- Location: FF_X14_Y18_N31
\inst|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[4]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(4));

-- Location: LCCOMB_X11_Y17_N20
\inst|cpu|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~4_combout\ = ((\inst|cpu|E_src2\(2) $ (\inst|cpu|E_src1\(2) $ (\inst|cpu|Add1~3\)))) # (GND)
-- \inst|cpu|Add1~5\ = CARRY((\inst|cpu|E_src2\(2) & (\inst|cpu|E_src1\(2) & !\inst|cpu|Add1~3\)) # (!\inst|cpu|E_src2\(2) & ((\inst|cpu|E_src1\(2)) # (!\inst|cpu|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(2),
	datab => \inst|cpu|E_src1\(2),
	datad => VCC,
	cin => \inst|cpu|Add1~3\,
	combout => \inst|cpu|Add1~4_combout\,
	cout => \inst|cpu|Add1~5\);

-- Location: LCCOMB_X11_Y17_N26
\inst|cpu|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~10_combout\ = (\inst|cpu|E_src2\(5) & ((\inst|cpu|E_src1\(5) & (!\inst|cpu|Add1~9\)) # (!\inst|cpu|E_src1\(5) & ((\inst|cpu|Add1~9\) # (GND))))) # (!\inst|cpu|E_src2\(5) & ((\inst|cpu|E_src1\(5) & (\inst|cpu|Add1~9\ & VCC)) # 
-- (!\inst|cpu|E_src1\(5) & (!\inst|cpu|Add1~9\))))
-- \inst|cpu|Add1~11\ = CARRY((\inst|cpu|E_src2\(5) & ((!\inst|cpu|Add1~9\) # (!\inst|cpu|E_src1\(5)))) # (!\inst|cpu|E_src2\(5) & (!\inst|cpu|E_src1\(5) & !\inst|cpu|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(5),
	datab => \inst|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst|cpu|Add1~9\,
	combout => \inst|cpu|Add1~10_combout\,
	cout => \inst|cpu|Add1~11\);

-- Location: LCCOMB_X11_Y17_N28
\inst|cpu|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~12_combout\ = ((\inst|cpu|E_src2\(6) $ (\inst|cpu|E_src1\(6) $ (\inst|cpu|Add1~11\)))) # (GND)
-- \inst|cpu|Add1~13\ = CARRY((\inst|cpu|E_src2\(6) & (\inst|cpu|E_src1\(6) & !\inst|cpu|Add1~11\)) # (!\inst|cpu|E_src2\(6) & ((\inst|cpu|E_src1\(6)) # (!\inst|cpu|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(6),
	datab => \inst|cpu|E_src1\(6),
	datad => VCC,
	cin => \inst|cpu|Add1~11\,
	combout => \inst|cpu|Add1~12_combout\,
	cout => \inst|cpu|Add1~13\);

-- Location: LCCOMB_X11_Y17_N30
\inst|cpu|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~14_combout\ = (\inst|cpu|E_src1\(7) & ((\inst|cpu|E_src2\(7) & (!\inst|cpu|Add1~13\)) # (!\inst|cpu|E_src2\(7) & (\inst|cpu|Add1~13\ & VCC)))) # (!\inst|cpu|E_src1\(7) & ((\inst|cpu|E_src2\(7) & ((\inst|cpu|Add1~13\) # (GND))) # 
-- (!\inst|cpu|E_src2\(7) & (!\inst|cpu|Add1~13\))))
-- \inst|cpu|Add1~15\ = CARRY((\inst|cpu|E_src1\(7) & (\inst|cpu|E_src2\(7) & !\inst|cpu|Add1~13\)) # (!\inst|cpu|E_src1\(7) & ((\inst|cpu|E_src2\(7)) # (!\inst|cpu|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(7),
	datab => \inst|cpu|E_src2\(7),
	datad => VCC,
	cin => \inst|cpu|Add1~13\,
	combout => \inst|cpu|Add1~14_combout\,
	cout => \inst|cpu|Add1~15\);

-- Location: LCCOMB_X11_Y16_N0
\inst|cpu|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~16_combout\ = ((\inst|cpu|E_src2\(8) $ (\inst|cpu|E_src1\(8) $ (\inst|cpu|Add1~15\)))) # (GND)
-- \inst|cpu|Add1~17\ = CARRY((\inst|cpu|E_src2\(8) & (\inst|cpu|E_src1\(8) & !\inst|cpu|Add1~15\)) # (!\inst|cpu|E_src2\(8) & ((\inst|cpu|E_src1\(8)) # (!\inst|cpu|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(8),
	datab => \inst|cpu|E_src1\(8),
	datad => VCC,
	cin => \inst|cpu|Add1~15\,
	combout => \inst|cpu|Add1~16_combout\,
	cout => \inst|cpu|Add1~17\);

-- Location: LCCOMB_X11_Y16_N2
\inst|cpu|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~18_combout\ = (\inst|cpu|E_src1\(9) & ((\inst|cpu|E_src2\(9) & (!\inst|cpu|Add1~17\)) # (!\inst|cpu|E_src2\(9) & (\inst|cpu|Add1~17\ & VCC)))) # (!\inst|cpu|E_src1\(9) & ((\inst|cpu|E_src2\(9) & ((\inst|cpu|Add1~17\) # (GND))) # 
-- (!\inst|cpu|E_src2\(9) & (!\inst|cpu|Add1~17\))))
-- \inst|cpu|Add1~19\ = CARRY((\inst|cpu|E_src1\(9) & (\inst|cpu|E_src2\(9) & !\inst|cpu|Add1~17\)) # (!\inst|cpu|E_src1\(9) & ((\inst|cpu|E_src2\(9)) # (!\inst|cpu|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(9),
	datab => \inst|cpu|E_src2\(9),
	datad => VCC,
	cin => \inst|cpu|Add1~17\,
	combout => \inst|cpu|Add1~18_combout\,
	cout => \inst|cpu|Add1~19\);

-- Location: LCCOMB_X11_Y16_N4
\inst|cpu|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~20_combout\ = ((\inst|cpu|E_src1\(10) $ (\inst|cpu|E_src2\(10) $ (\inst|cpu|Add1~19\)))) # (GND)
-- \inst|cpu|Add1~21\ = CARRY((\inst|cpu|E_src1\(10) & ((!\inst|cpu|Add1~19\) # (!\inst|cpu|E_src2\(10)))) # (!\inst|cpu|E_src1\(10) & (!\inst|cpu|E_src2\(10) & !\inst|cpu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(10),
	datab => \inst|cpu|E_src2\(10),
	datad => VCC,
	cin => \inst|cpu|Add1~19\,
	combout => \inst|cpu|Add1~20_combout\,
	cout => \inst|cpu|Add1~21\);

-- Location: LCCOMB_X11_Y16_N6
\inst|cpu|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~22_combout\ = (\inst|cpu|E_src1\(11) & ((\inst|cpu|E_src2\(11) & (!\inst|cpu|Add1~21\)) # (!\inst|cpu|E_src2\(11) & (\inst|cpu|Add1~21\ & VCC)))) # (!\inst|cpu|E_src1\(11) & ((\inst|cpu|E_src2\(11) & ((\inst|cpu|Add1~21\) # (GND))) # 
-- (!\inst|cpu|E_src2\(11) & (!\inst|cpu|Add1~21\))))
-- \inst|cpu|Add1~23\ = CARRY((\inst|cpu|E_src1\(11) & (\inst|cpu|E_src2\(11) & !\inst|cpu|Add1~21\)) # (!\inst|cpu|E_src1\(11) & ((\inst|cpu|E_src2\(11)) # (!\inst|cpu|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(11),
	datab => \inst|cpu|E_src2\(11),
	datad => VCC,
	cin => \inst|cpu|Add1~21\,
	combout => \inst|cpu|Add1~22_combout\,
	cout => \inst|cpu|Add1~23\);

-- Location: LCCOMB_X11_Y16_N8
\inst|cpu|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~24_combout\ = ((\inst|cpu|E_src1\(12) $ (\inst|cpu|E_src2\(12) $ (\inst|cpu|Add1~23\)))) # (GND)
-- \inst|cpu|Add1~25\ = CARRY((\inst|cpu|E_src1\(12) & ((!\inst|cpu|Add1~23\) # (!\inst|cpu|E_src2\(12)))) # (!\inst|cpu|E_src1\(12) & (!\inst|cpu|E_src2\(12) & !\inst|cpu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(12),
	datab => \inst|cpu|E_src2\(12),
	datad => VCC,
	cin => \inst|cpu|Add1~23\,
	combout => \inst|cpu|Add1~24_combout\,
	cout => \inst|cpu|Add1~25\);

-- Location: LCCOMB_X11_Y16_N10
\inst|cpu|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~26_combout\ = (\inst|cpu|E_src1\(13) & ((\inst|cpu|E_src2\(13) & (!\inst|cpu|Add1~25\)) # (!\inst|cpu|E_src2\(13) & (\inst|cpu|Add1~25\ & VCC)))) # (!\inst|cpu|E_src1\(13) & ((\inst|cpu|E_src2\(13) & ((\inst|cpu|Add1~25\) # (GND))) # 
-- (!\inst|cpu|E_src2\(13) & (!\inst|cpu|Add1~25\))))
-- \inst|cpu|Add1~27\ = CARRY((\inst|cpu|E_src1\(13) & (\inst|cpu|E_src2\(13) & !\inst|cpu|Add1~25\)) # (!\inst|cpu|E_src1\(13) & ((\inst|cpu|E_src2\(13)) # (!\inst|cpu|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(13),
	datab => \inst|cpu|E_src2\(13),
	datad => VCC,
	cin => \inst|cpu|Add1~25\,
	combout => \inst|cpu|Add1~26_combout\,
	cout => \inst|cpu|Add1~27\);

-- Location: LCCOMB_X11_Y16_N16
\inst|cpu|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~32_combout\ = ((\inst|cpu|E_src1\(16) $ (\inst|cpu|E_src2\(16) $ (\inst|cpu|Add1~31\)))) # (GND)
-- \inst|cpu|Add1~33\ = CARRY((\inst|cpu|E_src1\(16) & ((!\inst|cpu|Add1~31\) # (!\inst|cpu|E_src2\(16)))) # (!\inst|cpu|E_src1\(16) & (!\inst|cpu|E_src2\(16) & !\inst|cpu|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(16),
	datab => \inst|cpu|E_src2\(16),
	datad => VCC,
	cin => \inst|cpu|Add1~31\,
	combout => \inst|cpu|Add1~32_combout\,
	cout => \inst|cpu|Add1~33\);

-- Location: LCCOMB_X12_Y14_N26
\inst|cpu|E_logic_result[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[16]~6_combout\ = (\inst|cpu|E_src1\(16) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src2\(16)))))) # (!\inst|cpu|E_src1\(16) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src2\(16)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(16),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|E_src2\(16),
	combout => \inst|cpu|E_logic_result[16]~6_combout\);

-- Location: LCCOMB_X14_Y14_N24
\inst|cpu|W_alu_result[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[16]~19_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[16]~6_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_sub~q\,
	datab => \inst|cpu|E_logic_result[16]~6_combout\,
	datad => \inst|cpu|R_ctrl_logic~q\,
	combout => \inst|cpu|W_alu_result[16]~19_combout\);

-- Location: LCCOMB_X14_Y14_N18
\inst|cpu|W_alu_result[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[16]~4_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (((\inst|cpu|W_alu_result[16]~19_combout\)))) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|W_alu_result[16]~19_combout\ & ((\inst|cpu|Add1~32_combout\))) # 
-- (!\inst|cpu|W_alu_result[16]~19_combout\ & (\inst|cpu|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_logic~q\,
	datab => \inst|cpu|Add2~32_combout\,
	datac => \inst|cpu|Add1~32_combout\,
	datad => \inst|cpu|W_alu_result[16]~19_combout\,
	combout => \inst|cpu|W_alu_result[16]~4_combout\);

-- Location: LCCOMB_X14_Y14_N30
\inst|cpu|W_alu_result[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[16]~feeder_combout\ = \inst|cpu|W_alu_result[16]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|W_alu_result[16]~4_combout\,
	combout => \inst|cpu|W_alu_result[16]~feeder_combout\);

-- Location: FF_X14_Y14_N31
\inst|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[16]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(16));

-- Location: LCCOMB_X14_Y14_N10
\inst|cpu|W_rf_wr_data[16]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[16]~27_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte2_data\(0))) # (!\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|W_alu_result\(16) & !\inst|cpu|E_alu_result~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte2_data\(0),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|W_alu_result\(16),
	datad => \inst|cpu|E_alu_result~28_combout\,
	combout => \inst|cpu|W_rf_wr_data[16]~27_combout\);

-- Location: LCCOMB_X20_Y14_N28
\inst|cpu|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_fill_bit~0_combout\ = (\inst|cpu|D_iw\(4) & (((\inst|cpu|av_ld_byte0_data\(7))))) # (!\inst|cpu|D_iw\(4) & ((\inst|cpu|D_iw\(3) & (\inst|cpu|av_ld_byte1_data\(7))) # (!\inst|cpu|D_iw\(3) & ((\inst|cpu|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(7),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|av_ld_byte0_data\(7),
	combout => \inst|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X19_Y14_N24
\inst|cpu|av_fill_bit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_fill_bit~1_combout\ = (\inst|cpu|R_ctrl_ld_signed~q\ & \inst|cpu|av_fill_bit~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_ld_signed~q\,
	datad => \inst|cpu|av_fill_bit~0_combout\,
	combout => \inst|cpu|av_fill_bit~1_combout\);

-- Location: LCCOMB_X19_Y14_N0
\inst|cpu|av_ld_byte2_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[1]~1_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_fill_bit~1_combout\))) # (!\inst|cpu|av_ld_aligning_data~q\ & (\inst|rsp_xbar_mux_001|src_payload~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~112_combout\,
	datab => \inst|cpu|av_fill_bit~1_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte2_data[1]~1_combout\);

-- Location: LCCOMB_X20_Y18_N28
\inst|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~30_combout\ = (\inst|cpu|d_writedata\(29) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(29),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X20_Y18_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X20_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(29))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(29),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(29),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X19_Y18_N2
\inst|cpu|d_writedata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[30]~feeder_combout\ = \inst|cpu|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata[30]~6_combout\,
	combout => \inst|cpu|d_writedata[30]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N22
\inst|cpu|W_alu_result[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[25]~26_combout\ = (\inst|cpu|R_ctrl_logic~q\) # (\inst|cpu|R_ctrl_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|R_ctrl_shift_rot~q\,
	combout => \inst|cpu|W_alu_result[25]~26_combout\);

-- Location: LCCOMB_X10_Y17_N12
\inst|cpu|R_src1[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[18]~36_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst|cpu|R_src1~33_combout\,
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[18]~36_combout\);

-- Location: FF_X10_Y17_N13
\inst|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[18]~36_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(18));

-- Location: LCCOMB_X12_Y16_N20
\inst|cpu|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~36_combout\ = ((\inst|cpu|E_src2\(18) $ (\inst|cpu|E_src1\(18) $ (!\inst|cpu|Add2~35\)))) # (GND)
-- \inst|cpu|Add2~37\ = CARRY((\inst|cpu|E_src2\(18) & ((\inst|cpu|E_src1\(18)) # (!\inst|cpu|Add2~35\))) # (!\inst|cpu|E_src2\(18) & (\inst|cpu|E_src1\(18) & !\inst|cpu|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(18),
	datab => \inst|cpu|E_src1\(18),
	datad => VCC,
	cin => \inst|cpu|Add2~35\,
	combout => \inst|cpu|Add2~36_combout\,
	cout => \inst|cpu|Add2~37\);

-- Location: LCCOMB_X15_Y16_N14
\inst|cpu|W_alu_result[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[25]~27_combout\ = (\inst|cpu|R_ctrl_shift_rot~q\) # ((!\inst|cpu|R_ctrl_logic~q\ & \inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot~q\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|W_alu_result[25]~27_combout\);

-- Location: LCCOMB_X15_Y18_N16
\inst|cpu|E_src2[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[18]~14_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[18]~14_combout\);

-- Location: FF_X15_Y18_N17
\inst|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[18]~14_combout\,
	asdata => \inst|cpu|D_iw\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(18));

-- Location: LCCOMB_X11_Y18_N18
\inst|cpu|E_logic_result[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[18]~31_combout\ = (\inst|cpu|E_src2\(18) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(18)))))) # (!\inst|cpu|E_src2\(18) & ((\inst|cpu|E_src1\(18) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(18) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|E_src2\(18),
	datac => \inst|cpu|E_src1\(18),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[18]~31_combout\);

-- Location: LCCOMB_X11_Y18_N24
\inst|cpu|E_alu_result[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[18]~29_combout\ = (\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_shift_rot_result\(18)) # ((!\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & 
-- (((\inst|cpu|E_logic_result[18]~31_combout\ & \inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(18),
	datab => \inst|cpu|W_alu_result[25]~27_combout\,
	datac => \inst|cpu|E_logic_result[18]~31_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[18]~29_combout\);

-- Location: LCCOMB_X11_Y18_N2
\inst|cpu|E_alu_result[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[18]~30_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[18]~29_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[18]~29_combout\ & (\inst|cpu|Add1~36_combout\)) # 
-- (!\inst|cpu|E_alu_result[18]~29_combout\ & ((\inst|cpu|Add2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~36_combout\,
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|Add2~36_combout\,
	datad => \inst|cpu|E_alu_result[18]~29_combout\,
	combout => \inst|cpu|E_alu_result[18]~30_combout\);

-- Location: LCCOMB_X12_Y14_N20
\inst|cpu|E_alu_result[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[18]~57_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[18]~30_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|E_alu_result[18]~30_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[18]~57_combout\);

-- Location: FF_X12_Y14_N21
\inst|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[18]~57_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(18));

-- Location: LCCOMB_X12_Y14_N30
\inst|cpu|W_rf_wr_data[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[18]~28_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte2_data\(2))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte2_data\(2),
	datab => \inst|cpu|E_alu_result~28_combout\,
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(18),
	combout => \inst|cpu|W_rf_wr_data[18]~28_combout\);

-- Location: LCCOMB_X24_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~13_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(22),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X24_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X23_Y21_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(19)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(19),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(19),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X29_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X29_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X24_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~12_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X24_Y19_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X23_Y20_N18
\inst|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~24_combout\ = (\inst|cpu|d_writedata\(20) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(20),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X23_Y20_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X23_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(20))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(20),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(20),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~23_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(21),
	combout => \inst|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X26_Y20_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X26_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~49_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48_combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(27) 
-- & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(27) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~48_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(27),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X26_Y19_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~49_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(26));

-- Location: FF_X26_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(26),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X26_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~37_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(26))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~36_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(26),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: FF_X26_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~37_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(25));

-- Location: FF_X26_Y19_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X23_Y20_N6
\inst|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~11_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(23),
	combout => \inst|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X23_Y20_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X23_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(23))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(23),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(23),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout\);

-- Location: LCCOMB_X19_Y20_N6
\inst|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(34) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|d_byteenable\(2),
	combout => \inst|cmd_xbar_mux|src_data\(34));

-- Location: FF_X19_Y20_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X19_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: LCCOMB_X26_Y20_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~18_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X26_Y20_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X20_Y15_N8
\inst|rsp_xbar_mux_001|src_payload~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~121_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \inst|rsp_xbar_mux_001|src_payload~121_combout\);

-- Location: M9K_X25_Y11_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y15_N28
\inst|rsp_xbar_mux_001|src_payload~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~39_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a52\)) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a20~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a52\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: LCCOMB_X20_Y15_N26
\inst|rsp_xbar_mux_001|src_payload~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~126_combout\ = (\inst|rsp_xbar_mux_001|src_payload~121_combout\) # ((\inst|memoria_s1_translator|read_latency_shift_reg\(0) & (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|rsp_xbar_mux_001|src_payload~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|rsp_xbar_mux_001|src_payload~121_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~39_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~126_combout\);

-- Location: LCCOMB_X19_Y15_N16
\inst|cpu|av_ld_byte2_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[4]~4_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_fill_bit~1_combout\))) # (!\inst|cpu|av_ld_aligning_data~q\ & (\inst|rsp_xbar_mux_001|src_payload~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|rsp_xbar_mux_001|src_payload~126_combout\,
	datad => \inst|cpu|av_fill_bit~1_combout\,
	combout => \inst|cpu|av_ld_byte2_data[4]~4_combout\);

-- Location: LCCOMB_X19_Y16_N22
\inst|cmd_xbar_mux_002|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(35) = (\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cpu|d_byteenable\(3) & \inst|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_byteenable\(3),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_002|src_data\(35));

-- Location: M9K_X25_Y3_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N22
\inst|cpu|av_ld_byte3_data_nxt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~25_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a60~portadataout\)) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a28~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCCOMB_X24_Y17_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~34_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~34_combout\);

-- Location: FF_X24_Y17_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(28));

-- Location: FF_X20_Y17_N31
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X20_Y17_N30
\inst|cpu|av_ld_byte3_data_nxt~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~34_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28) 
-- & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|av_ld_byte3_data_nxt~34_combout\);

-- Location: LCCOMB_X19_Y15_N30
\inst|cpu|av_ld_byte3_data_nxt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~26_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~25_combout\) # (\inst|cpu|av_ld_byte3_data_nxt~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_byte3_data_nxt~25_combout\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~34_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~26_combout\);

-- Location: LCCOMB_X21_Y12_N8
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # ((!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y12_N9
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X21_Y12_N14
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))))) # 
-- (!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X21_Y12_N15
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X21_Y12_N28
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # ((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\inst|botoes_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y12_N29
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X21_Y12_N24
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y12_N25
\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X21_Y12_N0
\inst|botoes_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & \inst|cpu_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|cpu_data_master_translator|uav_read~0_combout\,
	combout => \inst|botoes_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X21_Y12_N1
\inst|botoes_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X21_Y12_N16
\inst|cpu|av_ld_getting_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~4_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|av_ld_getting_data~4_combout\);

-- Location: FF_X21_Y11_N15
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X21_Y11_N14
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu_data_master_translator|write_accepted~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X21_Y11_N16
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ = (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- ((\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))))) # (!\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\);

-- Location: FF_X21_Y11_N17
\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: FF_X21_Y11_N5
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X21_Y11_N4
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # 
-- (!\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & ((!\inst|cpu_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|cpu_data_master_translator|write_accepted~q\,
	combout => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X21_Y11_N22
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\ = (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|uart_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))))) # 
-- (!\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\);

-- Location: FF_X21_Y11_N23
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X21_Y11_N26
\inst|cpu|av_ld_getting_data~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~3_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0) & (!\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & ((!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)))) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & (((!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))) # 
-- (!\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|av_ld_getting_data~3_combout\);

-- Location: LCCOMB_X14_Y12_N4
\inst|addr_router_001|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal9~0_combout\ = (\inst|cpu|W_alu_result\(7) & (\inst|cpu|W_alu_result\(5) & \inst|addr_router_001|Equal5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cpu|W_alu_result\(5),
	datad => \inst|addr_router_001|Equal5~4_combout\,
	combout => \inst|addr_router_001|Equal9~0_combout\);

-- Location: LCCOMB_X14_Y12_N6
\inst|porta_a_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst|porta_a_s1_translator|wait_latency_counter\(1) & (\inst|porta_a_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \inst|addr_router_001|Equal9~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|porta_a_s1_translator|wait_latency_counter\(1),
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datad => \inst|addr_router_001|Equal9~0_combout\,
	combout => \inst|porta_a_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X14_Y12_N24
\inst|porta_a_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\ = (!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal9~0_combout\ & (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & 
-- !\inst|porta_a_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|addr_router_001|Equal9~0_combout\,
	datac => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datad => \inst|porta_a_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X14_Y12_N14
\inst|porta_a_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|wait_latency_counter~3_combout\ = (!\inst|porta_a_s1_translator|wait_latency_counter\(0) & \inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst|porta_a_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X14_Y12_N15
\inst|porta_a_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X14_Y12_N20
\inst|porta_a_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|wait_latency_counter~2_combout\ = (\inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\ & (\inst|porta_a_s1_translator|wait_latency_counter\(0) $ (\inst|porta_a_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(1),
	datad => \inst|porta_a_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst|porta_a_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X14_Y12_N21
\inst|porta_a_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X16_Y11_N6
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\inst|cpu|d_read~q\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ 
-- & !\inst|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datad => \inst|cpu_data_master_translator|read_accepted~q\,
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X15_Y14_N30
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\)))) # 
-- (!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X15_Y14_N31
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X15_Y14_N16
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & (!\inst|cpu_data_master_translator|write_accepted~q\ & 
-- !\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datac => \inst|cpu_data_master_translator|write_accepted~q\,
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X14_Y12_N0
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\inst|cpu|W_alu_result\(5) & (\inst|porta_a_s1_translator|wait_latency_counter\(0) $ 
-- (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X14_Y12_N18
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst|addr_router_001|Equal5~4_combout\ & (!\inst|porta_a_s1_translator|wait_latency_counter\(1) & (\inst|cpu|W_alu_result\(7) & 
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal5~4_combout\,
	datab => \inst|porta_a_s1_translator|wait_latency_counter\(1),
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X15_Y14_N8
\inst|porta_a_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & !\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_a_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X15_Y14_N9
\inst|porta_a_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X15_Y14_N12
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # ((!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X15_Y14_N13
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X15_Y14_N2
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # 
-- (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))) # 
-- (!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X15_Y14_N3
\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X15_Y14_N4
\inst|cpu|av_ld_getting_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~1_combout\ = (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (!\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu|av_ld_getting_data~1_combout\);

-- Location: LCCOMB_X12_Y19_N24
\inst|cpu|av_ld_getting_data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~5_combout\ = (\inst|cpu|av_ld_getting_data~2_combout\ & (\inst|cpu|av_ld_getting_data~4_combout\ & (\inst|cpu|av_ld_getting_data~3_combout\ & \inst|cpu|av_ld_getting_data~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~2_combout\,
	datab => \inst|cpu|av_ld_getting_data~4_combout\,
	datac => \inst|cpu|av_ld_getting_data~3_combout\,
	datad => \inst|cpu|av_ld_getting_data~1_combout\,
	combout => \inst|cpu|av_ld_getting_data~5_combout\);

-- Location: FF_X20_Y12_N7
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X20_Y12_N6
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- (!\inst|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X20_Y12_N24
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)) # 
-- (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X20_Y12_N25
\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: FF_X20_Y12_N27
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X20_Y12_N26
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- ((!\inst|cpu_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|cpu_data_master_translator|write_accepted~q\,
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X20_Y12_N12
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\) # ((!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X20_Y12_N13
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X20_Y12_N2
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # 
-- (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\))) # 
-- (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\);

-- Location: FF_X20_Y12_N3
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X20_Y12_N20
\inst|cpu|av_ld_getting_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~6_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- ((!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0)) # (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0))) # (!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu|av_ld_getting_data~6_combout\);

-- Location: FF_X17_Y10_N3
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X17_Y10_N2
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X19_Y13_N16
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (!\inst|cpu_instruction_master_translator|read_accepted~q\ & (\inst|cmd_xbar_mux|saved_grant\(0) & !\inst|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_instruction_master_translator|read_accepted~q\,
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X17_Y10_N24
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\inst|cmd_xbar_mux|WideOr1~combout\ & ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((\inst|cpu_data_master_translator|uav_read~0_combout\ & \inst|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X17_Y10_N22
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X17_Y10_N23
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X17_Y10_N12
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\ & (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X17_Y10_N13
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y10_N14
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X17_Y10_N21
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X17_Y10_N20
\inst|rsp_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~11_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X12_Y19_N10
\inst|cpu|av_ld_getting_data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~8_combout\ = (\inst|cpu|av_ld_getting_data~7_combout\ & (\inst|cpu|av_ld_getting_data~5_combout\ & (\inst|cpu|av_ld_getting_data~6_combout\ & !\inst|rsp_xbar_mux_001|src_payload~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~7_combout\,
	datab => \inst|cpu|av_ld_getting_data~5_combout\,
	datac => \inst|cpu|av_ld_getting_data~6_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~11_combout\,
	combout => \inst|cpu|av_ld_getting_data~8_combout\);

-- Location: LCCOMB_X17_Y15_N30
\inst|cpu|av_ld_getting_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~10_combout\ = (((!\inst|cpu|av_ld_getting_data~8_combout\) # (!\inst|rsp_xbar_mux_001|WideOr1~combout\)) # (!\inst|cpu|d_read~q\)) # (!\inst|cpu|av_ld_getting_data~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~0_combout\,
	datab => \inst|cpu|d_read~q\,
	datac => \inst|rsp_xbar_mux_001|WideOr1~combout\,
	datad => \inst|cpu|av_ld_getting_data~8_combout\,
	combout => \inst|cpu|av_ld_getting_data~10_combout\);

-- Location: LCCOMB_X17_Y14_N4
\inst|cpu|av_ld_align_cycle_nxt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_align_cycle_nxt[0]~1_combout\ = (!\inst|cpu|av_ld_align_cycle\(0) & \inst|cpu|av_ld_getting_data~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|av_ld_align_cycle\(0),
	datad => \inst|cpu|av_ld_getting_data~10_combout\,
	combout => \inst|cpu|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: FF_X17_Y14_N5
\inst|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_align_cycle_nxt[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X17_Y15_N26
\inst|cpu|av_ld_align_cycle_nxt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_align_cycle_nxt[1]~0_combout\ = (\inst|cpu|av_ld_getting_data~10_combout\ & (\inst|cpu|av_ld_align_cycle\(1) $ (\inst|cpu|av_ld_align_cycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~10_combout\,
	datac => \inst|cpu|av_ld_align_cycle\(1),
	datad => \inst|cpu|av_ld_align_cycle\(0),
	combout => \inst|cpu|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: FF_X17_Y15_N27
\inst|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_align_cycle_nxt[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X12_Y14_N14
\inst|cpu|E_logic_result[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[0]~17_combout\ = (\inst|cpu|R_logic_op\(0) & (\inst|cpu|E_src1\(0) & (!\inst|cpu|R_logic_op\(1) & \inst|cpu|E_src2\(0)))) # (!\inst|cpu|R_logic_op\(0) & (\inst|cpu|R_logic_op\(1) $ (((!\inst|cpu|E_src1\(0) & 
-- !\inst|cpu|E_src2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(0),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|E_src2\(0),
	combout => \inst|cpu|E_logic_result[0]~17_combout\);

-- Location: LCCOMB_X12_Y14_N8
\inst|cpu|E_logic_result[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[0]~18_combout\ = (\inst|cpu|E_logic_result[0]~17_combout\) # ((\inst|cpu|Add2~0_combout\ & (\inst|cpu|R_logic_op\(0) & \inst|cpu|R_logic_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~0_combout\,
	datab => \inst|cpu|E_logic_result[0]~17_combout\,
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[0]~18_combout\);

-- Location: LCCOMB_X15_Y15_N16
\inst|cpu|W_alu_result[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[0]~17_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[0]~18_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_arith_result[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_result[0]~6_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_logic_result[0]~18_combout\,
	combout => \inst|cpu|W_alu_result[0]~17_combout\);

-- Location: LCCOMB_X14_Y19_N0
\inst|cpu|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_rot_right~0_combout\ = (\inst|cpu|D_iw\(14) & (!\inst|cpu|D_iw\(15) & \inst|cpu|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X14_Y19_N1
\inst|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_rot_right~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X14_Y19_N26
\inst|cpu|E_shift_rot_result_nxt[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[31]~20_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(30),
	datab => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \inst|cpu|E_shift_rot_result_nxt[31]~20_combout\);

-- Location: LCCOMB_X19_Y18_N0
\inst|cmd_xbar_mux_002|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~3_combout\ = (\inst|cpu|d_writedata\(22) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(22),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~3_combout\);

-- Location: M9K_X25_Y18_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X25_Y23_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N16
\inst|cpu|F_iw[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[22]~25_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a54\)) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a54\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst|cpu|F_iw[22]~25_combout\);

-- Location: LCCOMB_X17_Y11_N28
\inst|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~20_combout\ = (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst|sysid_control_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X21_Y20_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~7_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X21_Y20_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(22));

-- Location: FF_X20_Y16_N29
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X17_Y8_N26
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X17_Y8_N28
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X17_Y8_N29
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X20_Y16_N28
\inst|rsp_xbar_mux_001|src_payload~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~117_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22))))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \inst|rsp_xbar_mux_001|src_payload~117_combout\);

-- Location: LCCOMB_X20_Y16_N14
\inst|rsp_xbar_mux_001|src_payload~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~118_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~117_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[22]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|cpu|F_iw[22]~25_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~117_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~118_combout\);

-- Location: LCCOMB_X19_Y15_N6
\inst|cpu|av_ld_byte2_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[6]~6_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_fill_bit~1_combout\))) # (!\inst|cpu|av_ld_aligning_data~q\ & (\inst|rsp_xbar_mux_001|src_payload~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|rsp_xbar_mux_001|src_payload~118_combout\,
	datad => \inst|cpu|av_fill_bit~1_combout\,
	combout => \inst|cpu|av_ld_byte2_data[6]~6_combout\);

-- Location: LCCOMB_X20_Y17_N26
\inst|cpu|av_ld_byte3_data_nxt~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~32_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30) 
-- & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|av_ld_byte3_data_nxt~32_combout\);

-- Location: LCCOMB_X19_Y18_N28
\inst|cmd_xbar_mux_002|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~30_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(30),
	combout => \inst|cmd_xbar_mux_002|src_payload~30_combout\);

-- Location: M9K_X25_Y2_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N4
\inst|cpu|d_writedata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[31]~feeder_combout\ = \inst|cpu|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata[31]~7_combout\,
	combout => \inst|cpu|d_writedata[31]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N8
\inst|cpu|E_shift_rot_result_nxt[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[21]~23_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(22)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(20),
	datab => \inst|cpu|E_shift_rot_result\(22),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[21]~23_combout\);

-- Location: LCCOMB_X10_Y17_N10
\inst|cpu|R_src1[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[21]~47_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst|cpu|R_src1~33_combout\,
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[21]~47_combout\);

-- Location: FF_X10_Y17_N11
\inst|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[21]~47_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(21));

-- Location: FF_X11_Y18_N9
\inst|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[21]~23_combout\,
	asdata => \inst|cpu|E_src1\(21),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X11_Y14_N16
\inst|cpu|E_shift_rot_result_nxt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[22]~25_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(23))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(23),
	datad => \inst|cpu|E_shift_rot_result\(21),
	combout => \inst|cpu|E_shift_rot_result_nxt[22]~25_combout\);

-- Location: LCCOMB_X19_Y15_N24
\inst|cpu|E_alu_result[24]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[24]~65_combout\ = (\inst|cpu|E_alu_result[24]~46_combout\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[24]~46_combout\,
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[24]~65_combout\);

-- Location: FF_X19_Y15_N25
\inst|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[24]~65_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(24));

-- Location: LCCOMB_X19_Y15_N2
\inst|cpu|W_rf_wr_data[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[24]~36_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte3_data\(0))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte3_data\(0),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|W_alu_result\(24),
	combout => \inst|cpu|W_rf_wr_data[24]~36_combout\);

-- Location: LCCOMB_X12_Y18_N12
\inst|cpu|E_src2[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[25]~7_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[25]~7_combout\);

-- Location: FF_X12_Y18_N13
\inst|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[25]~7_combout\,
	asdata => \inst|cpu|D_iw\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(25));

-- Location: LCCOMB_X10_Y17_N20
\inst|cpu|R_src1[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[24]~44_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[24]~44_combout\);

-- Location: FF_X10_Y17_N21
\inst|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[24]~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(24));

-- Location: LCCOMB_X10_Y17_N6
\inst|cpu|R_src1[23]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[23]~45_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \inst|cpu|R_src1~33_combout\,
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[23]~45_combout\);

-- Location: FF_X10_Y17_N7
\inst|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[23]~45_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(23));

-- Location: LCCOMB_X20_Y20_N18
\inst|cmd_xbar_mux_002|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~7_combout\ = (\inst|cpu|d_writedata\(26) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(26),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~7_combout\);

-- Location: M9K_X13_Y11_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N2
\inst|cmd_xbar_mux_002|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~6_combout\ = (\inst|cpu|d_writedata\(25) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(25),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~6_combout\);

-- Location: LCCOMB_X19_Y18_N10
\inst|cmd_xbar_mux_002|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~27_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(27),
	combout => \inst|cmd_xbar_mux_002|src_payload~27_combout\);

-- Location: M9K_X13_Y16_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y17_N16
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a58\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a26~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a58\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\);

-- Location: LCCOMB_X19_Y17_N10
\inst|cpu|av_ld_byte3_data_nxt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~16_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\inst|rsp_xbar_demux_002|src1_valid~combout\ & (\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X19_Y14_N22
\inst|cpu|av_ld_byte3_data_nxt~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~28_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|R_ctrl_ld_signed~q\ & ((\inst|cpu|av_fill_bit~0_combout\)))) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|cpu|R_ctrl_ld_signed~q\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~16_combout\,
	datad => \inst|cpu|av_fill_bit~0_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~28_combout\);

-- Location: FF_X19_Y14_N23
\inst|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X11_Y14_N26
\inst|cpu|E_shift_rot_result_nxt[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[24]~30_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(25))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(25),
	datab => \inst|cpu|E_shift_rot_result\(23),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[24]~30_combout\);

-- Location: FF_X11_Y14_N27
\inst|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[24]~30_combout\,
	asdata => \inst|cpu|E_src1\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X11_Y14_N0
\inst|cpu|E_shift_rot_result_nxt[25]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[25]~29_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(26)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(24),
	datad => \inst|cpu|E_shift_rot_result\(26),
	combout => \inst|cpu|E_shift_rot_result_nxt[25]~29_combout\);

-- Location: M9K_X25_Y15_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N4
\inst|cpu|av_ld_byte3_data_nxt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~20_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a59\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a27~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a59\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X19_Y18_N6
\inst|cmd_xbar_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~32_combout\ = (\inst|cpu|d_writedata\(31) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(31),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X19_Y18_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X19_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(31))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X19_Y20_N2
\inst|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(35) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cpu|d_byteenable\(3) & \inst|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_byteenable\(3),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_data\(35));

-- Location: FF_X19_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X19_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|byteenable\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X25_Y20_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C4459",
	mem_init1 => X"31C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA570399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1",
	mem_init0 => X"735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5610A07E51160800E8102921C4FC70A6C3AE67F1605E9963399FC9A0B325344F641ACBA0468BB48AD507888CC5D752508AA35DB9C764B12109B8D1223D054293E928820A261913010151B88EB53D34CA2D8340510CDF58AB438AE5E239A23005B798CAA5B24C641455B95107A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_cpu:cpu|sopc_2_cpu_nios2_oci:the_sopc_2_cpu_nios2_oci|sopc_2_cpu_nios2_ocimem:the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram_module:sopc_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bd71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_en~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y17_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~33_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~33_combout\);

-- Location: FF_X24_Y17_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(27));

-- Location: FF_X20_Y17_N19
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X20_Y17_N18
\inst|cpu|av_ld_byte3_data_nxt~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~31_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27) 
-- & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|av_ld_byte3_data_nxt~31_combout\);

-- Location: LCCOMB_X19_Y15_N4
\inst|cpu|av_ld_byte3_data_nxt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~21_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~20_combout\) # (\inst|cpu|av_ld_byte3_data_nxt~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_byte3_data_nxt~20_combout\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~31_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~21_combout\);

-- Location: FF_X19_Y15_N5
\inst|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~21_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X19_Y15_N12
\inst|cpu|W_rf_wr_data[27]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[27]~33_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte3_data\(3))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(27) & (!\inst|cpu|E_alu_result~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(27),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|av_ld_byte3_data\(3),
	combout => \inst|cpu|W_rf_wr_data[27]~33_combout\);

-- Location: LCCOMB_X14_Y15_N30
\inst|cpu|E_shift_rot_result_nxt[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[30]~22_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(31)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(29),
	datab => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu|E_shift_rot_result\(31),
	combout => \inst|cpu|E_shift_rot_result_nxt[30]~22_combout\);

-- Location: LCCOMB_X19_Y14_N12
\inst|cpu|E_alu_result[29]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[29]~60_combout\ = (\inst|cpu|E_alu_result[29]~36_combout\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[29]~36_combout\,
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[29]~60_combout\);

-- Location: FF_X19_Y14_N13
\inst|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[29]~60_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(29));

-- Location: LCCOMB_X19_Y14_N26
\inst|cpu|W_rf_wr_data[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[29]~31_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte3_data\(5))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & ((\inst|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|av_ld_byte3_data\(5),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(29),
	combout => \inst|cpu|W_rf_wr_data[29]~31_combout\);

-- Location: LCCOMB_X12_Y18_N10
\inst|cpu|E_src2[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[30]~2_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst|cpu|E_src2[30]~2_combout\);

-- Location: FF_X12_Y18_N11
\inst|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[30]~2_combout\,
	asdata => \inst|cpu|D_iw\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(30));

-- Location: LCCOMB_X12_Y18_N28
\inst|cpu|E_src2[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[29]~3_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|cpu|E_src2[29]~3_combout\);

-- Location: FF_X12_Y18_N29
\inst|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[29]~3_combout\,
	asdata => \inst|cpu|D_iw\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(29));

-- Location: LCCOMB_X10_Y17_N28
\inst|cpu|R_src1[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[28]~40_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[28]~40_combout\);

-- Location: FF_X10_Y17_N29
\inst|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[28]~40_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(28));

-- Location: M9K_X25_Y17_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y17_N18
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a63\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a31~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a63\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\);

-- Location: LCCOMB_X21_Y17_N30
\inst|cpu|av_ld_byte3_data_nxt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~24_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \inst|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst|rsp_xbar_demux_002|src1_valid~combout\ & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \inst|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \inst|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCCOMB_X19_Y14_N4
\inst|cpu|av_ld_byte3_data_nxt~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~33_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|R_ctrl_ld_signed~q\ & ((\inst|cpu|av_fill_bit~0_combout\)))) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|cpu|R_ctrl_ld_signed~q\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~24_combout\,
	datad => \inst|cpu|av_fill_bit~0_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~33_combout\);

-- Location: FF_X19_Y14_N5
\inst|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~33_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X16_Y17_N20
\inst|cpu|E_alu_result[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[31]~58_combout\ = (\inst|cpu|E_alu_result[31]~32_combout\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[31]~32_combout\,
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[31]~58_combout\);

-- Location: FF_X16_Y17_N21
\inst|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[31]~58_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(31));

-- Location: LCCOMB_X19_Y14_N20
\inst|cpu|W_rf_wr_data[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[31]~29_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte3_data\(7))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & ((\inst|cpu|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|av_ld_byte3_data\(7),
	datad => \inst|cpu|W_alu_result\(31),
	combout => \inst|cpu|W_rf_wr_data[31]~29_combout\);

-- Location: LCCOMB_X10_Y17_N14
\inst|cpu|R_src1[27]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[27]~41_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|cpu|R_src1[27]~41_combout\);

-- Location: FF_X10_Y17_N15
\inst|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[27]~41_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(27));

-- Location: LCCOMB_X10_Y17_N24
\inst|cpu|R_src1[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[26]~42_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|cpu|R_src1[26]~42_combout\);

-- Location: FF_X10_Y17_N25
\inst|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[26]~42_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(26));

-- Location: LCCOMB_X12_Y15_N2
\inst|cpu|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~50_combout\ = (\inst|cpu|E_src1\(25) & ((\inst|cpu|E_src2\(25) & (\inst|cpu|Add2~49\ & VCC)) # (!\inst|cpu|E_src2\(25) & (!\inst|cpu|Add2~49\)))) # (!\inst|cpu|E_src1\(25) & ((\inst|cpu|E_src2\(25) & (!\inst|cpu|Add2~49\)) # 
-- (!\inst|cpu|E_src2\(25) & ((\inst|cpu|Add2~49\) # (GND)))))
-- \inst|cpu|Add2~51\ = CARRY((\inst|cpu|E_src1\(25) & (!\inst|cpu|E_src2\(25) & !\inst|cpu|Add2~49\)) # (!\inst|cpu|E_src1\(25) & ((!\inst|cpu|Add2~49\) # (!\inst|cpu|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(25),
	datab => \inst|cpu|E_src2\(25),
	datad => VCC,
	cin => \inst|cpu|Add2~49\,
	combout => \inst|cpu|Add2~50_combout\,
	cout => \inst|cpu|Add2~51\);

-- Location: LCCOMB_X12_Y15_N4
\inst|cpu|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~52_combout\ = ((\inst|cpu|E_src2\(26) $ (\inst|cpu|E_src1\(26) $ (!\inst|cpu|Add2~51\)))) # (GND)
-- \inst|cpu|Add2~53\ = CARRY((\inst|cpu|E_src2\(26) & ((\inst|cpu|E_src1\(26)) # (!\inst|cpu|Add2~51\))) # (!\inst|cpu|E_src2\(26) & (\inst|cpu|E_src1\(26) & !\inst|cpu|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(26),
	datab => \inst|cpu|E_src1\(26),
	datad => VCC,
	cin => \inst|cpu|Add2~51\,
	combout => \inst|cpu|Add2~52_combout\,
	cout => \inst|cpu|Add2~53\);

-- Location: LCCOMB_X12_Y15_N8
\inst|cpu|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~56_combout\ = ((\inst|cpu|E_src2\(28) $ (\inst|cpu|E_src1\(28) $ (!\inst|cpu|Add2~55\)))) # (GND)
-- \inst|cpu|Add2~57\ = CARRY((\inst|cpu|E_src2\(28) & ((\inst|cpu|E_src1\(28)) # (!\inst|cpu|Add2~55\))) # (!\inst|cpu|E_src2\(28) & (\inst|cpu|E_src1\(28) & !\inst|cpu|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(28),
	datab => \inst|cpu|E_src1\(28),
	datad => VCC,
	cin => \inst|cpu|Add2~55\,
	combout => \inst|cpu|Add2~56_combout\,
	cout => \inst|cpu|Add2~57\);

-- Location: LCCOMB_X12_Y15_N12
\inst|cpu|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~60_combout\ = ((\inst|cpu|E_src1\(30) $ (\inst|cpu|E_src2\(30) $ (!\inst|cpu|Add2~59\)))) # (GND)
-- \inst|cpu|Add2~61\ = CARRY((\inst|cpu|E_src1\(30) & ((\inst|cpu|E_src2\(30)) # (!\inst|cpu|Add2~59\))) # (!\inst|cpu|E_src1\(30) & (\inst|cpu|E_src2\(30) & !\inst|cpu|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(30),
	datab => \inst|cpu|E_src2\(30),
	datad => VCC,
	cin => \inst|cpu|Add2~59\,
	combout => \inst|cpu|Add2~60_combout\,
	cout => \inst|cpu|Add2~61\);

-- Location: LCCOMB_X12_Y15_N28
\inst|cpu|E_alu_result[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[30]~33_combout\ = (\inst|cpu|W_alu_result[25]~27_combout\ & (((\inst|cpu|E_shift_rot_result\(30)) # (!\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_logic_result[30]~19_combout\ 
-- & ((\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[30]~19_combout\,
	datab => \inst|cpu|E_shift_rot_result\(30),
	datac => \inst|cpu|W_alu_result[25]~27_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[30]~33_combout\);

-- Location: LCCOMB_X12_Y15_N22
\inst|cpu|E_alu_result[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[30]~34_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[30]~33_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[30]~33_combout\ & (\inst|cpu|Add1~60_combout\)) # 
-- (!\inst|cpu|E_alu_result[30]~33_combout\ & ((\inst|cpu|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~60_combout\,
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|Add2~60_combout\,
	datad => \inst|cpu|E_alu_result[30]~33_combout\,
	combout => \inst|cpu|E_alu_result[30]~34_combout\);

-- Location: LCCOMB_X19_Y15_N0
\inst|cpu|E_alu_result[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[30]~59_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[30]~34_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|E_alu_result[30]~34_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[30]~59_combout\);

-- Location: FF_X19_Y15_N1
\inst|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[30]~59_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(30));

-- Location: LCCOMB_X19_Y15_N10
\inst|cpu|W_rf_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[30]~30_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte3_data\(6))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte3_data\(6),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|W_alu_result\(30),
	combout => \inst|cpu|W_rf_wr_data[30]~30_combout\);

-- Location: LCCOMB_X10_Y17_N0
\inst|cpu|R_src1[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[30]~38_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~33_combout\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[30]~38_combout\);

-- Location: FF_X10_Y17_N1
\inst|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[30]~38_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(30));

-- Location: FF_X14_Y15_N31
\inst|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[30]~22_combout\,
	asdata => \inst|cpu|E_src1\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X14_Y15_N0
\inst|cpu|E_shift_rot_result_nxt[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[29]~24_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(30)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(28),
	datad => \inst|cpu|E_shift_rot_result\(30),
	combout => \inst|cpu|E_shift_rot_result_nxt[29]~24_combout\);

-- Location: LCCOMB_X10_Y17_N26
\inst|cpu|R_src1[29]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[29]~39_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[29]~39_combout\);

-- Location: FF_X10_Y17_N27
\inst|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[29]~39_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(29));

-- Location: FF_X14_Y15_N1
\inst|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[29]~24_combout\,
	asdata => \inst|cpu|E_src1\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X11_Y14_N12
\inst|cpu|E_shift_rot_result_nxt[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[27]~27_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(28)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(26),
	datab => \inst|cpu|E_shift_rot_result\(28),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[27]~27_combout\);

-- Location: FF_X11_Y14_N13
\inst|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[27]~27_combout\,
	asdata => \inst|cpu|E_src1\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X11_Y14_N2
\inst|cpu|E_shift_rot_result_nxt[28]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[28]~26_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(29))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(29),
	datad => \inst|cpu|E_shift_rot_result\(27),
	combout => \inst|cpu|E_shift_rot_result_nxt[28]~26_combout\);

-- Location: FF_X11_Y14_N3
\inst|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[28]~26_combout\,
	asdata => \inst|cpu|E_src1\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X12_Y18_N30
\inst|cpu|E_src2[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[28]~4_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[28]~4_combout\);

-- Location: FF_X12_Y18_N31
\inst|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[28]~4_combout\,
	asdata => \inst|cpu|D_iw\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(28));

-- Location: LCCOMB_X11_Y15_N30
\inst|cpu|E_logic_result[28]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[28]~21_combout\ = (\inst|cpu|E_src1\(28) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src2\(28)))))) # (!\inst|cpu|E_src1\(28) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src2\(28)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(1),
	datab => \inst|cpu|E_src1\(28),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|E_src2\(28),
	combout => \inst|cpu|E_logic_result[28]~21_combout\);

-- Location: LCCOMB_X12_Y13_N0
\inst|cpu|E_alu_result[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[28]~37_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_shift_rot_result\(28))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_logic_result[28]~21_combout\))))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~26_combout\,
	datab => \inst|cpu|E_shift_rot_result\(28),
	datac => \inst|cpu|E_logic_result[28]~21_combout\,
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[28]~37_combout\);

-- Location: LCCOMB_X12_Y13_N2
\inst|cpu|E_alu_result[28]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[28]~38_combout\ = (\inst|cpu|E_alu_result[28]~37_combout\ & ((\inst|cpu|Add1~56_combout\) # ((\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|E_alu_result[28]~37_combout\ & (((\inst|cpu|Add2~56_combout\ & 
-- !\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~56_combout\,
	datab => \inst|cpu|E_alu_result[28]~37_combout\,
	datac => \inst|cpu|Add2~56_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[28]~38_combout\);

-- Location: LCCOMB_X12_Y13_N16
\inst|cpu|E_alu_result[28]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[28]~61_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[28]~38_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datab => \inst|cpu|E_alu_result[28]~38_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[28]~61_combout\);

-- Location: FF_X12_Y13_N17
\inst|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[28]~61_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(28));

-- Location: LCCOMB_X12_Y13_N10
\inst|cpu|W_rf_wr_data[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[28]~32_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte3_data\(4))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & ((\inst|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|av_ld_byte3_data\(4),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(28),
	combout => \inst|cpu|W_rf_wr_data[28]~32_combout\);

-- Location: LCCOMB_X10_Y17_N2
\inst|cpu|R_src1[25]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[25]~43_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|cpu|R_src1[25]~43_combout\);

-- Location: FF_X10_Y17_N3
\inst|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[25]~43_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(25));

-- Location: FF_X11_Y14_N1
\inst|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[25]~29_combout\,
	asdata => \inst|cpu|E_src1\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X11_Y14_N22
\inst|cpu|E_shift_rot_result_nxt[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[26]~28_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(27))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(27),
	datab => \inst|cpu|E_shift_rot_result\(25),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[26]~28_combout\);

-- Location: FF_X11_Y14_N23
\inst|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[26]~28_combout\,
	asdata => \inst|cpu|E_src1\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X12_Y18_N18
\inst|cpu|E_src2[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[26]~6_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|R_src2_use_imm~q\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|cpu|E_src2[26]~6_combout\);

-- Location: FF_X12_Y18_N19
\inst|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[26]~6_combout\,
	asdata => \inst|cpu|D_iw\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(26));

-- Location: LCCOMB_X11_Y15_N26
\inst|cpu|E_logic_result[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[26]~23_combout\ = (\inst|cpu|E_src1\(26) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(26) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(26) & ((\inst|cpu|E_src2\(26) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(26) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(26),
	datab => \inst|cpu|E_src2\(26),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[26]~23_combout\);

-- Location: LCCOMB_X12_Y13_N20
\inst|cpu|E_alu_result[26]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[26]~41_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_shift_rot_result\(26))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_logic_result[26]~23_combout\))))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~26_combout\,
	datab => \inst|cpu|E_shift_rot_result\(26),
	datac => \inst|cpu|E_logic_result[26]~23_combout\,
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[26]~41_combout\);

-- Location: LCCOMB_X12_Y13_N14
\inst|cpu|E_alu_result[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[26]~42_combout\ = (\inst|cpu|E_alu_result[26]~41_combout\ & ((\inst|cpu|Add1~52_combout\) # ((\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|E_alu_result[26]~41_combout\ & (((\inst|cpu|Add2~52_combout\ & 
-- !\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~52_combout\,
	datab => \inst|cpu|E_alu_result[26]~41_combout\,
	datac => \inst|cpu|Add2~52_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[26]~42_combout\);

-- Location: LCCOMB_X12_Y13_N28
\inst|cpu|E_alu_result[26]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[26]~63_combout\ = (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|E_alu_result[26]~42_combout\ & !\inst|cpu|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datab => \inst|cpu|E_alu_result[26]~42_combout\,
	datad => \inst|cpu|R_ctrl_br_cmp~q\,
	combout => \inst|cpu|E_alu_result[26]~63_combout\);

-- Location: FF_X12_Y13_N29
\inst|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[26]~63_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(26));

-- Location: LCCOMB_X12_Y13_N22
\inst|cpu|W_rf_wr_data[26]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[26]~34_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte3_data\(2))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & ((\inst|cpu|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|av_ld_byte3_data\(2),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(26),
	combout => \inst|cpu|W_rf_wr_data[26]~34_combout\);

-- Location: LCCOMB_X12_Y18_N22
\inst|cpu|E_src2[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[20]~12_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[20]~12_combout\);

-- Location: FF_X12_Y18_N23
\inst|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[20]~12_combout\,
	asdata => \inst|cpu|D_iw\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(20));

-- Location: LCCOMB_X12_Y16_N22
\inst|cpu|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~38_combout\ = (\inst|cpu|E_src2\(19) & ((\inst|cpu|E_src1\(19) & (\inst|cpu|Add2~37\ & VCC)) # (!\inst|cpu|E_src1\(19) & (!\inst|cpu|Add2~37\)))) # (!\inst|cpu|E_src2\(19) & ((\inst|cpu|E_src1\(19) & (!\inst|cpu|Add2~37\)) # 
-- (!\inst|cpu|E_src1\(19) & ((\inst|cpu|Add2~37\) # (GND)))))
-- \inst|cpu|Add2~39\ = CARRY((\inst|cpu|E_src2\(19) & (!\inst|cpu|E_src1\(19) & !\inst|cpu|Add2~37\)) # (!\inst|cpu|E_src2\(19) & ((!\inst|cpu|Add2~37\) # (!\inst|cpu|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(19),
	datab => \inst|cpu|E_src1\(19),
	datad => VCC,
	cin => \inst|cpu|Add2~37\,
	combout => \inst|cpu|Add2~38_combout\,
	cout => \inst|cpu|Add2~39\);

-- Location: LCCOMB_X12_Y16_N26
\inst|cpu|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~42_combout\ = (\inst|cpu|E_src2\(21) & ((\inst|cpu|E_src1\(21) & (\inst|cpu|Add2~41\ & VCC)) # (!\inst|cpu|E_src1\(21) & (!\inst|cpu|Add2~41\)))) # (!\inst|cpu|E_src2\(21) & ((\inst|cpu|E_src1\(21) & (!\inst|cpu|Add2~41\)) # 
-- (!\inst|cpu|E_src1\(21) & ((\inst|cpu|Add2~41\) # (GND)))))
-- \inst|cpu|Add2~43\ = CARRY((\inst|cpu|E_src2\(21) & (!\inst|cpu|E_src1\(21) & !\inst|cpu|Add2~41\)) # (!\inst|cpu|E_src2\(21) & ((!\inst|cpu|Add2~41\) # (!\inst|cpu|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(21),
	datab => \inst|cpu|E_src1\(21),
	datad => VCC,
	cin => \inst|cpu|Add2~41\,
	combout => \inst|cpu|Add2~42_combout\,
	cout => \inst|cpu|Add2~43\);

-- Location: LCCOMB_X12_Y18_N6
\inst|cpu|E_src2[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[24]~8_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[24]~8_combout\);

-- Location: FF_X12_Y18_N7
\inst|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[24]~8_combout\,
	asdata => \inst|cpu|D_iw\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(24));

-- Location: LCCOMB_X12_Y18_N24
\inst|cpu|E_src2[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[23]~9_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu|E_src2[23]~9_combout\);

-- Location: FF_X12_Y18_N25
\inst|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[23]~9_combout\,
	asdata => \inst|cpu|D_iw\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(23));

-- Location: LCCOMB_X10_Y17_N4
\inst|cpu|R_src1[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[20]~48_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst|cpu|R_src1~33_combout\,
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[20]~48_combout\);

-- Location: FF_X10_Y17_N5
\inst|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[20]~48_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(20));

-- Location: LCCOMB_X11_Y16_N18
\inst|cpu|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~34_combout\ = (\inst|cpu|E_src1\(17) & ((\inst|cpu|E_src2\(17) & (!\inst|cpu|Add1~33\)) # (!\inst|cpu|E_src2\(17) & (\inst|cpu|Add1~33\ & VCC)))) # (!\inst|cpu|E_src1\(17) & ((\inst|cpu|E_src2\(17) & ((\inst|cpu|Add1~33\) # (GND))) # 
-- (!\inst|cpu|E_src2\(17) & (!\inst|cpu|Add1~33\))))
-- \inst|cpu|Add1~35\ = CARRY((\inst|cpu|E_src1\(17) & (\inst|cpu|E_src2\(17) & !\inst|cpu|Add1~33\)) # (!\inst|cpu|E_src1\(17) & ((\inst|cpu|E_src2\(17)) # (!\inst|cpu|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(17),
	datab => \inst|cpu|E_src2\(17),
	datad => VCC,
	cin => \inst|cpu|Add1~33\,
	combout => \inst|cpu|Add1~34_combout\,
	cout => \inst|cpu|Add1~35\);

-- Location: LCCOMB_X11_Y16_N22
\inst|cpu|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~38_combout\ = (\inst|cpu|E_src2\(19) & ((\inst|cpu|E_src1\(19) & (!\inst|cpu|Add1~37\)) # (!\inst|cpu|E_src1\(19) & ((\inst|cpu|Add1~37\) # (GND))))) # (!\inst|cpu|E_src2\(19) & ((\inst|cpu|E_src1\(19) & (\inst|cpu|Add1~37\ & VCC)) # 
-- (!\inst|cpu|E_src1\(19) & (!\inst|cpu|Add1~37\))))
-- \inst|cpu|Add1~39\ = CARRY((\inst|cpu|E_src2\(19) & ((!\inst|cpu|Add1~37\) # (!\inst|cpu|E_src1\(19)))) # (!\inst|cpu|E_src2\(19) & (!\inst|cpu|E_src1\(19) & !\inst|cpu|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(19),
	datab => \inst|cpu|E_src1\(19),
	datad => VCC,
	cin => \inst|cpu|Add1~37\,
	combout => \inst|cpu|Add1~38_combout\,
	cout => \inst|cpu|Add1~39\);

-- Location: LCCOMB_X11_Y16_N24
\inst|cpu|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~40_combout\ = ((\inst|cpu|E_src2\(20) $ (\inst|cpu|E_src1\(20) $ (\inst|cpu|Add1~39\)))) # (GND)
-- \inst|cpu|Add1~41\ = CARRY((\inst|cpu|E_src2\(20) & (\inst|cpu|E_src1\(20) & !\inst|cpu|Add1~39\)) # (!\inst|cpu|E_src2\(20) & ((\inst|cpu|E_src1\(20)) # (!\inst|cpu|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(20),
	datab => \inst|cpu|E_src1\(20),
	datad => VCC,
	cin => \inst|cpu|Add1~39\,
	combout => \inst|cpu|Add1~40_combout\,
	cout => \inst|cpu|Add1~41\);

-- Location: LCCOMB_X11_Y16_N30
\inst|cpu|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~46_combout\ = (\inst|cpu|E_src1\(23) & ((\inst|cpu|E_src2\(23) & (!\inst|cpu|Add1~45\)) # (!\inst|cpu|E_src2\(23) & (\inst|cpu|Add1~45\ & VCC)))) # (!\inst|cpu|E_src1\(23) & ((\inst|cpu|E_src2\(23) & ((\inst|cpu|Add1~45\) # (GND))) # 
-- (!\inst|cpu|E_src2\(23) & (!\inst|cpu|Add1~45\))))
-- \inst|cpu|Add1~47\ = CARRY((\inst|cpu|E_src1\(23) & (\inst|cpu|E_src2\(23) & !\inst|cpu|Add1~45\)) # (!\inst|cpu|E_src1\(23) & ((\inst|cpu|E_src2\(23)) # (!\inst|cpu|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(23),
	datab => \inst|cpu|E_src2\(23),
	datad => VCC,
	cin => \inst|cpu|Add1~45\,
	combout => \inst|cpu|Add1~46_combout\,
	cout => \inst|cpu|Add1~47\);

-- Location: LCCOMB_X11_Y15_N2
\inst|cpu|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~50_combout\ = (\inst|cpu|E_src1\(25) & ((\inst|cpu|E_src2\(25) & (!\inst|cpu|Add1~49\)) # (!\inst|cpu|E_src2\(25) & (\inst|cpu|Add1~49\ & VCC)))) # (!\inst|cpu|E_src1\(25) & ((\inst|cpu|E_src2\(25) & ((\inst|cpu|Add1~49\) # (GND))) # 
-- (!\inst|cpu|E_src2\(25) & (!\inst|cpu|Add1~49\))))
-- \inst|cpu|Add1~51\ = CARRY((\inst|cpu|E_src1\(25) & (\inst|cpu|E_src2\(25) & !\inst|cpu|Add1~49\)) # (!\inst|cpu|E_src1\(25) & ((\inst|cpu|E_src2\(25)) # (!\inst|cpu|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(25),
	datab => \inst|cpu|E_src2\(25),
	datad => VCC,
	cin => \inst|cpu|Add1~49\,
	combout => \inst|cpu|Add1~50_combout\,
	cout => \inst|cpu|Add1~51\);

-- Location: LCCOMB_X12_Y14_N4
\inst|cpu|E_alu_result[25]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[25]~44_combout\ = (\inst|cpu|E_alu_result[25]~43_combout\ & (((\inst|cpu|Add1~50_combout\) # (\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|E_alu_result[25]~43_combout\ & (\inst|cpu|Add2~50_combout\ & 
-- ((!\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[25]~43_combout\,
	datab => \inst|cpu|Add2~50_combout\,
	datac => \inst|cpu|Add1~50_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[25]~44_combout\);

-- Location: LCCOMB_X12_Y14_N0
\inst|cpu|E_alu_result[25]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[25]~64_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[25]~44_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|E_alu_result[25]~44_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[25]~64_combout\);

-- Location: FF_X12_Y14_N1
\inst|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[25]~64_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(25));

-- Location: LCCOMB_X12_Y14_N2
\inst|cpu|W_rf_wr_data[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[25]~35_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte3_data\(1))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte3_data\(1),
	datab => \inst|cpu|E_alu_result~28_combout\,
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(25),
	combout => \inst|cpu|W_rf_wr_data[25]~35_combout\);

-- Location: LCCOMB_X10_Y17_N8
\inst|cpu|R_src1[22]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[22]~46_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~33_combout\,
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[22]~46_combout\);

-- Location: FF_X10_Y17_N9
\inst|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[22]~46_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(22));

-- Location: FF_X11_Y14_N17
\inst|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[22]~25_combout\,
	asdata => \inst|cpu|E_src1\(22),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X11_Y14_N4
\inst|cpu|E_shift_rot_result_nxt[23]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[23]~31_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(24)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(22),
	datad => \inst|cpu|E_shift_rot_result\(24),
	combout => \inst|cpu|E_shift_rot_result_nxt[23]~31_combout\);

-- Location: FF_X11_Y14_N5
\inst|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[23]~31_combout\,
	asdata => \inst|cpu|E_src1\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X11_Y14_N28
\inst|cpu|E_alu_result[23]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[23]~47_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_shift_rot_result\(23)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_logic_result[23]~26_combout\)))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[23]~26_combout\,
	datab => \inst|cpu|W_alu_result[25]~26_combout\,
	datac => \inst|cpu|E_shift_rot_result\(23),
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[23]~47_combout\);

-- Location: LCCOMB_X11_Y14_N6
\inst|cpu|E_alu_result[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[23]~48_combout\ = (\inst|cpu|E_alu_result[23]~47_combout\ & (((\inst|cpu|Add1~46_combout\) # (\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|E_alu_result[23]~47_combout\ & (\inst|cpu|Add2~46_combout\ & 
-- ((!\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~46_combout\,
	datab => \inst|cpu|E_alu_result[23]~47_combout\,
	datac => \inst|cpu|Add1~46_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[23]~48_combout\);

-- Location: LCCOMB_X12_Y14_N28
\inst|cpu|E_alu_result[23]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[23]~66_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[23]~48_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|E_alu_result[23]~48_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[23]~66_combout\);

-- Location: FF_X12_Y14_N29
\inst|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[23]~66_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(23));

-- Location: LCCOMB_X12_Y14_N6
\inst|cpu|W_rf_wr_data[23]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[23]~37_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte2_data\(7))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte2_data\(7),
	datab => \inst|cpu|E_alu_result~28_combout\,
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(23),
	combout => \inst|cpu|W_rf_wr_data[23]~37_combout\);

-- Location: FF_X19_Y18_N5
\inst|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[31]~feeder_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(31));

-- Location: LCCOMB_X19_Y18_N30
\inst|cmd_xbar_mux_002|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~31_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(31),
	combout => \inst|cmd_xbar_mux_002|src_payload~31_combout\);

-- Location: LCCOMB_X20_Y16_N18
\inst|cpu|av_ld_byte3_data_nxt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~22_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a30~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X19_Y15_N8
\inst|cpu|av_ld_byte3_data_nxt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~23_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~32_combout\) # (\inst|cpu|av_ld_byte3_data_nxt~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_byte3_data_nxt~32_combout\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~22_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~23_combout\);

-- Location: FF_X19_Y15_N9
\inst|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~23_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(6));

-- Location: FF_X19_Y15_N7
\inst|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[6]~6_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X19_Y15_N14
\inst|cpu|W_rf_wr_data[22]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[22]~38_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte2_data\(6))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(22) & (!\inst|cpu|E_alu_result~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(22),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|av_ld_byte2_data\(6),
	combout => \inst|cpu|W_rf_wr_data[22]~38_combout\);

-- Location: LCCOMB_X12_Y18_N20
\inst|cpu|E_src2[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[21]~11_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|cpu|E_src2[21]~11_combout\);

-- Location: FF_X12_Y18_N21
\inst|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[21]~11_combout\,
	asdata => \inst|cpu|D_iw\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(21));

-- Location: LCCOMB_X11_Y18_N20
\inst|cpu|E_logic_result[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[21]~28_combout\ = (\inst|cpu|E_src1\(21) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(21) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(21) & ((\inst|cpu|E_src2\(21) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(21) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(21),
	datab => \inst|cpu|E_src2\(21),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[21]~28_combout\);

-- Location: LCCOMB_X11_Y18_N12
\inst|cpu|E_alu_result[21]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[21]~51_combout\ = (\inst|cpu|W_alu_result[25]~27_combout\ & (((\inst|cpu|E_shift_rot_result\(21)) # (!\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_logic_result[21]~28_combout\ 
-- & ((\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~27_combout\,
	datab => \inst|cpu|E_logic_result[21]~28_combout\,
	datac => \inst|cpu|E_shift_rot_result\(21),
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[21]~51_combout\);

-- Location: LCCOMB_X12_Y14_N22
\inst|cpu|E_alu_result[21]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[21]~52_combout\ = (\inst|cpu|E_alu_result[21]~51_combout\ & ((\inst|cpu|Add1~42_combout\) # ((\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|E_alu_result[21]~51_combout\ & (((\inst|cpu|Add2~42_combout\ & 
-- !\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~42_combout\,
	datab => \inst|cpu|E_alu_result[21]~51_combout\,
	datac => \inst|cpu|Add2~42_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[21]~52_combout\);

-- Location: LCCOMB_X12_Y14_N16
\inst|cpu|E_alu_result[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[21]~68_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[21]~52_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|E_alu_result[21]~52_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[21]~68_combout\);

-- Location: FF_X12_Y14_N17
\inst|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[21]~68_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(21));

-- Location: LCCOMB_X12_Y14_N10
\inst|cpu|W_rf_wr_data[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[21]~39_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte2_data\(5))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|E_alu_result~28_combout\ & \inst|cpu|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte2_data\(5),
	datab => \inst|cpu|E_alu_result~28_combout\,
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(21),
	combout => \inst|cpu|W_rf_wr_data[21]~39_combout\);

-- Location: LCCOMB_X10_Y17_N22
\inst|cpu|R_src1[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[31]~37_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|cpu|R_src1[31]~37_combout\);

-- Location: FF_X10_Y17_N23
\inst|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[31]~37_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(31));

-- Location: FF_X14_Y19_N27
\inst|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[31]~20_combout\,
	asdata => \inst|cpu|E_src1\(31),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X14_Y19_N28
\inst|cpu|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_fill_bit~0_combout\ = (!\inst|cpu|R_ctrl_shift_logical~q\ & ((\inst|cpu|R_ctrl_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(0)))) # (!\inst|cpu|R_ctrl_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_logical~q\,
	datab => \inst|cpu|R_ctrl_rot_right~q\,
	datac => \inst|cpu|E_shift_rot_result\(31),
	datad => \inst|cpu|E_shift_rot_result\(0),
	combout => \inst|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X14_Y19_N16
\inst|cpu|E_shift_rot_result_nxt[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[0]~18_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(1))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(1),
	datab => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \inst|cpu|E_shift_rot_result_nxt[0]~18_combout\);

-- Location: LCCOMB_X10_Y17_N18
\inst|cpu|R_src1[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[0]~35_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu|R_src1~33_combout\,
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu|R_src1[0]~35_combout\);

-- Location: FF_X10_Y17_N19
\inst|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[0]~35_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(0));

-- Location: FF_X14_Y19_N17
\inst|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[0]~18_combout\,
	asdata => \inst|cpu|E_src1\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(0));

-- Location: FF_X15_Y15_N17
\inst|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[0]~17_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(0));

-- Location: LCCOMB_X17_Y14_N6
\inst|cpu|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_rshift8~0_combout\ = (\inst|cpu|W_alu_result\(1) & (((!\inst|cpu|av_ld_align_cycle\(0) & \inst|cpu|W_alu_result\(0))) # (!\inst|cpu|av_ld_align_cycle\(1)))) # (!\inst|cpu|W_alu_result\(1) & (!\inst|cpu|av_ld_align_cycle\(0) & 
-- (!\inst|cpu|av_ld_align_cycle\(1) & \inst|cpu|W_alu_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(1),
	datab => \inst|cpu|av_ld_align_cycle\(0),
	datac => \inst|cpu|av_ld_align_cycle\(1),
	datad => \inst|cpu|W_alu_result\(0),
	combout => \inst|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X20_Y14_N0
\inst|cpu|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_rshift8~1_combout\ = (!\inst|cpu|av_ld_rshift8~0_combout\) # (!\inst|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|cpu|av_ld_rshift8~0_combout\,
	combout => \inst|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X19_Y15_N31
\inst|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(4));

-- Location: FF_X19_Y15_N17
\inst|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[4]~4_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X11_Y18_N30
\inst|cpu|E_logic_result[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[20]~29_combout\ = (\inst|cpu|E_src1\(20) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(20) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(20) & ((\inst|cpu|E_src2\(20) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(20) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(20),
	datab => \inst|cpu|E_src2\(20),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[20]~29_combout\);

-- Location: LCCOMB_X11_Y18_N22
\inst|cpu|E_shift_rot_result_nxt[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[20]~21_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(21)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(19),
	datad => \inst|cpu|E_shift_rot_result\(21),
	combout => \inst|cpu|E_shift_rot_result_nxt[20]~21_combout\);

-- Location: FF_X11_Y18_N23
\inst|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[20]~21_combout\,
	asdata => \inst|cpu|E_src1\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X12_Y13_N8
\inst|cpu|E_alu_result[20]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[20]~53_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|W_alu_result[25]~27_combout\ & ((\inst|cpu|E_shift_rot_result\(20)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_logic_result[20]~29_combout\)))) 
-- # (!\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|W_alu_result[25]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~26_combout\,
	datab => \inst|cpu|E_logic_result[20]~29_combout\,
	datac => \inst|cpu|E_shift_rot_result\(20),
	datad => \inst|cpu|W_alu_result[25]~27_combout\,
	combout => \inst|cpu|E_alu_result[20]~53_combout\);

-- Location: LCCOMB_X12_Y13_N18
\inst|cpu|E_alu_result[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[20]~54_combout\ = (\inst|cpu|E_alu_result[20]~53_combout\ & (((\inst|cpu|Add1~40_combout\) # (\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|E_alu_result[20]~53_combout\ & (\inst|cpu|Add2~40_combout\ & 
-- ((!\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~40_combout\,
	datab => \inst|cpu|E_alu_result[20]~53_combout\,
	datac => \inst|cpu|Add1~40_combout\,
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[20]~54_combout\);

-- Location: LCCOMB_X12_Y13_N24
\inst|cpu|E_alu_result[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[20]~69_combout\ = (!\inst|cpu|R_ctrl_br_cmp~q\ & (\inst|cpu|E_alu_result[20]~54_combout\ & !\inst|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datab => \inst|cpu|E_alu_result[20]~54_combout\,
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_alu_result[20]~69_combout\);

-- Location: FF_X12_Y13_N25
\inst|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[20]~69_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(20));

-- Location: LCCOMB_X12_Y13_N26
\inst|cpu|W_rf_wr_data[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[20]~40_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte2_data\(4))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & ((\inst|cpu|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|av_ld_byte2_data\(4),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(20),
	combout => \inst|cpu|W_rf_wr_data[20]~40_combout\);

-- Location: LCCOMB_X19_Y18_N14
\inst|cpu|E_st_data[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[22]~0_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|cpu|E_st_data[22]~0_combout\);

-- Location: FF_X19_Y18_N15
\inst|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[22]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(22));

-- Location: LCCOMB_X26_Y20_N6
\inst|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~10_combout\ = (\inst|cpu|d_writedata\(22) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(22),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X26_Y20_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X26_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(22))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(22),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(22),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout\);

-- Location: LCCOMB_X24_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~19_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X24_Y19_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X27_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~21_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(23),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X27_Y19_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X26_Y19_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(23),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(23),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X26_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~62_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(25) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61_combout\ & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(25) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61_combout\ & 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(25),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~61_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X26_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~62_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X26_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(24),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X26_Y19_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X26_Y20_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~14_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X26_Y20_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X26_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(21)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(21),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(21),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X21_Y20_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~30_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X21_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(19));

-- Location: FF_X21_Y16_N29
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: FF_X17_Y8_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X21_Y16_N28
\inst|rsp_xbar_mux_001|src_payload~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~115_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \inst|rsp_xbar_mux_001|src_payload~115_combout\);

-- Location: LCCOMB_X21_Y16_N22
\inst|rsp_xbar_mux_001|src_payload~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~116_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~115_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~40_combout\ & \inst|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~40_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~115_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~116_combout\);

-- Location: LCCOMB_X19_Y15_N28
\inst|cpu|av_ld_byte2_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[3]~3_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_fill_bit~1_combout\))) # (!\inst|cpu|av_ld_aligning_data~q\ & (\inst|rsp_xbar_mux_001|src_payload~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|rsp_xbar_mux_001|src_payload~116_combout\,
	datad => \inst|cpu|av_fill_bit~1_combout\,
	combout => \inst|cpu|av_ld_byte2_data[3]~3_combout\);

-- Location: FF_X19_Y15_N29
\inst|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[3]~3_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X11_Y18_N14
\inst|cpu|E_alu_result[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[19]~55_combout\ = (\inst|cpu|W_alu_result[25]~27_combout\ & (((\inst|cpu|E_shift_rot_result\(19)) # (!\inst|cpu|W_alu_result[25]~26_combout\)))) # (!\inst|cpu|W_alu_result[25]~27_combout\ & (\inst|cpu|E_logic_result[19]~30_combout\ 
-- & ((\inst|cpu|W_alu_result[25]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[19]~30_combout\,
	datab => \inst|cpu|W_alu_result[25]~27_combout\,
	datac => \inst|cpu|E_shift_rot_result\(19),
	datad => \inst|cpu|W_alu_result[25]~26_combout\,
	combout => \inst|cpu|E_alu_result[19]~55_combout\);

-- Location: LCCOMB_X12_Y13_N4
\inst|cpu|E_alu_result[19]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[19]~56_combout\ = (\inst|cpu|W_alu_result[25]~26_combout\ & (((\inst|cpu|E_alu_result[19]~55_combout\)))) # (!\inst|cpu|W_alu_result[25]~26_combout\ & ((\inst|cpu|E_alu_result[19]~55_combout\ & (\inst|cpu|Add1~38_combout\)) # 
-- (!\inst|cpu|E_alu_result[19]~55_combout\ & ((\inst|cpu|Add2~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[25]~26_combout\,
	datab => \inst|cpu|Add1~38_combout\,
	datac => \inst|cpu|E_alu_result[19]~55_combout\,
	datad => \inst|cpu|Add2~38_combout\,
	combout => \inst|cpu|E_alu_result[19]~56_combout\);

-- Location: LCCOMB_X12_Y13_N12
\inst|cpu|E_alu_result[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_result[19]~70_combout\ = (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|E_alu_result[19]~56_combout\ & !\inst|cpu|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datab => \inst|cpu|E_alu_result[19]~56_combout\,
	datad => \inst|cpu|R_ctrl_br_cmp~q\,
	combout => \inst|cpu|E_alu_result[19]~70_combout\);

-- Location: FF_X12_Y13_N13
\inst|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_result[19]~70_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(19));

-- Location: LCCOMB_X12_Y13_N6
\inst|cpu|W_rf_wr_data[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[19]~41_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte2_data\(3))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & ((\inst|cpu|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|av_ld_byte2_data\(3),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_alu_result\(19),
	combout => \inst|cpu|W_rf_wr_data[19]~41_combout\);

-- Location: FF_X19_Y18_N3
\inst|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[30]~feeder_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(30));

-- Location: LCCOMB_X19_Y18_N26
\inst|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~31_combout\ = (\inst|cpu|d_writedata\(30) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(30),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X19_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X19_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(30)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(30),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(30),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X24_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~32_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X24_Y20_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X20_Y20_N28
\inst|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~29_combout\ = (\inst|cpu|d_writedata\(28) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(28),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X20_Y20_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X20_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(28))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(28),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(28),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X19_Y17_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~10_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31))))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X19_Y17_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(25));

-- Location: FF_X19_Y17_N29
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: M9K_X13_Y21_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y17_N12
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a57\)) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a25~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a57\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\);

-- Location: LCCOMB_X19_Y17_N28
\inst|cpu|av_ld_byte3_data_nxt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~17_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25))))) # (!\inst|rsp_xbar_demux_002|src1_valid~combout\ & (\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCCOMB_X19_Y14_N14
\inst|cpu|av_ld_byte3_data_nxt~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~29_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|R_ctrl_ld_signed~q\ & ((\inst|cpu|av_fill_bit~0_combout\)))) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|cpu|R_ctrl_ld_signed~q\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~17_combout\,
	datad => \inst|cpu|av_fill_bit~0_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~29_combout\);

-- Location: FF_X19_Y14_N15
\inst|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(1));

-- Location: FF_X19_Y14_N1
\inst|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[1]~1_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X14_Y14_N0
\inst|cpu|W_rf_wr_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[17]~26_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte2_data\(1))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(17) & ((!\inst|cpu|E_alu_result~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|W_alu_result\(17),
	datac => \inst|cpu|av_ld_byte2_data\(1),
	datad => \inst|cpu|E_alu_result~28_combout\,
	combout => \inst|cpu|W_rf_wr_data[17]~26_combout\);

-- Location: LCCOMB_X10_Y17_N30
\inst|cpu|R_src1[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[19]~49_combout\ = (!\inst|cpu|R_src1~33_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu|R_src1~33_combout\,
	datac => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|cpu|R_src1[19]~49_combout\);

-- Location: FF_X10_Y17_N31
\inst|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[19]~49_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(19));

-- Location: FF_X11_Y18_N5
\inst|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[19]~19_combout\,
	asdata => \inst|cpu|E_src1\(19),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X11_Y18_N26
\inst|cpu|E_shift_rot_result_nxt[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[18]~17_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(19)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(17),
	datab => \inst|cpu|E_shift_rot_result\(19),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[18]~17_combout\);

-- Location: FF_X11_Y18_N27
\inst|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[18]~17_combout\,
	asdata => \inst|cpu|E_src1\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X11_Y18_N16
\inst|cpu|E_shift_rot_result_nxt[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[17]~5_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(18)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(16),
	datab => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu|E_shift_rot_result\(18),
	combout => \inst|cpu|E_shift_rot_result_nxt[17]~5_combout\);

-- Location: LCCOMB_X14_Y17_N18
\inst|cpu|E_src1[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[17]~3_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu|E_src1[17]~3_combout\);

-- Location: LCCOMB_X17_Y19_N10
\inst|cpu|F_pc_no_crst_nxt[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[15]~0_combout\ = (\inst|cpu|R_ctrl_break~q\) # ((!\inst|cpu|F_pc_sel_nxt~0_combout\ & \inst|cpu|F_pc_plus_one[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc_sel_nxt~0_combout\,
	datac => \inst|cpu|F_pc_plus_one[15]~30_combout\,
	datad => \inst|cpu|R_ctrl_break~q\,
	combout => \inst|cpu|F_pc_no_crst_nxt[15]~0_combout\);

-- Location: LCCOMB_X17_Y19_N24
\inst|cpu|F_pc_no_crst_nxt[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[15]~1_combout\ = (!\inst|cpu|R_ctrl_exception~q\ & ((\inst|cpu|F_pc_no_crst_nxt[15]~0_combout\) # ((\inst|cpu|E_arith_result[17]~2_combout\ & \inst|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_result[17]~2_combout\,
	datab => \inst|cpu|R_ctrl_exception~q\,
	datac => \inst|cpu|F_pc_sel_nxt~0_combout\,
	datad => \inst|cpu|F_pc_no_crst_nxt[15]~0_combout\,
	combout => \inst|cpu|F_pc_no_crst_nxt[15]~1_combout\);

-- Location: FF_X17_Y19_N25
\inst|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc_no_crst_nxt[15]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(15));

-- Location: LCCOMB_X17_Y16_N24
\inst|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[12]~24_combout\ = (\inst|cpu|F_pc\(12) & (\inst|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\inst|cpu|F_pc\(12) & (!\inst|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \inst|cpu|F_pc_plus_one[12]~25\ = CARRY((\inst|cpu|F_pc\(12) & !\inst|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(12),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[11]~23\,
	combout => \inst|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \inst|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X17_Y16_N26
\inst|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[13]~26_combout\ = (\inst|cpu|F_pc\(13) & (!\inst|cpu|F_pc_plus_one[12]~25\)) # (!\inst|cpu|F_pc\(13) & ((\inst|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \inst|cpu|F_pc_plus_one[13]~27\ = CARRY((!\inst|cpu|F_pc_plus_one[12]~25\) # (!\inst|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(13),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[12]~25\,
	combout => \inst|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \inst|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X17_Y16_N28
\inst|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[14]~28_combout\ = (\inst|cpu|F_pc\(14) & (!\inst|cpu|F_pc_plus_one[13]~27\ & VCC)) # (!\inst|cpu|F_pc\(14) & (\inst|cpu|F_pc_plus_one[13]~27\ $ (GND)))
-- \inst|cpu|F_pc_plus_one[14]~29\ = CARRY((!\inst|cpu|F_pc\(14) & !\inst|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(14),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[13]~27\,
	combout => \inst|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \inst|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X17_Y16_N30
\inst|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[15]~30_combout\ = \inst|cpu|F_pc_plus_one[14]~29\ $ (\inst|cpu|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|F_pc\(15),
	cin => \inst|cpu|F_pc_plus_one[14]~29\,
	combout => \inst|cpu|F_pc_plus_one[15]~30_combout\);

-- Location: FF_X14_Y17_N19
\inst|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[17]~3_combout\,
	asdata => \inst|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(17));

-- Location: FF_X11_Y18_N17
\inst|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[17]~5_combout\,
	asdata => \inst|cpu|E_src1\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X14_Y15_N8
\inst|cpu|E_shift_rot_result_nxt[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[16]~6_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(17)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(15),
	datab => \inst|cpu|E_shift_rot_result\(17),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[16]~6_combout\);

-- Location: LCCOMB_X14_Y18_N28
\inst|cpu|E_src1[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[16]~4_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst|cpu|R_src1~32_combout\,
	datad => \inst|cpu|D_iw\(20),
	combout => \inst|cpu|E_src1[16]~4_combout\);

-- Location: FF_X14_Y18_N29
\inst|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[16]~4_combout\,
	asdata => \inst|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(16));

-- Location: FF_X14_Y15_N9
\inst|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[16]~6_combout\,
	asdata => \inst|cpu|E_src1\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X14_Y15_N26
\inst|cpu|E_shift_rot_result_nxt[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[15]~7_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(16)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(14),
	datab => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu|E_shift_rot_result\(16),
	combout => \inst|cpu|E_shift_rot_result_nxt[15]~7_combout\);

-- Location: LCCOMB_X14_Y17_N28
\inst|cpu|E_src1[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[15]~5_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(19),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|cpu|E_src1[15]~5_combout\);

-- Location: FF_X14_Y17_N29
\inst|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[15]~5_combout\,
	asdata => \inst|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(15));

-- Location: FF_X14_Y15_N27
\inst|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[15]~7_combout\,
	asdata => \inst|cpu|E_src1\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(15));

-- Location: FF_X15_Y16_N31
\inst|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[15]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(15),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(15));

-- Location: LCCOMB_X19_Y10_N8
\inst|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_rd~1_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst|cmd_xbar_mux_001|src_data\(57) & (!\inst|cmd_xbar_mux_001|src_data\(38) & 
-- \inst|jtag_uart|always2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|cmd_xbar_mux_001|src_data\(57),
	datac => \inst|cmd_xbar_mux_001|src_data\(38),
	datad => \inst|jtag_uart|always2~3_combout\,
	combout => \inst|jtag_uart|fifo_rd~1_combout\);

-- Location: LCCOMB_X19_Y10_N30
\inst|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|rvalid~0_combout\ = (\inst|jtag_uart|fifo_rd~1_combout\) # ((!\inst|jtag_uart|fifo_rd~0_combout\ & \inst|jtag_uart|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_rd~0_combout\,
	datab => \inst|jtag_uart|fifo_rd~1_combout\,
	datac => \inst|jtag_uart|rvalid~q\,
	combout => \inst|jtag_uart|rvalid~0_combout\);

-- Location: FF_X19_Y10_N31
\inst|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|rvalid~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|rvalid~q\);

-- Location: FF_X21_Y10_N3
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|rvalid~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: FF_X28_Y10_N5
\inst|timer_geral|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(31),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(31));

-- Location: LCCOMB_X28_Y10_N4
\inst|timer_geral|read_mux_out[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[15]~38_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(31)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|counter_snapshot\(15),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(31),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timer_geral|read_mux_out[15]~38_combout\);

-- Location: LCCOMB_X27_Y14_N2
\inst|timer_geral|period_l_register[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[15]~8_combout\ = !\inst|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|timer_geral|period_l_register[15]~8_combout\);

-- Location: FF_X27_Y14_N3
\inst|timer_geral|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[15]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(15));

-- Location: LCCOMB_X28_Y10_N2
\inst|timer_geral|read_mux_out~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~37_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (!\inst|timer_geral|period_l_register\(15) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|timer_geral|period_l_register\(15),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timer_geral|read_mux_out~37_combout\);

-- Location: LCCOMB_X28_Y10_N14
\inst|timer_geral|read_mux_out[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[15]~39_combout\ = (\inst|timer_geral|read_mux_out[15]~38_combout\) # ((\inst|timer_geral|read_mux_out~37_combout\) # ((\inst|timer_geral|period_h_register\(15) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(15),
	datab => \inst|timer_geral|read_mux_out[15]~38_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out~37_combout\,
	combout => \inst|timer_geral|read_mux_out[15]~39_combout\);

-- Location: FF_X28_Y10_N15
\inst|timer_geral|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[15]~39_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(15));

-- Location: FF_X21_Y10_N13
\inst|timer_geral_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(15));

-- Location: FF_X24_Y21_N1
\inst|timestamp_timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(15));

-- Location: LCCOMB_X27_Y21_N30
\inst|timestamp_timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[31]~94_combout\ = \inst|timestamp_timer|internal_counter\(31) $ (!\inst|timestamp_timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(31),
	cin => \inst|timestamp_timer|internal_counter[30]~93\,
	combout => \inst|timestamp_timer|internal_counter[31]~94_combout\);

-- Location: FF_X27_Y21_N31
\inst|timestamp_timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[31]~94_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(31));

-- Location: FF_X28_Y22_N17
\inst|timestamp_timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(31),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(31));

-- Location: LCCOMB_X27_Y22_N30
\inst|timestamp_timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[15]~62_combout\ = (\inst|timestamp_timer|internal_counter\(15) & (\inst|timestamp_timer|internal_counter[14]~61\ $ (GND))) # (!\inst|timestamp_timer|internal_counter\(15) & 
-- (!\inst|timestamp_timer|internal_counter[14]~61\ & VCC))
-- \inst|timestamp_timer|internal_counter[15]~63\ = CARRY((\inst|timestamp_timer|internal_counter\(15) & !\inst|timestamp_timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(15),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[14]~61\,
	combout => \inst|timestamp_timer|internal_counter[15]~62_combout\,
	cout => \inst|timestamp_timer|internal_counter[15]~63\);

-- Location: LCCOMB_X24_Y22_N26
\inst|timestamp_timer|period_l_register[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[15]~8_combout\ = !\inst|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(15),
	combout => \inst|timestamp_timer|period_l_register[15]~8_combout\);

-- Location: FF_X24_Y22_N27
\inst|timestamp_timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[15]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(15));

-- Location: FF_X27_Y22_N31
\inst|timestamp_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[15]~62_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(15));

-- Location: LCCOMB_X28_Y22_N10
\inst|timestamp_timer|counter_snapshot[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[15]~8_combout\ = !\inst|timestamp_timer|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|internal_counter\(15),
	combout => \inst|timestamp_timer|counter_snapshot[15]~8_combout\);

-- Location: FF_X28_Y22_N11
\inst|timestamp_timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[15]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(15));

-- Location: LCCOMB_X28_Y22_N16
\inst|timestamp_timer|read_mux_out[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[15]~38_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(31))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(31),
	datad => \inst|timestamp_timer|counter_snapshot\(15),
	combout => \inst|timestamp_timer|read_mux_out[15]~38_combout\);

-- Location: LCCOMB_X24_Y22_N20
\inst|timestamp_timer|read_mux_out[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[15]~39_combout\ = (\inst|timestamp_timer|read_mux_out~37_combout\) # ((\inst|timestamp_timer|read_mux_out[15]~38_combout\) # ((\inst|timestamp_timer|period_h_register\(15) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out~37_combout\,
	datab => \inst|timestamp_timer|period_h_register\(15),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timestamp_timer|read_mux_out[15]~38_combout\,
	combout => \inst|timestamp_timer|read_mux_out[15]~39_combout\);

-- Location: FF_X24_Y22_N21
\inst|timestamp_timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[15]~39_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(15));

-- Location: LCCOMB_X21_Y10_N6
\inst|timestamp_timer_s1_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|av_readdata_pre[15]~feeder_combout\ = \inst|timestamp_timer|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|readdata\(15),
	combout => \inst|timestamp_timer_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X21_Y10_N7
\inst|timestamp_timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X21_Y10_N12
\inst|rsp_xbar_mux_001|src_payload~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~97_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(15)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator|av_readdata_pre\(15))))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(15),
	datad => \inst|timestamp_timer_s1_translator|av_readdata_pre\(15),
	combout => \inst|rsp_xbar_mux_001|src_payload~97_combout\);

-- Location: LCCOMB_X21_Y10_N2
\inst|rsp_xbar_mux_001|src_payload~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~98_combout\ = (\inst|rsp_xbar_mux_001|src_payload~96_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~97_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~96_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst|rsp_xbar_mux_001|src_payload~97_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~98_combout\);

-- Location: LCCOMB_X20_Y14_N10
\inst|cpu|av_ld_byte1_data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[7]~7_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~98_combout\,
	combout => \inst|cpu|av_ld_byte1_data[7]~7_combout\);

-- Location: LCCOMB_X21_Y20_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~8_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X21_Y20_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(23));

-- Location: FF_X20_Y16_N5
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(23),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X20_Y16_N4
\inst|rsp_xbar_mux_001|src_payload~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~119_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~119_combout\);

-- Location: LCCOMB_X19_Y14_N18
\inst|rsp_xbar_mux_001|src_payload~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~120_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~119_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[23]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|cpu|F_iw[23]~28_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~119_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~120_combout\);

-- Location: LCCOMB_X19_Y14_N30
\inst|cpu|av_ld_byte2_data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[7]~7_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~120_combout\,
	combout => \inst|cpu|av_ld_byte2_data[7]~7_combout\);

-- Location: FF_X19_Y14_N31
\inst|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[7]~7_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X20_Y14_N30
\inst|cpu|av_ld_byte1_data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data_en~0_combout\ = (\inst|cpu|av_ld_rshift8~0_combout\) # (((\inst|cpu|D_iw\(4)) # (!\inst|cpu|D_iw\(3))) # (!\inst|cpu|av_ld_aligning_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_rshift8~0_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X20_Y14_N11
\inst|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[7]~7_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X14_Y14_N22
\inst|cpu|W_rf_wr_data[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[15]~23_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte1_data\(7))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(15) & ((!\inst|cpu|E_alu_result~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|W_alu_result\(15),
	datac => \inst|cpu|av_ld_byte1_data\(7),
	datad => \inst|cpu|E_alu_result~28_combout\,
	combout => \inst|cpu|W_rf_wr_data[15]~23_combout\);

-- Location: FF_X19_Y18_N9
\inst|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[27]~feeder_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(27));

-- Location: LCCOMB_X19_Y18_N24
\inst|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~28_combout\ = (\inst|cpu|d_writedata\(27) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(27),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X19_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X26_Y20_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~31_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(30),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X26_Y20_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X26_Y20_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(27)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(27),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(27),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X24_Y19_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~21_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X24_Y19_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X20_Y20_N26
\inst|cpu|d_writedata[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[26]~feeder_combout\ = \inst|cpu|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata[26]~2_combout\,
	combout => \inst|cpu|d_writedata[26]~feeder_combout\);

-- Location: FF_X20_Y20_N27
\inst|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[26]~feeder_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(26));

-- Location: LCCOMB_X20_Y20_N6
\inst|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~14_combout\ = (\inst|cpu|d_writedata\(26) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(26),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X20_Y20_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X20_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(26))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(26),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(26),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout\);

-- Location: LCCOMB_X21_Y20_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~21_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X21_Y20_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(14));

-- Location: FF_X22_Y17_N25
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X19_Y16_N0
\inst|cmd_xbar_mux_002|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(33) = (\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|d_byteenable\(1),
	combout => \inst|cmd_xbar_mux_002|src_data\(33));

-- Location: LCCOMB_X26_Y16_N14
\inst|cmd_xbar_mux_002|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~15_combout\ = (\inst|cpu|d_writedata\(14) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(14),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~15_combout\);

-- Location: M9K_X25_Y13_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y17_N2
\inst|rsp_xbar_mux_001|src_payload~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~89_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a46\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a46\,
	combout => \inst|rsp_xbar_mux_001|src_payload~89_combout\);

-- Location: LCCOMB_X22_Y17_N24
\inst|rsp_xbar_mux_001|src_payload~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~91_combout\ = (\inst|rsp_xbar_mux_001|src_payload~90_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~89_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~90_combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst|rsp_xbar_mux_001|src_payload~89_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~91_combout\);

-- Location: LCCOMB_X22_Y17_N20
\inst|rsp_xbar_mux_001|src_payload~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~93_combout\ = (\inst|rsp_xbar_mux_001|src_payload~92_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~91_combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- \inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~92_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~91_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~93_combout\);

-- Location: LCCOMB_X20_Y14_N16
\inst|cpu|av_ld_byte1_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[6]~6_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~93_combout\,
	combout => \inst|cpu|av_ld_byte1_data[6]~6_combout\);

-- Location: FF_X20_Y14_N17
\inst|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[6]~6_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X23_Y14_N20
\inst|cpu|W_rf_wr_data[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[14]~22_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte1_data\(6))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(14) & (!\inst|cpu|E_alu_result~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|W_alu_result\(14),
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|av_ld_byte1_data\(6),
	combout => \inst|cpu|W_rf_wr_data[14]~22_combout\);

-- Location: FF_X20_Y18_N5
\inst|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[29]~feeder_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(29));

-- Location: LCCOMB_X20_Y18_N26
\inst|cmd_xbar_mux_002|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~29_combout\ = (\inst|cpu|d_writedata\(29) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(29),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~29_combout\);

-- Location: M9K_X13_Y7_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y17_N6
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a61\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a61\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\);

-- Location: LCCOMB_X19_Y17_N0
\inst|cpu|av_ld_byte3_data_nxt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~27_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\inst|rsp_xbar_demux_002|src1_valid~combout\ & (\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCCOMB_X19_Y14_N8
\inst|cpu|av_ld_byte3_data_nxt~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~35_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|R_ctrl_ld_signed~q\ & ((\inst|cpu|av_fill_bit~0_combout\)))) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_ld_byte3_data_nxt~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|cpu|R_ctrl_ld_signed~q\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~27_combout\,
	datad => \inst|cpu|av_fill_bit~0_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~35_combout\);

-- Location: FF_X19_Y14_N9
\inst|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~35_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(5));

-- Location: FF_X19_Y14_N29
\inst|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[5]~5_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(5));

-- Location: FF_X20_Y14_N23
\inst|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[5]~5_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X15_Y15_N10
\inst|cpu|W_rf_wr_data[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[13]~25_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte1_data\(5))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(13) & (!\inst|cpu|E_alu_result~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(13),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|av_ld_byte1_data\(5),
	combout => \inst|cpu|W_rf_wr_data[13]~25_combout\);

-- Location: LCCOMB_X15_Y18_N10
\inst|cpu|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[27]~3_combout\ = (\inst|cpu|Equal133~0_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\inst|cpu|Equal133~0_combout\ & 
-- ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|cpu|Equal133~0_combout\,
	combout => \inst|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X15_Y18_N11
\inst|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[27]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(11));

-- Location: FF_X26_Y15_N11
\inst|sys_clk_timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(11));

-- Location: FF_X28_Y15_N23
\inst|sys_clk_timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[27]~86_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(27));

-- Location: LCCOMB_X29_Y15_N22
\inst|sys_clk_timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~7_combout\ = (!\inst|sys_clk_timer|internal_counter\(25) & (!\inst|sys_clk_timer|internal_counter\(27) & (!\inst|sys_clk_timer|internal_counter\(24) & !\inst|sys_clk_timer|internal_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(25),
	datab => \inst|sys_clk_timer|internal_counter\(27),
	datac => \inst|sys_clk_timer|internal_counter\(24),
	datad => \inst|sys_clk_timer|internal_counter\(26),
	combout => \inst|sys_clk_timer|Equal0~7_combout\);

-- Location: FF_X26_Y15_N23
\inst|sys_clk_timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(13));

-- Location: FF_X28_Y15_N27
\inst|sys_clk_timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[29]~90_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(13),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(29));

-- Location: LCCOMB_X29_Y16_N28
\inst|sys_clk_timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~8_combout\ = (!\inst|sys_clk_timer|internal_counter\(29) & !\inst|sys_clk_timer|internal_counter\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sys_clk_timer|internal_counter\(29),
	datad => \inst|sys_clk_timer|internal_counter\(28),
	combout => \inst|sys_clk_timer|Equal0~8_combout\);

-- Location: LCCOMB_X29_Y16_N30
\inst|sys_clk_timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~9_combout\ = (!\inst|sys_clk_timer|internal_counter\(31) & (!\inst|sys_clk_timer|internal_counter\(30) & (\inst|sys_clk_timer|Equal0~7_combout\ & \inst|sys_clk_timer|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(31),
	datab => \inst|sys_clk_timer|internal_counter\(30),
	datac => \inst|sys_clk_timer|Equal0~7_combout\,
	datad => \inst|sys_clk_timer|Equal0~8_combout\,
	combout => \inst|sys_clk_timer|Equal0~9_combout\);

-- Location: LCCOMB_X28_Y16_N6
\inst|sys_clk_timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[3]~38_combout\ = (\inst|sys_clk_timer|internal_counter\(3) & (\inst|sys_clk_timer|internal_counter[2]~37\ $ (GND))) # (!\inst|sys_clk_timer|internal_counter\(3) & (!\inst|sys_clk_timer|internal_counter[2]~37\ & VCC))
-- \inst|sys_clk_timer|internal_counter[3]~39\ = CARRY((\inst|sys_clk_timer|internal_counter\(3) & !\inst|sys_clk_timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(3),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[2]~37\,
	combout => \inst|sys_clk_timer|internal_counter[3]~38_combout\,
	cout => \inst|sys_clk_timer|internal_counter[3]~39\);

-- Location: LCCOMB_X26_Y16_N30
\inst|sys_clk_timer|period_l_register[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[3]~3_combout\ = !\inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(3),
	combout => \inst|sys_clk_timer|period_l_register[3]~3_combout\);

-- Location: FF_X26_Y16_N31
\inst|sys_clk_timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[3]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(3));

-- Location: FF_X28_Y16_N7
\inst|sys_clk_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[3]~38_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(3));

-- Location: LCCOMB_X28_Y17_N8
\inst|sys_clk_timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~0_combout\ = (\inst|sys_clk_timer|internal_counter\(1) & (\inst|sys_clk_timer|internal_counter\(3) & (\inst|sys_clk_timer|internal_counter\(2) & \inst|sys_clk_timer|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(1),
	datab => \inst|sys_clk_timer|internal_counter\(3),
	datac => \inst|sys_clk_timer|internal_counter\(2),
	datad => \inst|sys_clk_timer|internal_counter\(0),
	combout => \inst|sys_clk_timer|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y16_N22
\inst|sys_clk_timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[11]~54_combout\ = (\inst|sys_clk_timer|internal_counter\(11) & (\inst|sys_clk_timer|internal_counter[10]~53\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(11) & (!\inst|sys_clk_timer|internal_counter[10]~53\))
-- \inst|sys_clk_timer|internal_counter[11]~55\ = CARRY((!\inst|sys_clk_timer|internal_counter\(11) & !\inst|sys_clk_timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(11),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[10]~53\,
	combout => \inst|sys_clk_timer|internal_counter[11]~54_combout\,
	cout => \inst|sys_clk_timer|internal_counter[11]~55\);

-- Location: FF_X27_Y16_N1
\inst|sys_clk_timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(11));

-- Location: FF_X28_Y16_N23
\inst|sys_clk_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[11]~54_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(11),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(11));

-- Location: LCCOMB_X29_Y15_N26
\inst|sys_clk_timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~2_combout\ = (!\inst|sys_clk_timer|internal_counter\(10) & (!\inst|sys_clk_timer|internal_counter\(11) & (\inst|sys_clk_timer|internal_counter\(8) & \inst|sys_clk_timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(10),
	datab => \inst|sys_clk_timer|internal_counter\(11),
	datac => \inst|sys_clk_timer|internal_counter\(8),
	datad => \inst|sys_clk_timer|internal_counter\(9),
	combout => \inst|sys_clk_timer|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y16_N10
\inst|sys_clk_timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[5]~42_combout\ = (\inst|sys_clk_timer|internal_counter\(5) & (\inst|sys_clk_timer|internal_counter[4]~41\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(5) & (!\inst|sys_clk_timer|internal_counter[4]~41\))
-- \inst|sys_clk_timer|internal_counter[5]~43\ = CARRY((!\inst|sys_clk_timer|internal_counter\(5) & !\inst|sys_clk_timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(5),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[4]~41\,
	combout => \inst|sys_clk_timer|internal_counter[5]~42_combout\,
	cout => \inst|sys_clk_timer|internal_counter[5]~43\);

-- Location: FF_X27_Y16_N17
\inst|sys_clk_timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(5));

-- Location: FF_X28_Y16_N11
\inst|sys_clk_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[5]~42_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(5));

-- Location: LCCOMB_X28_Y16_N12
\inst|sys_clk_timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[6]~44_combout\ = (\inst|sys_clk_timer|internal_counter\(6) & (!\inst|sys_clk_timer|internal_counter[5]~43\)) # (!\inst|sys_clk_timer|internal_counter\(6) & ((\inst|sys_clk_timer|internal_counter[5]~43\) # (GND)))
-- \inst|sys_clk_timer|internal_counter[6]~45\ = CARRY((!\inst|sys_clk_timer|internal_counter[5]~43\) # (!\inst|sys_clk_timer|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(6),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[5]~43\,
	combout => \inst|sys_clk_timer|internal_counter[6]~44_combout\,
	cout => \inst|sys_clk_timer|internal_counter[6]~45\);

-- Location: LCCOMB_X27_Y16_N4
\inst|sys_clk_timer|period_l_register[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[6]~4_combout\ = !\inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|sys_clk_timer|period_l_register[6]~4_combout\);

-- Location: FF_X27_Y16_N5
\inst|sys_clk_timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[6]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(6));

-- Location: FF_X28_Y16_N13
\inst|sys_clk_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[6]~44_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(6));

-- Location: LCCOMB_X29_Y15_N0
\inst|sys_clk_timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~1_combout\ = (!\inst|sys_clk_timer|internal_counter\(4) & (!\inst|sys_clk_timer|internal_counter\(7) & (!\inst|sys_clk_timer|internal_counter\(5) & \inst|sys_clk_timer|internal_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(4),
	datab => \inst|sys_clk_timer|internal_counter\(7),
	datac => \inst|sys_clk_timer|internal_counter\(5),
	datad => \inst|sys_clk_timer|internal_counter\(6),
	combout => \inst|sys_clk_timer|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y15_N28
\inst|sys_clk_timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~4_combout\ = (\inst|sys_clk_timer|Equal0~3_combout\ & (\inst|sys_clk_timer|Equal0~0_combout\ & (\inst|sys_clk_timer|Equal0~2_combout\ & \inst|sys_clk_timer|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|Equal0~3_combout\,
	datab => \inst|sys_clk_timer|Equal0~0_combout\,
	datac => \inst|sys_clk_timer|Equal0~2_combout\,
	datad => \inst|sys_clk_timer|Equal0~1_combout\,
	combout => \inst|sys_clk_timer|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y15_N6
\inst|sys_clk_timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[19]~70_combout\ = (\inst|sys_clk_timer|internal_counter\(19) & (\inst|sys_clk_timer|internal_counter[18]~69\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(19) & (!\inst|sys_clk_timer|internal_counter[18]~69\))
-- \inst|sys_clk_timer|internal_counter[19]~71\ = CARRY((!\inst|sys_clk_timer|internal_counter\(19) & !\inst|sys_clk_timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(19),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[18]~69\,
	combout => \inst|sys_clk_timer|internal_counter[19]~70_combout\,
	cout => \inst|sys_clk_timer|internal_counter[19]~71\);

-- Location: FF_X26_Y15_N5
\inst|sys_clk_timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(3));

-- Location: FF_X28_Y15_N7
\inst|sys_clk_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[19]~70_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(19));

-- Location: LCCOMB_X28_Y17_N26
\inst|sys_clk_timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~5_combout\ = (!\inst|sys_clk_timer|internal_counter\(18) & (!\inst|sys_clk_timer|internal_counter\(17) & (!\inst|sys_clk_timer|internal_counter\(19) & !\inst|sys_clk_timer|internal_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(18),
	datab => \inst|sys_clk_timer|internal_counter\(17),
	datac => \inst|sys_clk_timer|internal_counter\(19),
	datad => \inst|sys_clk_timer|internal_counter\(16),
	combout => \inst|sys_clk_timer|Equal0~5_combout\);

-- Location: LCCOMB_X28_Y14_N18
\inst|sys_clk_timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|Equal0~10_combout\ = (\inst|sys_clk_timer|Equal0~6_combout\ & (\inst|sys_clk_timer|Equal0~9_combout\ & (\inst|sys_clk_timer|Equal0~4_combout\ & \inst|sys_clk_timer|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|Equal0~6_combout\,
	datab => \inst|sys_clk_timer|Equal0~9_combout\,
	datac => \inst|sys_clk_timer|Equal0~4_combout\,
	datad => \inst|sys_clk_timer|Equal0~5_combout\,
	combout => \inst|sys_clk_timer|Equal0~10_combout\);

-- Location: LCCOMB_X28_Y14_N2
\inst|sys_clk_timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|always0~0_combout\ = (\inst|sys_clk_timer|force_reload~q\) # (\inst|sys_clk_timer|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sys_clk_timer|force_reload~q\,
	datad => \inst|sys_clk_timer|Equal0~10_combout\,
	combout => \inst|sys_clk_timer|always0~0_combout\);

-- Location: FF_X28_Y16_N1
\inst|sys_clk_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[0]~32_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(0));

-- Location: LCCOMB_X28_Y16_N2
\inst|sys_clk_timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[1]~34_combout\ = (\inst|sys_clk_timer|internal_counter\(1) & (\inst|sys_clk_timer|internal_counter[0]~33\ $ (GND))) # (!\inst|sys_clk_timer|internal_counter\(1) & (!\inst|sys_clk_timer|internal_counter[0]~33\ & VCC))
-- \inst|sys_clk_timer|internal_counter[1]~35\ = CARRY((\inst|sys_clk_timer|internal_counter\(1) & !\inst|sys_clk_timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(1),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[0]~33\,
	combout => \inst|sys_clk_timer|internal_counter[1]~34_combout\,
	cout => \inst|sys_clk_timer|internal_counter[1]~35\);

-- Location: LCCOMB_X26_Y17_N8
\inst|sys_clk_timer|period_l_register[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[1]~2_combout\ = !\inst|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(1),
	combout => \inst|sys_clk_timer|period_l_register[1]~2_combout\);

-- Location: FF_X26_Y17_N9
\inst|sys_clk_timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[1]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(1));

-- Location: FF_X28_Y16_N3
\inst|sys_clk_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[1]~34_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(1));

-- Location: LCCOMB_X28_Y16_N4
\inst|sys_clk_timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[2]~36_combout\ = (\inst|sys_clk_timer|internal_counter\(2) & (!\inst|sys_clk_timer|internal_counter[1]~35\)) # (!\inst|sys_clk_timer|internal_counter\(2) & ((\inst|sys_clk_timer|internal_counter[1]~35\) # (GND)))
-- \inst|sys_clk_timer|internal_counter[2]~37\ = CARRY((!\inst|sys_clk_timer|internal_counter[1]~35\) # (!\inst|sys_clk_timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(2),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[1]~35\,
	combout => \inst|sys_clk_timer|internal_counter[2]~36_combout\,
	cout => \inst|sys_clk_timer|internal_counter[2]~37\);

-- Location: LCCOMB_X26_Y16_N18
\inst|sys_clk_timer|period_l_register[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[2]~0_combout\ = !\inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(2),
	combout => \inst|sys_clk_timer|period_l_register[2]~0_combout\);

-- Location: FF_X26_Y16_N19
\inst|sys_clk_timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[2]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(2));

-- Location: FF_X28_Y16_N5
\inst|sys_clk_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[2]~36_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(2));

-- Location: LCCOMB_X28_Y16_N8
\inst|sys_clk_timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[4]~40_combout\ = (\inst|sys_clk_timer|internal_counter\(4) & ((GND) # (!\inst|sys_clk_timer|internal_counter[3]~39\))) # (!\inst|sys_clk_timer|internal_counter\(4) & (\inst|sys_clk_timer|internal_counter[3]~39\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[4]~41\ = CARRY((\inst|sys_clk_timer|internal_counter\(4)) # (!\inst|sys_clk_timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(4),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[3]~39\,
	combout => \inst|sys_clk_timer|internal_counter[4]~40_combout\,
	cout => \inst|sys_clk_timer|internal_counter[4]~41\);

-- Location: FF_X27_Y16_N31
\inst|sys_clk_timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(4));

-- Location: FF_X28_Y16_N9
\inst|sys_clk_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[4]~40_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(4));

-- Location: LCCOMB_X28_Y16_N14
\inst|sys_clk_timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[7]~46_combout\ = (\inst|sys_clk_timer|internal_counter\(7) & (\inst|sys_clk_timer|internal_counter[6]~45\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(7) & (!\inst|sys_clk_timer|internal_counter[6]~45\))
-- \inst|sys_clk_timer|internal_counter[7]~47\ = CARRY((!\inst|sys_clk_timer|internal_counter\(7) & !\inst|sys_clk_timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(7),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[6]~45\,
	combout => \inst|sys_clk_timer|internal_counter[7]~46_combout\,
	cout => \inst|sys_clk_timer|internal_counter[7]~47\);

-- Location: FF_X27_Y16_N27
\inst|sys_clk_timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(7));

-- Location: FF_X28_Y16_N15
\inst|sys_clk_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[7]~46_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(7));

-- Location: LCCOMB_X28_Y16_N16
\inst|sys_clk_timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[8]~48_combout\ = (\inst|sys_clk_timer|internal_counter\(8) & (!\inst|sys_clk_timer|internal_counter[7]~47\)) # (!\inst|sys_clk_timer|internal_counter\(8) & ((\inst|sys_clk_timer|internal_counter[7]~47\) # (GND)))
-- \inst|sys_clk_timer|internal_counter[8]~49\ = CARRY((!\inst|sys_clk_timer|internal_counter[7]~47\) # (!\inst|sys_clk_timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(8),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[7]~47\,
	combout => \inst|sys_clk_timer|internal_counter[8]~48_combout\,
	cout => \inst|sys_clk_timer|internal_counter[8]~49\);

-- Location: LCCOMB_X27_Y16_N20
\inst|sys_clk_timer|period_l_register[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[8]~5_combout\ = !\inst|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(8),
	combout => \inst|sys_clk_timer|period_l_register[8]~5_combout\);

-- Location: FF_X27_Y16_N21
\inst|sys_clk_timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[8]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(8));

-- Location: FF_X28_Y16_N17
\inst|sys_clk_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[8]~48_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(8));

-- Location: LCCOMB_X28_Y16_N18
\inst|sys_clk_timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[9]~50_combout\ = (\inst|sys_clk_timer|internal_counter\(9) & (\inst|sys_clk_timer|internal_counter[8]~49\ $ (GND))) # (!\inst|sys_clk_timer|internal_counter\(9) & (!\inst|sys_clk_timer|internal_counter[8]~49\ & VCC))
-- \inst|sys_clk_timer|internal_counter[9]~51\ = CARRY((\inst|sys_clk_timer|internal_counter\(9) & !\inst|sys_clk_timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(9),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[8]~49\,
	combout => \inst|sys_clk_timer|internal_counter[9]~50_combout\,
	cout => \inst|sys_clk_timer|internal_counter[9]~51\);

-- Location: LCCOMB_X27_Y16_N6
\inst|sys_clk_timer|period_l_register[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[9]~6_combout\ = !\inst|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(9),
	combout => \inst|sys_clk_timer|period_l_register[9]~6_combout\);

-- Location: FF_X27_Y16_N7
\inst|sys_clk_timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[9]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(9));

-- Location: FF_X28_Y16_N19
\inst|sys_clk_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[9]~50_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(9));

-- Location: LCCOMB_X28_Y16_N20
\inst|sys_clk_timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[10]~52_combout\ = (\inst|sys_clk_timer|internal_counter\(10) & ((GND) # (!\inst|sys_clk_timer|internal_counter[9]~51\))) # (!\inst|sys_clk_timer|internal_counter\(10) & (\inst|sys_clk_timer|internal_counter[9]~51\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[10]~53\ = CARRY((\inst|sys_clk_timer|internal_counter\(10)) # (!\inst|sys_clk_timer|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(10),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[9]~51\,
	combout => \inst|sys_clk_timer|internal_counter[10]~52_combout\,
	cout => \inst|sys_clk_timer|internal_counter[10]~53\);

-- Location: FF_X27_Y16_N3
\inst|sys_clk_timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(10));

-- Location: FF_X28_Y16_N21
\inst|sys_clk_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[10]~52_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(10));

-- Location: LCCOMB_X28_Y16_N24
\inst|sys_clk_timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[12]~56_combout\ = (\inst|sys_clk_timer|internal_counter\(12) & ((GND) # (!\inst|sys_clk_timer|internal_counter[11]~55\))) # (!\inst|sys_clk_timer|internal_counter\(12) & (\inst|sys_clk_timer|internal_counter[11]~55\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[12]~57\ = CARRY((\inst|sys_clk_timer|internal_counter\(12)) # (!\inst|sys_clk_timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(12),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[11]~55\,
	combout => \inst|sys_clk_timer|internal_counter[12]~56_combout\,
	cout => \inst|sys_clk_timer|internal_counter[12]~57\);

-- Location: FF_X26_Y16_N5
\inst|sys_clk_timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(12));

-- Location: FF_X28_Y16_N25
\inst|sys_clk_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[12]~56_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(12));

-- Location: LCCOMB_X28_Y16_N28
\inst|sys_clk_timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[14]~60_combout\ = (\inst|sys_clk_timer|internal_counter\(14) & (!\inst|sys_clk_timer|internal_counter[13]~59\)) # (!\inst|sys_clk_timer|internal_counter\(14) & ((\inst|sys_clk_timer|internal_counter[13]~59\) # (GND)))
-- \inst|sys_clk_timer|internal_counter[14]~61\ = CARRY((!\inst|sys_clk_timer|internal_counter[13]~59\) # (!\inst|sys_clk_timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(14),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[13]~59\,
	combout => \inst|sys_clk_timer|internal_counter[14]~60_combout\,
	cout => \inst|sys_clk_timer|internal_counter[14]~61\);

-- Location: LCCOMB_X26_Y16_N16
\inst|sys_clk_timer|period_l_register[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_register[14]~7_combout\ = !\inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(14),
	combout => \inst|sys_clk_timer|period_l_register[14]~7_combout\);

-- Location: FF_X26_Y16_N17
\inst|sys_clk_timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_l_register[14]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_l_register\(14));

-- Location: FF_X28_Y16_N29
\inst|sys_clk_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[14]~60_combout\,
	asdata => \inst|sys_clk_timer|period_l_register\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(14));

-- Location: LCCOMB_X28_Y15_N0
\inst|sys_clk_timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[16]~64_combout\ = (\inst|sys_clk_timer|internal_counter\(16) & ((GND) # (!\inst|sys_clk_timer|internal_counter[15]~63\))) # (!\inst|sys_clk_timer|internal_counter\(16) & (\inst|sys_clk_timer|internal_counter[15]~63\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[16]~65\ = CARRY((\inst|sys_clk_timer|internal_counter\(16)) # (!\inst|sys_clk_timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(16),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[15]~63\,
	combout => \inst|sys_clk_timer|internal_counter[16]~64_combout\,
	cout => \inst|sys_clk_timer|internal_counter[16]~65\);

-- Location: FF_X28_Y14_N7
\inst|sys_clk_timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(0));

-- Location: FF_X28_Y15_N1
\inst|sys_clk_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[16]~64_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(16));

-- Location: LCCOMB_X28_Y15_N2
\inst|sys_clk_timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[17]~66_combout\ = (\inst|sys_clk_timer|internal_counter\(17) & (\inst|sys_clk_timer|internal_counter[16]~65\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(17) & (!\inst|sys_clk_timer|internal_counter[16]~65\))
-- \inst|sys_clk_timer|internal_counter[17]~67\ = CARRY((!\inst|sys_clk_timer|internal_counter\(17) & !\inst|sys_clk_timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(17),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[16]~65\,
	combout => \inst|sys_clk_timer|internal_counter[17]~66_combout\,
	cout => \inst|sys_clk_timer|internal_counter[17]~67\);

-- Location: FF_X27_Y15_N27
\inst|sys_clk_timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(1));

-- Location: FF_X28_Y15_N3
\inst|sys_clk_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[17]~66_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(17));

-- Location: LCCOMB_X28_Y15_N4
\inst|sys_clk_timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[18]~68_combout\ = (\inst|sys_clk_timer|internal_counter\(18) & ((GND) # (!\inst|sys_clk_timer|internal_counter[17]~67\))) # (!\inst|sys_clk_timer|internal_counter\(18) & (\inst|sys_clk_timer|internal_counter[17]~67\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[18]~69\ = CARRY((\inst|sys_clk_timer|internal_counter\(18)) # (!\inst|sys_clk_timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(18),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[17]~67\,
	combout => \inst|sys_clk_timer|internal_counter[18]~68_combout\,
	cout => \inst|sys_clk_timer|internal_counter[18]~69\);

-- Location: LCCOMB_X27_Y15_N6
\inst|sys_clk_timer|period_h_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[2]~feeder_combout\ = \inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|sys_clk_timer|period_h_register[2]~feeder_combout\);

-- Location: FF_X27_Y15_N7
\inst|sys_clk_timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(2));

-- Location: FF_X28_Y15_N5
\inst|sys_clk_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[18]~68_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(18));

-- Location: LCCOMB_X28_Y15_N8
\inst|sys_clk_timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[20]~72_combout\ = (\inst|sys_clk_timer|internal_counter\(20) & ((GND) # (!\inst|sys_clk_timer|internal_counter[19]~71\))) # (!\inst|sys_clk_timer|internal_counter\(20) & (\inst|sys_clk_timer|internal_counter[19]~71\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[20]~73\ = CARRY((\inst|sys_clk_timer|internal_counter\(20)) # (!\inst|sys_clk_timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(20),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[19]~71\,
	combout => \inst|sys_clk_timer|internal_counter[20]~72_combout\,
	cout => \inst|sys_clk_timer|internal_counter[20]~73\);

-- Location: LCCOMB_X27_Y15_N4
\inst|sys_clk_timer|period_h_register[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[4]~feeder_combout\ = \inst|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(4),
	combout => \inst|sys_clk_timer|period_h_register[4]~feeder_combout\);

-- Location: FF_X27_Y15_N5
\inst|sys_clk_timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(4));

-- Location: FF_X28_Y15_N9
\inst|sys_clk_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[20]~72_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(20));

-- Location: LCCOMB_X28_Y15_N10
\inst|sys_clk_timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[21]~74_combout\ = (\inst|sys_clk_timer|internal_counter\(21) & (\inst|sys_clk_timer|internal_counter[20]~73\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(21) & (!\inst|sys_clk_timer|internal_counter[20]~73\))
-- \inst|sys_clk_timer|internal_counter[21]~75\ = CARRY((!\inst|sys_clk_timer|internal_counter\(21) & !\inst|sys_clk_timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|internal_counter\(21),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[20]~73\,
	combout => \inst|sys_clk_timer|internal_counter[21]~74_combout\,
	cout => \inst|sys_clk_timer|internal_counter[21]~75\);

-- Location: LCCOMB_X28_Y15_N14
\inst|sys_clk_timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[23]~78_combout\ = (\inst|sys_clk_timer|internal_counter\(23) & (\inst|sys_clk_timer|internal_counter[22]~77\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(23) & (!\inst|sys_clk_timer|internal_counter[22]~77\))
-- \inst|sys_clk_timer|internal_counter[23]~79\ = CARRY((!\inst|sys_clk_timer|internal_counter\(23) & !\inst|sys_clk_timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(23),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[22]~77\,
	combout => \inst|sys_clk_timer|internal_counter[23]~78_combout\,
	cout => \inst|sys_clk_timer|internal_counter[23]~79\);

-- Location: LCCOMB_X27_Y15_N16
\inst|sys_clk_timer|period_h_register[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[7]~feeder_combout\ = \inst|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(7),
	combout => \inst|sys_clk_timer|period_h_register[7]~feeder_combout\);

-- Location: FF_X27_Y15_N17
\inst|sys_clk_timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(7));

-- Location: FF_X28_Y15_N15
\inst|sys_clk_timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[23]~78_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(23));

-- Location: LCCOMB_X28_Y15_N16
\inst|sys_clk_timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[24]~80_combout\ = (\inst|sys_clk_timer|internal_counter\(24) & ((GND) # (!\inst|sys_clk_timer|internal_counter[23]~79\))) # (!\inst|sys_clk_timer|internal_counter\(24) & (\inst|sys_clk_timer|internal_counter[23]~79\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[24]~81\ = CARRY((\inst|sys_clk_timer|internal_counter\(24)) # (!\inst|sys_clk_timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(24),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[23]~79\,
	combout => \inst|sys_clk_timer|internal_counter[24]~80_combout\,
	cout => \inst|sys_clk_timer|internal_counter[24]~81\);

-- Location: LCCOMB_X26_Y15_N16
\inst|sys_clk_timer|period_h_register[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[8]~feeder_combout\ = \inst|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(8),
	combout => \inst|sys_clk_timer|period_h_register[8]~feeder_combout\);

-- Location: FF_X26_Y15_N17
\inst|sys_clk_timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[8]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(8));

-- Location: FF_X28_Y15_N17
\inst|sys_clk_timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[24]~80_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(24));

-- Location: LCCOMB_X28_Y15_N18
\inst|sys_clk_timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[25]~82_combout\ = (\inst|sys_clk_timer|internal_counter\(25) & (\inst|sys_clk_timer|internal_counter[24]~81\ & VCC)) # (!\inst|sys_clk_timer|internal_counter\(25) & (!\inst|sys_clk_timer|internal_counter[24]~81\))
-- \inst|sys_clk_timer|internal_counter[25]~83\ = CARRY((!\inst|sys_clk_timer|internal_counter\(25) & !\inst|sys_clk_timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(25),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[24]~81\,
	combout => \inst|sys_clk_timer|internal_counter[25]~82_combout\,
	cout => \inst|sys_clk_timer|internal_counter[25]~83\);

-- Location: FF_X27_Y15_N19
\inst|sys_clk_timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(9));

-- Location: FF_X28_Y15_N19
\inst|sys_clk_timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[25]~82_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(25));

-- Location: LCCOMB_X28_Y15_N20
\inst|sys_clk_timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|internal_counter[26]~84_combout\ = (\inst|sys_clk_timer|internal_counter\(26) & ((GND) # (!\inst|sys_clk_timer|internal_counter[25]~83\))) # (!\inst|sys_clk_timer|internal_counter\(26) & (\inst|sys_clk_timer|internal_counter[25]~83\ $ 
-- (GND)))
-- \inst|sys_clk_timer|internal_counter[26]~85\ = CARRY((\inst|sys_clk_timer|internal_counter\(26)) # (!\inst|sys_clk_timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|internal_counter\(26),
	datad => VCC,
	cin => \inst|sys_clk_timer|internal_counter[25]~83\,
	combout => \inst|sys_clk_timer|internal_counter[26]~84_combout\,
	cout => \inst|sys_clk_timer|internal_counter[26]~85\);

-- Location: LCCOMB_X27_Y15_N0
\inst|sys_clk_timer|period_h_register[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_h_register[10]~feeder_combout\ = \inst|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(10),
	combout => \inst|sys_clk_timer|period_h_register[10]~feeder_combout\);

-- Location: FF_X27_Y15_N1
\inst|sys_clk_timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|period_h_register[10]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(10));

-- Location: FF_X28_Y15_N21
\inst|sys_clk_timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[26]~84_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(26));

-- Location: FF_X28_Y15_N25
\inst|sys_clk_timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[28]~88_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(28));

-- Location: LCCOMB_X29_Y16_N8
\inst|sys_clk_timer|counter_snapshot[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|counter_snapshot[28]~feeder_combout\ = \inst|sys_clk_timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|internal_counter\(28),
	combout => \inst|sys_clk_timer|counter_snapshot[28]~feeder_combout\);

-- Location: LCCOMB_X28_Y14_N20
\inst|sys_clk_timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|snap_strobe~0_combout\ = (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (\inst|porta_a|data_out[2]~0_combout\ & (\inst|sys_clk_timer|period_l_wr_strobe~0_combout\ & 
-- !\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|sys_clk_timer|snap_strobe~0_combout\);

-- Location: FF_X29_Y16_N9
\inst|sys_clk_timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|counter_snapshot[28]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(28));

-- Location: FF_X29_Y16_N3
\inst|sys_clk_timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(12),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(12));

-- Location: LCCOMB_X29_Y16_N2
\inst|sys_clk_timer|read_mux_out[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[12]~42_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(28))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|sys_clk_timer|counter_snapshot\(28),
	datac => \inst|sys_clk_timer|counter_snapshot\(12),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[12]~42_combout\);

-- Location: LCCOMB_X29_Y16_N10
\inst|sys_clk_timer|read_mux_out[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[12]~43_combout\ = (\inst|sys_clk_timer|read_mux_out~41_combout\) # ((\inst|sys_clk_timer|read_mux_out[12]~42_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|sys_clk_timer|period_h_register\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out~41_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|sys_clk_timer|period_h_register\(12),
	datad => \inst|sys_clk_timer|read_mux_out[12]~42_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[12]~43_combout\);

-- Location: FF_X29_Y16_N11
\inst|sys_clk_timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[12]~43_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(12));

-- Location: LCCOMB_X29_Y16_N16
\inst|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\ = \inst|sys_clk_timer|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(12),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X29_Y16_N17
\inst|sys_clk_timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y12_N0
\inst|rsp_xbar_mux_001|src_payload~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~100_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(12)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(12))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\inst|spi_spi_control_port_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(12),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(12),
	combout => \inst|rsp_xbar_mux_001|src_payload~100_combout\);

-- Location: LCCOMB_X21_Y10_N24
\inst|rsp_xbar_mux_001|src_payload~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~101_combout\ = (\inst|rsp_xbar_mux_001|src_payload~99_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~100_combout\) # ((\inst|cpu|F_iw[12]~50_combout\ & \inst|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~99_combout\,
	datab => \inst|cpu|F_iw[12]~50_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~100_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~101_combout\);

-- Location: LCCOMB_X21_Y10_N22
\inst|rsp_xbar_mux_001|src_payload~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~103_combout\ = (\inst|rsp_xbar_mux_001|src_payload~102_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~101_combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & 
-- \inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~102_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~101_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~103_combout\);

-- Location: LCCOMB_X20_Y14_N12
\inst|cpu|av_ld_byte1_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[4]~4_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~103_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X20_Y14_N13
\inst|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X23_Y14_N22
\inst|cpu|W_rf_wr_data[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[12]~24_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte1_data\(4))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_alu_result\(12) & ((!\inst|cpu|E_alu_result~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(12),
	datab => \inst|cpu|av_ld_byte1_data\(4),
	datac => \inst|cpu|E_alu_result~28_combout\,
	datad => \inst|cpu|R_ctrl_ld~q\,
	combout => \inst|cpu|W_rf_wr_data[12]~24_combout\);

-- Location: LCCOMB_X15_Y18_N6
\inst|cpu|E_st_data[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[18]~6_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|cpu|E_st_data[18]~6_combout\);

-- Location: FF_X15_Y18_N7
\inst|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[18]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(18));

-- Location: LCCOMB_X23_Y21_N2
\inst|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~26_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(18),
	combout => \inst|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X23_Y21_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X23_Y21_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[18]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(18))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(18),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(18),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: LCCOMB_X23_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~29_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(9))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(9),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X23_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X22_Y20_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(6)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(6),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\);

-- Location: LCCOMB_X30_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~78_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~77_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~77_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(11),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X24_Y18_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\);

-- Location: FF_X30_Y18_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(10));

-- Location: FF_X29_Y20_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X24_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~30_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X24_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X22_Y20_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(7))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(7),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~64_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~63_combout\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(9),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~63_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X30_Y18_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(8));

-- Location: FF_X29_Y20_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: FF_X24_Y20_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[5]~4_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X24_Y17_N10
\inst|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~5_combout\ = (\inst|cpu|d_writedata\(5) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(5),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X24_Y17_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X24_Y20_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(5))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(5),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\);

-- Location: LCCOMB_X30_Y18_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~47_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~46_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~46_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~47_combout\);

-- Location: FF_X30_Y18_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~47_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X28_Y18_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X28_Y18_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X24_Y19_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~11_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(6))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(6),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X24_Y19_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X23_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(3))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X28_Y18_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X28_Y18_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X24_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~10_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(5))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X24_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~10_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X23_Y18_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[2]~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(2)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(2),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[2]~4_combout\);

-- Location: LCCOMB_X22_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~2_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X22_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X22_Y19_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X22_Y19_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X23_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[1]~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X28_Y20_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(4),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X23_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(1))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(1),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X21_Y20_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~29_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) 
-- & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X21_Y20_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(20));

-- Location: FF_X20_Y15_N9
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(20),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X20_Y15_N2
\inst|cpu|F_iw[20]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[20]~77_combout\ = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|cpu|F_iw[20]~77_combout\);

-- Location: LCCOMB_X20_Y15_N12
\inst|cpu|F_iw[20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[20]~78_combout\ = ((\inst|cpu|F_iw[20]~77_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~39_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\))) # (!\inst|cpu|D_iw[31]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~39_combout\,
	datab => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|cpu|F_iw[20]~77_combout\,
	combout => \inst|cpu|F_iw[20]~78_combout\);

-- Location: FF_X20_Y15_N13
\inst|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[20]~78_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(20));

-- Location: LCCOMB_X14_Y18_N14
\inst|cpu|R_src2_lo[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[14]~11_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(20)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|D_iw\(20),
	combout => \inst|cpu|R_src2_lo[14]~11_combout\);

-- Location: FF_X14_Y18_N15
\inst|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[14]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(14));

-- Location: LCCOMB_X14_Y18_N26
\inst|cpu|E_logic_result[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[14]~8_combout\ = (\inst|cpu|E_src1\(14) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(14) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(14) & ((\inst|cpu|E_src2\(14) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(14) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(14),
	datab => \inst|cpu|E_src2\(14),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[14]~8_combout\);

-- Location: LCCOMB_X15_Y15_N2
\inst|cpu|W_alu_result[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[14]~21_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[14]~8_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (!\inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_sub~q\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_logic_result[14]~8_combout\,
	combout => \inst|cpu|W_alu_result[14]~21_combout\);

-- Location: LCCOMB_X15_Y15_N0
\inst|cpu|W_alu_result[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[14]~6_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (((\inst|cpu|W_alu_result[14]~21_combout\)))) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|W_alu_result[14]~21_combout\ & ((\inst|cpu|Add2~28_combout\))) # 
-- (!\inst|cpu|W_alu_result[14]~21_combout\ & (\inst|cpu|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~28_combout\,
	datab => \inst|cpu|Add2~28_combout\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|W_alu_result[14]~21_combout\,
	combout => \inst|cpu|W_alu_result[14]~6_combout\);

-- Location: LCCOMB_X15_Y15_N24
\inst|cpu|W_alu_result[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[14]~feeder_combout\ = \inst|cpu|W_alu_result[14]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|W_alu_result[14]~6_combout\,
	combout => \inst|cpu|W_alu_result[14]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N4
\inst|cpu|E_shift_rot_result_nxt[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[13]~13_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(14)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(12),
	datab => \inst|cpu|E_shift_rot_result\(14),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[13]~13_combout\);

-- Location: LCCOMB_X14_Y17_N22
\inst|cpu|E_src1[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[13]~7_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(17),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|cpu|E_src1[13]~7_combout\);

-- Location: FF_X14_Y17_N23
\inst|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[13]~7_combout\,
	asdata => \inst|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(13));

-- Location: FF_X14_Y15_N5
\inst|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[13]~13_combout\,
	asdata => \inst|cpu|E_src1\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X14_Y15_N20
\inst|cpu|E_shift_rot_result_nxt[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[14]~8_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(15))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(15),
	datab => \inst|cpu|E_shift_rot_result\(13),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[14]~8_combout\);

-- Location: LCCOMB_X14_Y18_N6
\inst|cpu|E_src1[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[14]~6_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|cpu|D_iw\(18),
	datad => \inst|cpu|R_src1~32_combout\,
	combout => \inst|cpu|E_src1[14]~6_combout\);

-- Location: FF_X14_Y18_N7
\inst|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[14]~6_combout\,
	asdata => \inst|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(14));

-- Location: FF_X14_Y15_N21
\inst|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[14]~8_combout\,
	asdata => \inst|cpu|E_src1\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(14));

-- Location: FF_X15_Y15_N25
\inst|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[14]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(14),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(14));

-- Location: LCCOMB_X19_Y16_N10
\inst|cmd_xbar_mux_002|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(50) = (\inst|cpu|F_pc\(12) & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cpu|W_alu_result\(14) & \inst|cmd_xbar_mux_002|saved_grant\(1))))) # (!\inst|cpu|F_pc\(12) & (\inst|cpu|W_alu_result\(14) & 
-- ((\inst|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(12),
	datab => \inst|cpu|W_alu_result\(14),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_data\(50));

-- Location: M9K_X13_Y20_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y14_N20
\inst|rsp_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a41\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a41\,
	datad => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: LCCOMB_X23_Y11_N30
\inst|uart|the_sopc_2_uart_regs|control_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|control_reg[9]~feeder_combout\ = \inst|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(9),
	combout => \inst|uart|the_sopc_2_uart_regs|control_reg[9]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N4
\inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\ = (!\inst|uart_s1_translator|wait_latency_counter\(1) & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ & (\inst|watchdog_timer|Equal2~0_combout\ & 
-- \inst|cpu_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter\(1),
	datab => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\);

-- Location: FF_X23_Y11_N31
\inst|uart|the_sopc_2_uart_regs|control_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|control_reg[9]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(9));

-- Location: LCCOMB_X23_Y11_N16
\inst|uart|the_sopc_2_uart_regs|selected_read_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~6_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (\inst|uart|the_sopc_2_uart_regs|control_reg\(9) & \inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(9),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~6_combout\);

-- Location: FF_X23_Y11_N17
\inst|uart|the_sopc_2_uart_regs|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(9));

-- Location: FF_X26_Y14_N27
\inst|uart_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y13_N24
\inst|spi|data_to_cpu[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[9]~4_combout\ = (\inst|cpu|W_alu_result\(2) & ((!\inst|cpu|W_alu_result\(3)) # (!\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|spi|data_to_cpu[9]~4_combout\);

-- Location: FF_X24_Y13_N21
\inst|spi|iEOP_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|iEOP_reg~q\);

-- Location: LCCOMB_X23_Y13_N2
\inst|spi|p1_rd_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_rd_strobe~0_combout\ = (\inst|cpu|d_read~q\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & (!\inst|spi|rd_strobe~q\ & \inst|spi|p1_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|cpu_data_master_translator|read_accepted~q\,
	datac => \inst|spi|rd_strobe~q\,
	datad => \inst|spi|p1_wr_strobe~0_combout\,
	combout => \inst|spi|p1_rd_strobe~0_combout\);

-- Location: FF_X23_Y13_N3
\inst|spi|rd_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_rd_strobe~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rd_strobe~q\);

-- Location: LCCOMB_X17_Y22_N16
\inst|watchdog_timer|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal2~3_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(3) & !\inst|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|watchdog_timer|Equal2~3_combout\);

-- Location: LCCOMB_X23_Y13_N8
\inst|spi|p1_data_rd_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_rd_strobe~combout\ = (\inst|cpu_data_master_translator|uav_read~0_combout\ & (!\inst|spi|rd_strobe~q\ & (\inst|watchdog_timer|Equal2~3_combout\ & \inst|spi|p1_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|spi|rd_strobe~q\,
	datac => \inst|watchdog_timer|Equal2~3_combout\,
	datad => \inst|spi|p1_wr_strobe~0_combout\,
	combout => \inst|spi|p1_data_rd_strobe~combout\);

-- Location: FF_X26_Y13_N29
\inst|spi|endofpacketvalue_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(7));

-- Location: IOIBUF_X37_Y29_N1
\miso~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_miso,
	o => \miso~input_o\);

-- Location: LCCOMB_X29_Y12_N14
\inst|spi|slowcount[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[1]~7_combout\ = (\inst|spi|slowcount\(0) & (\inst|spi|slowcount\(1) $ (VCC))) # (!\inst|spi|slowcount\(0) & (\inst|spi|slowcount\(1) & VCC))
-- \inst|spi|slowcount[1]~8\ = CARRY((\inst|spi|slowcount\(0) & \inst|spi|slowcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|slowcount\(0),
	datab => \inst|spi|slowcount\(1),
	datad => VCC,
	combout => \inst|spi|slowcount[1]~7_combout\,
	cout => \inst|spi|slowcount[1]~8\);

-- Location: LCCOMB_X29_Y12_N30
\inst|spi|p1_slowcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_slowcount~1_combout\ = ((\inst|spi|Equal2~0_combout\ & \inst|spi|Equal2~1_combout\)) # (!\inst|spi|transmitting~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|Equal2~0_combout\,
	datab => \inst|spi|Equal2~1_combout\,
	datac => \inst|spi|transmitting~q\,
	combout => \inst|spi|p1_slowcount~1_combout\);

-- Location: FF_X29_Y12_N15
\inst|spi|slowcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[1]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(1));

-- Location: LCCOMB_X29_Y12_N16
\inst|spi|slowcount[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[2]~9_combout\ = (\inst|spi|slowcount\(2) & (!\inst|spi|slowcount[1]~8\)) # (!\inst|spi|slowcount\(2) & ((\inst|spi|slowcount[1]~8\) # (GND)))
-- \inst|spi|slowcount[2]~10\ = CARRY((!\inst|spi|slowcount[1]~8\) # (!\inst|spi|slowcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|slowcount\(2),
	datad => VCC,
	cin => \inst|spi|slowcount[1]~8\,
	combout => \inst|spi|slowcount[2]~9_combout\,
	cout => \inst|spi|slowcount[2]~10\);

-- Location: FF_X29_Y12_N17
\inst|spi|slowcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[2]~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(2));

-- Location: LCCOMB_X29_Y12_N18
\inst|spi|slowcount[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[3]~11_combout\ = (\inst|spi|slowcount\(3) & (\inst|spi|slowcount[2]~10\ $ (GND))) # (!\inst|spi|slowcount\(3) & (!\inst|spi|slowcount[2]~10\ & VCC))
-- \inst|spi|slowcount[3]~12\ = CARRY((\inst|spi|slowcount\(3) & !\inst|spi|slowcount[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|slowcount\(3),
	datad => VCC,
	cin => \inst|spi|slowcount[2]~10\,
	combout => \inst|spi|slowcount[3]~11_combout\,
	cout => \inst|spi|slowcount[3]~12\);

-- Location: FF_X29_Y12_N19
\inst|spi|slowcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[3]~11_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(3));

-- Location: LCCOMB_X29_Y12_N20
\inst|spi|slowcount[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[4]~13_combout\ = (\inst|spi|slowcount\(4) & (!\inst|spi|slowcount[3]~12\)) # (!\inst|spi|slowcount\(4) & ((\inst|spi|slowcount[3]~12\) # (GND)))
-- \inst|spi|slowcount[4]~14\ = CARRY((!\inst|spi|slowcount[3]~12\) # (!\inst|spi|slowcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|slowcount\(4),
	datad => VCC,
	cin => \inst|spi|slowcount[3]~12\,
	combout => \inst|spi|slowcount[4]~13_combout\,
	cout => \inst|spi|slowcount[4]~14\);

-- Location: FF_X29_Y12_N21
\inst|spi|slowcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[4]~13_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(4));

-- Location: LCCOMB_X29_Y12_N24
\inst|spi|slowcount[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[6]~17_combout\ = (\inst|spi|slowcount\(6) & (!\inst|spi|slowcount[5]~16\)) # (!\inst|spi|slowcount\(6) & ((\inst|spi|slowcount[5]~16\) # (GND)))
-- \inst|spi|slowcount[6]~18\ = CARRY((!\inst|spi|slowcount[5]~16\) # (!\inst|spi|slowcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|slowcount\(6),
	datad => VCC,
	cin => \inst|spi|slowcount[5]~16\,
	combout => \inst|spi|slowcount[6]~17_combout\,
	cout => \inst|spi|slowcount[6]~18\);

-- Location: FF_X29_Y12_N25
\inst|spi|slowcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[6]~17_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(6));

-- Location: LCCOMB_X29_Y12_N26
\inst|spi|slowcount[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|slowcount[7]~19_combout\ = \inst|spi|slowcount\(7) $ (!\inst|spi|slowcount[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|slowcount\(7),
	cin => \inst|spi|slowcount[6]~18\,
	combout => \inst|spi|slowcount[7]~19_combout\);

-- Location: FF_X29_Y12_N27
\inst|spi|slowcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|slowcount[7]~19_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sclr => \inst|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|slowcount\(7));

-- Location: LCCOMB_X29_Y12_N4
\inst|spi|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Equal2~1_combout\ = (!\inst|spi|slowcount\(5) & (\inst|spi|slowcount\(6) & (\inst|spi|slowcount\(7) & !\inst|spi|slowcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|slowcount\(5),
	datab => \inst|spi|slowcount\(6),
	datac => \inst|spi|slowcount\(7),
	datad => \inst|spi|slowcount\(4),
	combout => \inst|spi|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y12_N10
\inst|spi|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Equal2~0_combout\ = (\inst|spi|slowcount\(0) & (!\inst|spi|slowcount\(2) & (\inst|spi|slowcount\(1) & !\inst|spi|slowcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|slowcount\(0),
	datab => \inst|spi|slowcount\(2),
	datac => \inst|spi|slowcount\(1),
	datad => \inst|spi|slowcount\(3),
	combout => \inst|spi|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst|spi|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Add1~0_combout\ = \inst|spi|state\(0) $ (VCC)
-- \inst|spi|Add1~1\ = CARRY(\inst|spi|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|state\(0),
	datad => VCC,
	combout => \inst|spi|Add1~0_combout\,
	cout => \inst|spi|Add1~1\);

-- Location: LCCOMB_X29_Y21_N26
\inst|spi|always11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|always11~0_combout\ = (\inst|spi|Equal2~1_combout\ & (\inst|spi|Equal2~0_combout\ & \inst|spi|transmitting~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|Equal2~1_combout\,
	datac => \inst|spi|Equal2~0_combout\,
	datad => \inst|spi|transmitting~q\,
	combout => \inst|spi|always11~0_combout\);

-- Location: FF_X29_Y21_N11
\inst|spi|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|Add1~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|state\(0));

-- Location: LCCOMB_X29_Y21_N12
\inst|spi|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Add1~2_combout\ = (\inst|spi|state\(1) & (!\inst|spi|Add1~1\)) # (!\inst|spi|state\(1) & ((\inst|spi|Add1~1\) # (GND)))
-- \inst|spi|Add1~3\ = CARRY((!\inst|spi|Add1~1\) # (!\inst|spi|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|state\(1),
	datad => VCC,
	cin => \inst|spi|Add1~1\,
	combout => \inst|spi|Add1~2_combout\,
	cout => \inst|spi|Add1~3\);

-- Location: LCCOMB_X29_Y21_N24
\inst|spi|state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|state~1_combout\ = (\inst|spi|Add1~2_combout\ & (((!\inst|spi|state\(0)) # (!\inst|spi|Equal9~0_combout\)) # (!\inst|spi|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|state\(4),
	datab => \inst|spi|Equal9~0_combout\,
	datac => \inst|spi|state\(0),
	datad => \inst|spi|Add1~2_combout\,
	combout => \inst|spi|state~1_combout\);

-- Location: FF_X29_Y21_N25
\inst|spi|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|state~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|state\(1));

-- Location: LCCOMB_X29_Y21_N14
\inst|spi|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Add1~4_combout\ = (\inst|spi|state\(2) & (\inst|spi|Add1~3\ $ (GND))) # (!\inst|spi|state\(2) & (!\inst|spi|Add1~3\ & VCC))
-- \inst|spi|Add1~5\ = CARRY((\inst|spi|state\(2) & !\inst|spi|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|state\(2),
	datad => VCC,
	cin => \inst|spi|Add1~3\,
	combout => \inst|spi|Add1~4_combout\,
	cout => \inst|spi|Add1~5\);

-- Location: FF_X29_Y21_N15
\inst|spi|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|Add1~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|state\(2));

-- Location: LCCOMB_X29_Y21_N16
\inst|spi|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Add1~6_combout\ = (\inst|spi|state\(3) & (!\inst|spi|Add1~5\)) # (!\inst|spi|state\(3) & ((\inst|spi|Add1~5\) # (GND)))
-- \inst|spi|Add1~7\ = CARRY((!\inst|spi|Add1~5\) # (!\inst|spi|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|state\(3),
	datad => VCC,
	cin => \inst|spi|Add1~5\,
	combout => \inst|spi|Add1~6_combout\,
	cout => \inst|spi|Add1~7\);

-- Location: FF_X29_Y21_N17
\inst|spi|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|Add1~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|state\(3));

-- Location: LCCOMB_X29_Y21_N28
\inst|spi|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Equal9~0_combout\ = (!\inst|spi|state\(3) & (!\inst|spi|state\(2) & !\inst|spi|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|state\(3),
	datac => \inst|spi|state\(2),
	datad => \inst|spi|state\(1),
	combout => \inst|spi|Equal9~0_combout\);

-- Location: LCCOMB_X29_Y21_N18
\inst|spi|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Add1~8_combout\ = \inst|spi|Add1~7\ $ (!\inst|spi|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|state\(4),
	cin => \inst|spi|Add1~7\,
	combout => \inst|spi|Add1~8_combout\);

-- Location: LCCOMB_X29_Y21_N6
\inst|spi|state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|state~0_combout\ = (\inst|spi|Add1~8_combout\ & (((!\inst|spi|state\(4)) # (!\inst|spi|Equal9~0_combout\)) # (!\inst|spi|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|state\(0),
	datab => \inst|spi|Equal9~0_combout\,
	datac => \inst|spi|state\(4),
	datad => \inst|spi|Add1~8_combout\,
	combout => \inst|spi|state~0_combout\);

-- Location: FF_X29_Y21_N7
\inst|spi|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|state~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|state\(4));

-- Location: LCCOMB_X29_Y21_N2
\inst|spi|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|Equal9~1_combout\ = ((!\inst|spi|state\(4)) # (!\inst|spi|Equal9~0_combout\)) # (!\inst|spi|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|state\(0),
	datab => \inst|spi|Equal9~0_combout\,
	datad => \inst|spi|state\(4),
	combout => \inst|spi|Equal9~1_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst|spi|transmitting~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|transmitting~8_combout\ = (!\inst|spi|p1_data_to_cpu[5]~0_combout\ & (((\inst|spi|Equal9~1_combout\) # (!\inst|spi|Equal2~0_combout\)) # (!\inst|spi|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_data_to_cpu[5]~0_combout\,
	datab => \inst|spi|Equal2~1_combout\,
	datac => \inst|spi|Equal2~0_combout\,
	datad => \inst|spi|Equal9~1_combout\,
	combout => \inst|spi|transmitting~8_combout\);

-- Location: FF_X29_Y21_N21
\inst|spi|transmitting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|transmitting~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|transmitting~q\);

-- Location: LCCOMB_X29_Y21_N0
\inst|spi|SCLK_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|SCLK_reg~0_combout\ = (\inst|spi|transmitting~q\ & ((\inst|spi|state\(0)) # ((\inst|spi|state\(4)) # (!\inst|spi|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|state\(0),
	datab => \inst|spi|transmitting~q\,
	datac => \inst|spi|Equal9~0_combout\,
	datad => \inst|spi|state\(4),
	combout => \inst|spi|SCLK_reg~0_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst|spi|SCLK_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|SCLK_reg~1_combout\ = (\inst|spi|Equal2~2_combout\ & (\inst|spi|Equal9~1_combout\ & (\inst|spi|SCLK_reg~0_combout\ $ (\inst|spi|SCLK_reg~q\)))) # (!\inst|spi|Equal2~2_combout\ & (((\inst|spi|SCLK_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|Equal2~2_combout\,
	datab => \inst|spi|SCLK_reg~0_combout\,
	datac => \inst|spi|SCLK_reg~q\,
	datad => \inst|spi|Equal9~1_combout\,
	combout => \inst|spi|SCLK_reg~1_combout\);

-- Location: FF_X29_Y21_N9
\inst|spi|SCLK_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|SCLK_reg~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|SCLK_reg~q\);

-- Location: LCCOMB_X29_Y21_N4
\inst|spi|MISO_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|MISO_reg~0_combout\ = (\inst|spi|Equal2~2_combout\ & ((\inst|spi|SCLK_reg~q\ & ((\inst|spi|MISO_reg~q\))) # (!\inst|spi|SCLK_reg~q\ & (\miso~input_o\)))) # (!\inst|spi|Equal2~2_combout\ & (((\inst|spi|MISO_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|Equal2~2_combout\,
	datab => \miso~input_o\,
	datac => \inst|spi|MISO_reg~q\,
	datad => \inst|spi|SCLK_reg~q\,
	combout => \inst|spi|MISO_reg~0_combout\);

-- Location: FF_X29_Y21_N5
\inst|spi|MISO_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|MISO_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|MISO_reg~q\);

-- Location: LCCOMB_X29_Y12_N6
\inst|spi|shift_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg[0]~0_combout\ = ((!\inst|spi|SCLK_reg~q\) # (!\inst|spi|Equal2~1_combout\)) # (!\inst|spi|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|Equal2~0_combout\,
	datac => \inst|spi|Equal2~1_combout\,
	datad => \inst|spi|SCLK_reg~q\,
	combout => \inst|spi|shift_reg[0]~0_combout\);

-- Location: LCCOMB_X28_Y12_N8
\inst|spi|shift_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~9_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|tx_holding_reg\(7))) # (!\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|MISO_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|tx_holding_reg\(7),
	datac => \inst|spi|MISO_reg~q\,
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~9_combout\);

-- Location: LCCOMB_X23_Y13_N18
\inst|spi|p1_data_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_wr_strobe~combout\ = (\inst|spi|p1_wr_strobe~1_combout\ & (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & \inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_wr_strobe~1_combout\,
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|spi|p1_data_wr_strobe~combout\);

-- Location: FF_X23_Y13_N19
\inst|spi|data_wr_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_wr_strobe~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_wr_strobe~q\);

-- Location: LCCOMB_X29_Y12_N0
\inst|spi|tx_holding_primed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|tx_holding_primed~0_combout\ = (\inst|spi|data_wr_strobe~q\) # ((\inst|spi|transmitting~q\ & \inst|spi|tx_holding_primed~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|transmitting~q\,
	datab => \inst|spi|data_wr_strobe~q\,
	datac => \inst|spi|tx_holding_primed~q\,
	combout => \inst|spi|tx_holding_primed~0_combout\);

-- Location: FF_X29_Y12_N1
\inst|spi|tx_holding_primed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|tx_holding_primed~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_primed~q\);

-- Location: LCCOMB_X29_Y12_N2
\inst|spi|write_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|write_shift_reg~0_combout\ = (!\inst|spi|transmitting~q\ & \inst|spi|tx_holding_primed~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|spi|transmitting~q\,
	datad => \inst|spi|tx_holding_primed~q\,
	combout => \inst|spi|write_shift_reg~0_combout\);

-- Location: LCCOMB_X29_Y12_N12
\inst|spi|shift_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg[0]~2_combout\ = (\inst|spi|write_shift_reg~0_combout\) # ((\inst|spi|Equal2~0_combout\ & (\inst|spi|Equal2~1_combout\ & \inst|spi|SCLK_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|Equal2~0_combout\,
	datab => \inst|spi|write_shift_reg~0_combout\,
	datac => \inst|spi|Equal2~1_combout\,
	datad => \inst|spi|SCLK_reg~q\,
	combout => \inst|spi|shift_reg[0]~2_combout\);

-- Location: FF_X28_Y12_N9
\inst|spi|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(7));

-- Location: LCCOMB_X29_Y21_N22
\inst|spi|transmitting~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|transmitting~9_combout\ = (\inst|spi|Equal2~1_combout\ & (\inst|spi|Equal2~0_combout\ & !\inst|spi|Equal9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|Equal2~1_combout\,
	datac => \inst|spi|Equal2~0_combout\,
	datad => \inst|spi|Equal9~1_combout\,
	combout => \inst|spi|transmitting~9_combout\);

-- Location: FF_X28_Y12_N1
\inst|spi|rx_holding_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|shift_reg\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(7));

-- Location: FF_X26_Y13_N27
\inst|spi|endofpacketvalue_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(6));

-- Location: LCCOMB_X28_Y12_N0
\inst|spi|EOP~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~3_combout\ = (\inst|spi|rx_holding_reg\(6) & (\inst|spi|endofpacketvalue_reg\(6) & (\inst|spi|endofpacketvalue_reg\(7) $ (!\inst|spi|rx_holding_reg\(7))))) # (!\inst|spi|rx_holding_reg\(6) & (!\inst|spi|endofpacketvalue_reg\(6) & 
-- (\inst|spi|endofpacketvalue_reg\(7) $ (!\inst|spi|rx_holding_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|rx_holding_reg\(6),
	datab => \inst|spi|endofpacketvalue_reg\(7),
	datac => \inst|spi|rx_holding_reg\(7),
	datad => \inst|spi|endofpacketvalue_reg\(6),
	combout => \inst|spi|EOP~3_combout\);

-- Location: LCCOMB_X24_Y10_N24
\inst|spi|tx_holding_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|tx_holding_reg[4]~feeder_combout\ = \inst|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(4),
	combout => \inst|spi|tx_holding_reg[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N28
\inst|spi|write_tx_holding\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|write_tx_holding~combout\ = (\inst|spi|data_wr_strobe~q\ & ((!\inst|spi|tx_holding_primed~q\) # (!\inst|spi|transmitting~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|data_wr_strobe~q\,
	datac => \inst|spi|transmitting~q\,
	datad => \inst|spi|tx_holding_primed~q\,
	combout => \inst|spi|write_tx_holding~combout\);

-- Location: FF_X24_Y10_N25
\inst|spi|tx_holding_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|tx_holding_reg[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(4));

-- Location: LCCOMB_X24_Y10_N2
\inst|spi|tx_holding_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|tx_holding_reg[5]~feeder_combout\ = \inst|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|spi|tx_holding_reg[5]~feeder_combout\);

-- Location: FF_X24_Y10_N3
\inst|spi|tx_holding_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|tx_holding_reg[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(5));

-- Location: LCCOMB_X28_Y12_N30
\inst|spi|shift_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~7_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|tx_holding_reg\(5)))) # (!\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|shift_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|shift_reg\(6),
	datab => \inst|spi|tx_holding_reg\(5),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~7_combout\);

-- Location: FF_X28_Y12_N31
\inst|spi|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(5));

-- Location: LCCOMB_X28_Y12_N16
\inst|spi|shift_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~6_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|tx_holding_reg\(4))) # (!\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|tx_holding_reg\(4),
	datac => \inst|spi|shift_reg\(5),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~6_combout\);

-- Location: FF_X28_Y12_N17
\inst|spi|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(4));

-- Location: LCCOMB_X24_Y10_N30
\inst|spi|tx_holding_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|tx_holding_reg[3]~feeder_combout\ = \inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|spi|tx_holding_reg[3]~feeder_combout\);

-- Location: FF_X24_Y10_N31
\inst|spi|tx_holding_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|tx_holding_reg[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(3));

-- Location: LCCOMB_X28_Y12_N24
\inst|spi|shift_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~5_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|tx_holding_reg\(3)))) # (!\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|shift_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|spi|shift_reg\(4),
	datac => \inst|spi|tx_holding_reg\(3),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~5_combout\);

-- Location: FF_X28_Y12_N25
\inst|spi|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(3));

-- Location: LCCOMB_X28_Y12_N4
\inst|spi|rx_holding_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|rx_holding_reg[3]~feeder_combout\ = \inst|spi|shift_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|shift_reg\(3),
	combout => \inst|spi|rx_holding_reg[3]~feeder_combout\);

-- Location: FF_X28_Y12_N5
\inst|spi|rx_holding_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|rx_holding_reg[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(3));

-- Location: FF_X28_Y13_N29
\inst|spi|endofpacketvalue_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(2));

-- Location: FF_X28_Y13_N13
\inst|spi|endofpacketvalue_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(3));

-- Location: LCCOMB_X28_Y13_N28
\inst|spi|EOP~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~1_combout\ = (\inst|spi|rx_holding_reg\(2) & (\inst|spi|endofpacketvalue_reg\(2) & (\inst|spi|rx_holding_reg\(3) $ (!\inst|spi|endofpacketvalue_reg\(3))))) # (!\inst|spi|rx_holding_reg\(2) & (!\inst|spi|endofpacketvalue_reg\(2) & 
-- (\inst|spi|rx_holding_reg\(3) $ (!\inst|spi|endofpacketvalue_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|rx_holding_reg\(2),
	datab => \inst|spi|rx_holding_reg\(3),
	datac => \inst|spi|endofpacketvalue_reg\(2),
	datad => \inst|spi|endofpacketvalue_reg\(3),
	combout => \inst|spi|EOP~1_combout\);

-- Location: LCCOMB_X28_Y12_N20
\inst|spi|rx_holding_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|rx_holding_reg[4]~feeder_combout\ = \inst|spi|shift_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|shift_reg\(4),
	combout => \inst|spi|rx_holding_reg[4]~feeder_combout\);

-- Location: FF_X28_Y12_N21
\inst|spi|rx_holding_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|rx_holding_reg[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(4));

-- Location: FF_X28_Y12_N13
\inst|spi|rx_holding_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|shift_reg\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(5));

-- Location: FF_X28_Y13_N1
\inst|spi|endofpacketvalue_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(5));

-- Location: LCCOMB_X28_Y12_N12
\inst|spi|EOP~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~2_combout\ = (\inst|spi|endofpacketvalue_reg\(4) & (\inst|spi|rx_holding_reg\(4) & (\inst|spi|rx_holding_reg\(5) $ (!\inst|spi|endofpacketvalue_reg\(5))))) # (!\inst|spi|endofpacketvalue_reg\(4) & (!\inst|spi|rx_holding_reg\(4) & 
-- (\inst|spi|rx_holding_reg\(5) $ (!\inst|spi|endofpacketvalue_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|endofpacketvalue_reg\(4),
	datab => \inst|spi|rx_holding_reg\(4),
	datac => \inst|spi|rx_holding_reg\(5),
	datad => \inst|spi|endofpacketvalue_reg\(5),
	combout => \inst|spi|EOP~2_combout\);

-- Location: LCCOMB_X28_Y12_N22
\inst|spi|EOP~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~4_combout\ = (\inst|spi|EOP~0_combout\ & (\inst|spi|EOP~3_combout\ & (\inst|spi|EOP~1_combout\ & \inst|spi|EOP~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|EOP~0_combout\,
	datab => \inst|spi|EOP~3_combout\,
	datac => \inst|spi|EOP~1_combout\,
	datad => \inst|spi|EOP~2_combout\,
	combout => \inst|spi|EOP~4_combout\);

-- Location: LCCOMB_X26_Y13_N28
\inst|spi|EOP~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~8_combout\ = (\inst|spi|endofpacketvalue_reg\(6) & (\inst|cpu|d_writedata\(6) & (\inst|cpu|d_writedata\(7) $ (!\inst|spi|endofpacketvalue_reg\(7))))) # (!\inst|spi|endofpacketvalue_reg\(6) & (!\inst|cpu|d_writedata\(6) & 
-- (\inst|cpu|d_writedata\(7) $ (!\inst|spi|endofpacketvalue_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|endofpacketvalue_reg\(6),
	datab => \inst|cpu|d_writedata\(7),
	datac => \inst|spi|endofpacketvalue_reg\(7),
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|spi|EOP~8_combout\);

-- Location: FF_X28_Y13_N15
\inst|spi|endofpacketvalue_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(4));

-- Location: LCCOMB_X28_Y13_N14
\inst|spi|EOP~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~7_combout\ = (\inst|cpu|d_writedata\(4) & (\inst|spi|endofpacketvalue_reg\(4) & (\inst|cpu|d_writedata\(5) $ (!\inst|spi|endofpacketvalue_reg\(5))))) # (!\inst|cpu|d_writedata\(4) & (!\inst|spi|endofpacketvalue_reg\(4) & 
-- (\inst|cpu|d_writedata\(5) $ (!\inst|spi|endofpacketvalue_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(4),
	datab => \inst|cpu|d_writedata\(5),
	datac => \inst|spi|endofpacketvalue_reg\(4),
	datad => \inst|spi|endofpacketvalue_reg\(5),
	combout => \inst|spi|EOP~7_combout\);

-- Location: LCCOMB_X28_Y13_N12
\inst|spi|EOP~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~6_combout\ = (\inst|cpu|d_writedata\(3) & (\inst|spi|endofpacketvalue_reg\(3) & (\inst|cpu|d_writedata\(2) $ (!\inst|spi|endofpacketvalue_reg\(2))))) # (!\inst|cpu|d_writedata\(3) & (!\inst|spi|endofpacketvalue_reg\(3) & 
-- (\inst|cpu|d_writedata\(2) $ (!\inst|spi|endofpacketvalue_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(3),
	datab => \inst|cpu|d_writedata\(2),
	datac => \inst|spi|endofpacketvalue_reg\(3),
	datad => \inst|spi|endofpacketvalue_reg\(2),
	combout => \inst|spi|EOP~6_combout\);

-- Location: LCCOMB_X28_Y13_N10
\inst|spi|EOP~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~9_combout\ = (\inst|spi|EOP~5_combout\ & (\inst|spi|EOP~8_combout\ & (\inst|spi|EOP~7_combout\ & \inst|spi|EOP~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|EOP~5_combout\,
	datab => \inst|spi|EOP~8_combout\,
	datac => \inst|spi|EOP~7_combout\,
	datad => \inst|spi|EOP~6_combout\,
	combout => \inst|spi|EOP~9_combout\);

-- Location: LCCOMB_X23_Y13_N28
\inst|spi|EOP~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~10_combout\ = (\inst|spi|p1_data_wr_strobe~combout\ & ((\inst|spi|EOP~9_combout\) # ((\inst|spi|p1_data_rd_strobe~combout\ & \inst|spi|EOP~4_combout\)))) # (!\inst|spi|p1_data_wr_strobe~combout\ & (\inst|spi|p1_data_rd_strobe~combout\ & 
-- (\inst|spi|EOP~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_data_wr_strobe~combout\,
	datab => \inst|spi|p1_data_rd_strobe~combout\,
	datac => \inst|spi|EOP~4_combout\,
	datad => \inst|spi|EOP~9_combout\,
	combout => \inst|spi|EOP~10_combout\);

-- Location: FF_X26_Y13_N31
\inst|spi|endofpacketvalue_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(15),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(15));

-- Location: LCCOMB_X26_Y13_N2
\inst|spi|endofpacketvalue_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|endofpacketvalue_reg[13]~feeder_combout\ = \inst|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(13),
	combout => \inst|spi|endofpacketvalue_reg[13]~feeder_combout\);

-- Location: FF_X26_Y13_N3
\inst|spi|endofpacketvalue_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|endofpacketvalue_reg[13]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(13));

-- Location: LCCOMB_X26_Y13_N30
\inst|spi|EOP~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~11_combout\ = (!\inst|spi|endofpacketvalue_reg\(14) & (!\inst|spi|endofpacketvalue_reg\(12) & (!\inst|spi|endofpacketvalue_reg\(15) & !\inst|spi|endofpacketvalue_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|endofpacketvalue_reg\(14),
	datab => \inst|spi|endofpacketvalue_reg\(12),
	datac => \inst|spi|endofpacketvalue_reg\(15),
	datad => \inst|spi|endofpacketvalue_reg\(13),
	combout => \inst|spi|EOP~11_combout\);

-- Location: FF_X26_Y13_N25
\inst|spi|endofpacketvalue_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(9));

-- Location: FF_X26_Y13_N1
\inst|spi|endofpacketvalue_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(10));

-- Location: FF_X26_Y13_N11
\inst|spi|endofpacketvalue_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(8));

-- Location: LCCOMB_X26_Y13_N0
\inst|spi|EOP~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~12_combout\ = (!\inst|spi|endofpacketvalue_reg\(11) & (!\inst|spi|endofpacketvalue_reg\(9) & (!\inst|spi|endofpacketvalue_reg\(10) & !\inst|spi|endofpacketvalue_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|endofpacketvalue_reg\(11),
	datab => \inst|spi|endofpacketvalue_reg\(9),
	datac => \inst|spi|endofpacketvalue_reg\(10),
	datad => \inst|spi|endofpacketvalue_reg\(8),
	combout => \inst|spi|EOP~12_combout\);

-- Location: LCCOMB_X26_Y13_N12
\inst|spi|EOP~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~13_combout\ = (\inst|spi|EOP~11_combout\ & \inst|spi|EOP~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|spi|EOP~11_combout\,
	datad => \inst|spi|EOP~12_combout\,
	combout => \inst|spi|EOP~13_combout\);

-- Location: LCCOMB_X23_Y13_N20
\inst|spi|EOP~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|EOP~14_combout\ = (!\inst|spi|status_wr_strobe~combout\ & ((\inst|spi|EOP~q\) # ((\inst|spi|EOP~10_combout\ & \inst|spi|EOP~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|status_wr_strobe~combout\,
	datab => \inst|spi|EOP~10_combout\,
	datac => \inst|spi|EOP~q\,
	datad => \inst|spi|EOP~13_combout\,
	combout => \inst|spi|EOP~14_combout\);

-- Location: FF_X23_Y13_N21
\inst|spi|EOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|EOP~14_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|EOP~q\);

-- Location: LCCOMB_X24_Y13_N26
\inst|spi|data_to_cpu[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[9]~5_combout\ = (\inst|cpu|W_alu_result\(2) & ((\inst|cpu|W_alu_result\(3)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|spi|data_to_cpu[9]~5_combout\);

-- Location: LCCOMB_X26_Y13_N24
\inst|spi|p1_data_to_cpu[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[9]~8_combout\ = (\inst|cpu|W_alu_result\(2) & (((!\inst|spi|data_to_cpu[9]~5_combout\)))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|spi|data_to_cpu[9]~5_combout\ & ((\inst|spi|endofpacketvalue_reg\(9)))) # 
-- (!\inst|spi|data_to_cpu[9]~5_combout\ & (\inst|spi|EOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|spi|EOP~q\,
	datac => \inst|spi|endofpacketvalue_reg\(9),
	datad => \inst|spi|data_to_cpu[9]~5_combout\,
	combout => \inst|spi|p1_data_to_cpu[9]~8_combout\);

-- Location: LCCOMB_X24_Y13_N20
\inst|spi|p1_data_to_cpu[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[9]~9_combout\ = (\inst|spi|data_to_cpu[9]~4_combout\ & ((\inst|spi|p1_data_to_cpu[9]~8_combout\ & (\inst|spi|p1_data_to_cpu[9]~7_combout\)) # (!\inst|spi|p1_data_to_cpu[9]~8_combout\ & ((\inst|spi|iEOP_reg~q\))))) # 
-- (!\inst|spi|data_to_cpu[9]~4_combout\ & (((\inst|spi|p1_data_to_cpu[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_data_to_cpu[9]~7_combout\,
	datab => \inst|spi|data_to_cpu[9]~4_combout\,
	datac => \inst|spi|iEOP_reg~q\,
	datad => \inst|spi|p1_data_to_cpu[9]~8_combout\,
	combout => \inst|spi|p1_data_to_cpu[9]~9_combout\);

-- Location: LCCOMB_X26_Y14_N28
\inst|spi|p1_data_to_cpu[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[9]~10_combout\ = (\inst|spi|p1_data_to_cpu[9]~9_combout\ & ((\inst|cpu|W_alu_result\(2)) # (\inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|spi|p1_data_to_cpu[9]~9_combout\,
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|spi|p1_data_to_cpu[9]~10_combout\);

-- Location: FF_X26_Y14_N29
\inst|spi|data_to_cpu[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[9]~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(9));

-- Location: LCCOMB_X26_Y14_N18
\inst|spi_spi_control_port_translator|av_readdata_pre[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\ = \inst|spi|data_to_cpu\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|data_to_cpu\(9),
	combout => \inst|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: FF_X26_Y14_N19
\inst|spi_spi_control_port_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X26_Y14_N26
\inst|rsp_xbar_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst|uart_s1_translator|av_readdata_pre\(9)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(9))))) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst|spi_spi_control_port_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(9),
	datad => \inst|spi_spi_control_port_translator|av_readdata_pre\(9),
	combout => \inst|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: FF_X26_Y10_N17
\inst|timer_geral|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(25),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(25));

-- Location: LCCOMB_X26_Y10_N16
\inst|timer_geral|read_mux_out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[9]~9_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(25)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|counter_snapshot\(9),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(25),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timer_geral|read_mux_out[9]~9_combout\);

-- Location: LCCOMB_X26_Y14_N30
\inst|timer_geral|read_mux_out[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[9]~10_combout\ = (\inst|timer_geral|read_mux_out~8_combout\) # ((\inst|timer_geral|read_mux_out[9]~9_combout\) # ((\inst|timer_geral|period_h_register\(9) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|read_mux_out~8_combout\,
	datab => \inst|timer_geral|period_h_register\(9),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out[9]~9_combout\,
	combout => \inst|timer_geral|read_mux_out[9]~10_combout\);

-- Location: FF_X26_Y14_N31
\inst|timer_geral|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[9]~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(9));

-- Location: FF_X26_Y14_N3
\inst|timer_geral_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X26_Y14_N2
\inst|rsp_xbar_mux_001|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst|rsp_xbar_mux_001|src_payload~35_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|timer_geral_s1_translator|av_readdata_pre\(9) & 
-- \inst|timer_geral_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~35_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(9),
	datad => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X26_Y14_N14
\inst|rsp_xbar_mux_001|src_payload~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~37_combout\ = (\inst|rsp_xbar_mux_001|src_payload~34_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~32_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~33_combout\) # (\inst|rsp_xbar_mux_001|src_payload~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~34_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~32_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~33_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~36_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: LCCOMB_X20_Y14_N26
\inst|cpu|av_ld_byte1_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[1]~1_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~37_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte1_data[1]~1_combout\);

-- Location: FF_X20_Y14_N27
\inst|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[1]~1_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X17_Y14_N14
\inst|cpu|W_rf_wr_data[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[9]~5_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte1_data\(1))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|E_alu_result~28_combout\ & (\inst|cpu|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~28_combout\,
	datab => \inst|cpu|W_alu_result\(9),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|av_ld_byte1_data\(1),
	combout => \inst|cpu|W_rf_wr_data[9]~5_combout\);

-- Location: FF_X20_Y18_N9
\inst|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[25]~1_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(25));

-- Location: LCCOMB_X20_Y18_N20
\inst|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~13_combout\ = (\inst|cpu|d_writedata\(25) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(25),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X20_Y18_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X19_Y20_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(25))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(25),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(25),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout\);

-- Location: LCCOMB_X27_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~5_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(19) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(19),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X27_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X23_Y21_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~29_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(19),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~4_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X27_Y19_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X28_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~25_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(20),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(20),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~27_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(22))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~25_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~25_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(22),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X28_Y19_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~27_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X28_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~30_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(21))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~29_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~29_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(21),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X28_Y19_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~30_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(20));

-- Location: FF_X28_Y19_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X24_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~23_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X24_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X27_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~11_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X27_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X28_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~42_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(17),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCCOMB_X28_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~43_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(19))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~42_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~42_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(19),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: FF_X28_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~43_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X28_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X28_Y19_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X28_Y20_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~27_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X28_Y20_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X27_Y18_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~81_combout\);

-- Location: FF_X27_Y18_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~81_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X28_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(16),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.010~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X24_Y20_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~27_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(14),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X24_Y20_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X24_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(14))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(14),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(14),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X26_Y18_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~72_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~71_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~71_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X28_Y18_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~72_combout\,
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X28_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X28_Y18_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X28_Y20_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~24_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(15),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X28_Y20_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X28_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(15)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(15),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(15),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~66_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(17)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~65_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~65_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X28_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X28_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(16),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X28_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X26_Y20_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~25_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(16))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(16),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X26_Y20_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X26_Y20_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(13)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(13),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(13),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout\);

-- Location: LCCOMB_X28_Y20_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[12]~5_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[12]~5_combout\);

-- Location: FF_X28_Y20_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[12]~5_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X28_Y20_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(12)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(12),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(12),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\);

-- Location: LCCOMB_X27_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~26_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X27_Y19_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X26_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(13)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(13),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(13),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~70_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~69_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(15),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~69_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X30_Y18_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X30_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~68_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~67_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~67_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(14),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X30_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X28_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(13),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X28_Y18_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X24_Y19_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~22_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(13))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X24_Y19_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X23_Y21_N0
\inst|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~15_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(10),
	combout => \inst|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X23_Y21_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X23_Y21_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(10))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(10),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(10),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[10]~10_combout\);

-- Location: LCCOMB_X28_Y20_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[9]~6_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[9]~6_combout\);

-- Location: FF_X29_Y20_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X28_Y20_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[9]~6_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(12),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X23_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(9)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(9),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(9),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\);

-- Location: LCCOMB_X24_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~34_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X24_Y19_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X26_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(31))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCCOMB_X26_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~59_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58_combout\ & 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(33)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58_combout\ 
-- & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~58_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(33),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: FF_X26_Y18_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~59_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(32));

-- Location: FF_X26_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(32),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X29_Y20_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X29_Y20_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X22_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~5_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X22_Y19_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X21_Y19_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(5),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X24_Y17_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~36_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~36_combout\);

-- Location: FF_X24_Y17_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(30));

-- Location: FF_X20_Y17_N27
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(30),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X20_Y17_N12
\inst|cpu|F_iw[30]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[30]~106_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	combout => \inst|cpu|F_iw[30]~106_combout\);

-- Location: LCCOMB_X20_Y16_N12
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\);

-- Location: LCCOMB_X20_Y16_N26
\inst|cpu|F_iw[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[30]~95_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[30]~106_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|cpu|D_iw[31]~3_combout\,
	datac => \inst|cpu|F_iw[30]~106_combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\,
	combout => \inst|cpu|F_iw[30]~95_combout\);

-- Location: FF_X20_Y16_N27
\inst|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[30]~95_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(30));

-- Location: LCCOMB_X14_Y16_N4
\inst|cpu|E_src1[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[9]~11_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|cpu|R_src1~32_combout\,
	combout => \inst|cpu|E_src1[9]~11_combout\);

-- Location: FF_X14_Y16_N5
\inst|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[9]~11_combout\,
	asdata => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(9));

-- Location: LCCOMB_X15_Y18_N18
\inst|cpu|R_src2_lo[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[8]~6_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(14))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|cpu|R_src2_lo[8]~6_combout\);

-- Location: FF_X15_Y18_N19
\inst|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[8]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(8));

-- Location: LCCOMB_X20_Y18_N30
\inst|cpu|R_src2_lo[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[5]~9_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(11))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[5]~9_combout\);

-- Location: FF_X20_Y18_N31
\inst|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[5]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(5));

-- Location: LCCOMB_X12_Y17_N22
\inst|cpu|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~6_combout\ = (\inst|cpu|E_src1\(3) & ((\inst|cpu|E_src2\(3) & (\inst|cpu|Add2~5\ & VCC)) # (!\inst|cpu|E_src2\(3) & (!\inst|cpu|Add2~5\)))) # (!\inst|cpu|E_src1\(3) & ((\inst|cpu|E_src2\(3) & (!\inst|cpu|Add2~5\)) # (!\inst|cpu|E_src2\(3) & 
-- ((\inst|cpu|Add2~5\) # (GND)))))
-- \inst|cpu|Add2~7\ = CARRY((\inst|cpu|E_src1\(3) & (!\inst|cpu|E_src2\(3) & !\inst|cpu|Add2~5\)) # (!\inst|cpu|E_src1\(3) & ((!\inst|cpu|Add2~5\) # (!\inst|cpu|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(3),
	datab => \inst|cpu|E_src2\(3),
	datad => VCC,
	cin => \inst|cpu|Add2~5\,
	combout => \inst|cpu|Add2~6_combout\,
	cout => \inst|cpu|Add2~7\);

-- Location: LCCOMB_X12_Y17_N24
\inst|cpu|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~8_combout\ = ((\inst|cpu|E_src2\(4) $ (\inst|cpu|E_src1\(4) $ (!\inst|cpu|Add2~7\)))) # (GND)
-- \inst|cpu|Add2~9\ = CARRY((\inst|cpu|E_src2\(4) & ((\inst|cpu|E_src1\(4)) # (!\inst|cpu|Add2~7\))) # (!\inst|cpu|E_src2\(4) & (\inst|cpu|E_src1\(4) & !\inst|cpu|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(4),
	datab => \inst|cpu|E_src1\(4),
	datad => VCC,
	cin => \inst|cpu|Add2~7\,
	combout => \inst|cpu|Add2~8_combout\,
	cout => \inst|cpu|Add2~9\);

-- Location: LCCOMB_X12_Y17_N26
\inst|cpu|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~10_combout\ = (\inst|cpu|E_src1\(5) & ((\inst|cpu|E_src2\(5) & (\inst|cpu|Add2~9\ & VCC)) # (!\inst|cpu|E_src2\(5) & (!\inst|cpu|Add2~9\)))) # (!\inst|cpu|E_src1\(5) & ((\inst|cpu|E_src2\(5) & (!\inst|cpu|Add2~9\)) # (!\inst|cpu|E_src2\(5) 
-- & ((\inst|cpu|Add2~9\) # (GND)))))
-- \inst|cpu|Add2~11\ = CARRY((\inst|cpu|E_src1\(5) & (!\inst|cpu|E_src2\(5) & !\inst|cpu|Add2~9\)) # (!\inst|cpu|E_src1\(5) & ((!\inst|cpu|Add2~9\) # (!\inst|cpu|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(5),
	datab => \inst|cpu|E_src2\(5),
	datad => VCC,
	cin => \inst|cpu|Add2~9\,
	combout => \inst|cpu|Add2~10_combout\,
	cout => \inst|cpu|Add2~11\);

-- Location: LCCOMB_X12_Y17_N28
\inst|cpu|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~12_combout\ = ((\inst|cpu|E_src2\(6) $ (\inst|cpu|E_src1\(6) $ (!\inst|cpu|Add2~11\)))) # (GND)
-- \inst|cpu|Add2~13\ = CARRY((\inst|cpu|E_src2\(6) & ((\inst|cpu|E_src1\(6)) # (!\inst|cpu|Add2~11\))) # (!\inst|cpu|E_src2\(6) & (\inst|cpu|E_src1\(6) & !\inst|cpu|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(6),
	datab => \inst|cpu|E_src1\(6),
	datad => VCC,
	cin => \inst|cpu|Add2~11\,
	combout => \inst|cpu|Add2~12_combout\,
	cout => \inst|cpu|Add2~13\);

-- Location: LCCOMB_X12_Y16_N4
\inst|cpu|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~20_combout\ = ((\inst|cpu|E_src2\(10) $ (\inst|cpu|E_src1\(10) $ (!\inst|cpu|Add2~19\)))) # (GND)
-- \inst|cpu|Add2~21\ = CARRY((\inst|cpu|E_src2\(10) & ((\inst|cpu|E_src1\(10)) # (!\inst|cpu|Add2~19\))) # (!\inst|cpu|E_src2\(10) & (\inst|cpu|E_src1\(10) & !\inst|cpu|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(10),
	datab => \inst|cpu|E_src1\(10),
	datad => VCC,
	cin => \inst|cpu|Add2~19\,
	combout => \inst|cpu|Add2~20_combout\,
	cout => \inst|cpu|Add2~21\);

-- Location: LCCOMB_X12_Y16_N6
\inst|cpu|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~22_combout\ = (\inst|cpu|E_src2\(11) & ((\inst|cpu|E_src1\(11) & (\inst|cpu|Add2~21\ & VCC)) # (!\inst|cpu|E_src1\(11) & (!\inst|cpu|Add2~21\)))) # (!\inst|cpu|E_src2\(11) & ((\inst|cpu|E_src1\(11) & (!\inst|cpu|Add2~21\)) # 
-- (!\inst|cpu|E_src1\(11) & ((\inst|cpu|Add2~21\) # (GND)))))
-- \inst|cpu|Add2~23\ = CARRY((\inst|cpu|E_src2\(11) & (!\inst|cpu|E_src1\(11) & !\inst|cpu|Add2~21\)) # (!\inst|cpu|E_src2\(11) & ((!\inst|cpu|Add2~21\) # (!\inst|cpu|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(11),
	datab => \inst|cpu|E_src1\(11),
	datad => VCC,
	cin => \inst|cpu|Add2~21\,
	combout => \inst|cpu|Add2~22_combout\,
	cout => \inst|cpu|Add2~23\);

-- Location: LCCOMB_X14_Y18_N0
\inst|cpu|E_src1[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[12]~8_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|R_src1~32_combout\,
	combout => \inst|cpu|E_src1[12]~8_combout\);

-- Location: FF_X14_Y18_N1
\inst|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[12]~8_combout\,
	asdata => \inst|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(12));

-- Location: LCCOMB_X14_Y18_N20
\inst|cpu|E_logic_result[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[12]~9_combout\ = (\inst|cpu|E_src1\(12) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src2\(12)))))) # (!\inst|cpu|E_src1\(12) & ((\inst|cpu|E_src2\(12) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(12) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|E_src1\(12),
	datac => \inst|cpu|E_src2\(12),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[12]~9_combout\);

-- Location: LCCOMB_X15_Y15_N12
\inst|cpu|W_alu_result[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[12]~22_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[12]~9_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (!\inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_logic~q\,
	datac => \inst|cpu|E_alu_sub~q\,
	datad => \inst|cpu|E_logic_result[12]~9_combout\,
	combout => \inst|cpu|W_alu_result[12]~22_combout\);

-- Location: LCCOMB_X15_Y15_N18
\inst|cpu|W_alu_result[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[12]~8_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (((\inst|cpu|W_alu_result[12]~22_combout\)))) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|W_alu_result[12]~22_combout\ & ((\inst|cpu|Add2~24_combout\))) # 
-- (!\inst|cpu|W_alu_result[12]~22_combout\ & (\inst|cpu|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~24_combout\,
	datab => \inst|cpu|Add2~24_combout\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|W_alu_result[12]~22_combout\,
	combout => \inst|cpu|W_alu_result[12]~8_combout\);

-- Location: LCCOMB_X15_Y15_N26
\inst|cpu|W_alu_result[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[12]~feeder_combout\ = \inst|cpu|W_alu_result[12]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|W_alu_result[12]~8_combout\,
	combout => \inst|cpu|W_alu_result[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N6
\inst|cpu|E_shift_rot_result_nxt[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[12]~9_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(13)))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(11),
	datad => \inst|cpu|E_shift_rot_result\(13),
	combout => \inst|cpu|E_shift_rot_result_nxt[12]~9_combout\);

-- Location: FF_X14_Y15_N7
\inst|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[12]~9_combout\,
	asdata => \inst|cpu|E_src1\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(12));

-- Location: FF_X15_Y15_N27
\inst|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[12]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(12));

-- Location: LCCOMB_X15_Y12_N24
\inst|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~1_combout\ = (!\inst|cpu|W_alu_result\(9) & (\inst|cpu|W_alu_result\(12) & (!\inst|cpu|W_alu_result\(11) & !\inst|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(9),
	datab => \inst|cpu|W_alu_result\(12),
	datac => \inst|cpu|W_alu_result\(11),
	datad => \inst|cpu|W_alu_result\(10),
	combout => \inst|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X15_Y12_N26
\inst|addr_router_001|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~4_combout\ = (\inst|addr_router_001|Equal1~0_combout\ & (!\inst|cpu|W_alu_result\(13) & \inst|addr_router_001|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|cpu|W_alu_result\(13),
	datad => \inst|addr_router_001|Equal2~1_combout\,
	combout => \inst|addr_router_001|Equal2~4_combout\);

-- Location: LCCOMB_X19_Y12_N20
\inst|addr_router_001|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal12~0_combout\ = (\inst|addr_router_001|Equal3~5_combout\ & (\inst|addr_router_001|Equal10~2_combout\ & (\inst|cpu|W_alu_result\(8) & \inst|addr_router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~5_combout\,
	datab => \inst|addr_router_001|Equal10~2_combout\,
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|addr_router_001|Equal2~4_combout\,
	combout => \inst|addr_router_001|Equal12~0_combout\);

-- Location: LCCOMB_X15_Y13_N28
\inst|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src0_valid~0_combout\ = (!\inst|addr_router_001|src_channel[0]~6_combout\ & (!\inst|addr_router_001|Equal12~0_combout\ & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & !\inst|addr_router_001|src_channel[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|src_channel[0]~6_combout\,
	datab => \inst|addr_router_001|Equal12~0_combout\,
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|addr_router_001|src_channel[0]~4_combout\,
	combout => \inst|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X15_Y12_N28
\inst|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~1_combout\ = (((\inst|cpu|W_alu_result\(13)) # (\inst|cpu|W_alu_result\(12))) # (!\inst|addr_router_001|Equal1~0_combout\)) # (!\inst|cpu|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(11),
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|cpu|W_alu_result\(13),
	datad => \inst|cpu|W_alu_result\(12),
	combout => \inst|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X15_Y13_N0
\inst|cmd_xbar_mux|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|WideOr1~2_combout\ = (!\inst|addr_router_001|src_channel[0]~6_combout\ & (\inst|cmd_xbar_mux|saved_grant\(1) & (\inst|uart_s1_translator|av_begintransfer~0_combout\ & !\inst|addr_router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|src_channel[0]~6_combout\,
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|addr_router_001|Equal1~1_combout\,
	combout => \inst|cmd_xbar_mux|WideOr1~2_combout\);

-- Location: LCCOMB_X15_Y13_N26
\inst|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|WideOr1~combout\ = (\inst|cmd_xbar_mux|WideOr1~3_combout\) # ((\inst|cmd_xbar_mux|WideOr1~2_combout\ & (!\inst|addr_router_001|Equal12~0_combout\ & !\inst|addr_router_001|src_channel[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|WideOr1~3_combout\,
	datab => \inst|cmd_xbar_mux|WideOr1~2_combout\,
	datac => \inst|addr_router_001|Equal12~0_combout\,
	datad => \inst|addr_router_001|src_channel[0]~4_combout\,
	combout => \inst|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X17_Y10_N28
\inst|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~0_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\inst|cmd_xbar_mux|saved_grant\(1)) # (\inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X17_Y10_N30
\inst|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~1_combout\ = (\inst|cmd_xbar_mux|WideOr1~combout\ & ((\inst|cmd_xbar_mux|update_grant~0_combout\))) # (!\inst|cmd_xbar_mux|WideOr1~combout\ & (!\inst|cmd_xbar_mux|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|packet_in_progress~q\,
	datac => \inst|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst|cmd_xbar_mux|update_grant~0_combout\,
	combout => \inst|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X15_Y13_N14
\inst|cmd_xbar_mux|arb|top_priority_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout\ = (\inst|cmd_xbar_mux|update_grant~1_combout\ & ((\inst|cmd_xbar_mux|src_valid~2_combout\) # ((\inst|cmd_xbar_demux_001|src0_valid~0_combout\ & !\inst|addr_router_001|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_valid~2_combout\,
	datab => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|cmd_xbar_mux|update_grant~1_combout\,
	datad => \inst|addr_router_001|Equal1~1_combout\,
	combout => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout\);

-- Location: FF_X15_Y13_N9
\inst|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X15_Y13_N6
\inst|cmd_xbar_demux_001|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src0_valid~1_combout\ = (!\inst|addr_router_001|Equal1~1_combout\ & \inst|cmd_xbar_demux_001|src0_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|addr_router_001|Equal1~1_combout\,
	datad => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst|cmd_xbar_demux_001|src0_valid~1_combout\);

-- Location: LCCOMB_X15_Y13_N8
\inst|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst|cmd_xbar_mux|src_valid~2_combout\ & (((\inst|cmd_xbar_mux|arb|top_priority_reg\(1) & !\inst|cmd_xbar_demux_001|src0_valid~1_combout\)) # (!\inst|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_mux|src_valid~2_combout\,
	datac => \inst|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X17_Y13_N23
\inst|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X16_Y14_N18
\inst|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(46) = (\inst|cpu|W_alu_result\(10) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # ((\inst|cpu|F_pc\(8) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cpu|W_alu_result\(10) & (\inst|cpu|F_pc\(8) & 
-- ((\inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(10),
	datab => \inst|cpu|F_pc\(8),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(46));

-- Location: FF_X16_Y14_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X19_Y17_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~35_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) 
-- & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~35_combout\);

-- Location: FF_X19_Y17_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(29));

-- Location: FF_X19_Y17_N1
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(29),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X19_Y17_N2
\inst|cpu|F_iw[29]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[29]~93_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst|cpu|F_iw[29]~93_combout\);

-- Location: LCCOMB_X19_Y17_N14
\inst|cpu|F_iw[29]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[29]~94_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[29]~93_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~3_combout\,
	datab => \inst|cpu|F_iw[29]~93_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	combout => \inst|cpu|F_iw[29]~94_combout\);

-- Location: FF_X19_Y17_N15
\inst|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[29]~94_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(29));

-- Location: LCCOMB_X14_Y17_N14
\inst|cpu|E_src1[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[7]~13_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(11),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|cpu|E_src1[7]~13_combout\);

-- Location: LCCOMB_X17_Y16_N0
\inst|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[0]~0_combout\ = \inst|cpu|F_pc\(0) $ (VCC)
-- \inst|cpu|F_pc_plus_one[0]~1\ = CARRY(\inst|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(0),
	datad => VCC,
	combout => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \inst|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X17_Y16_N2
\inst|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[1]~2_combout\ = (\inst|cpu|F_pc\(1) & (!\inst|cpu|F_pc_plus_one[0]~1\)) # (!\inst|cpu|F_pc\(1) & ((\inst|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \inst|cpu|F_pc_plus_one[1]~3\ = CARRY((!\inst|cpu|F_pc_plus_one[0]~1\) # (!\inst|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(1),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[0]~1\,
	combout => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \inst|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X17_Y16_N4
\inst|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[2]~4_combout\ = (\inst|cpu|F_pc\(2) & (\inst|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\inst|cpu|F_pc\(2) & (!\inst|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \inst|cpu|F_pc_plus_one[2]~5\ = CARRY((\inst|cpu|F_pc\(2) & !\inst|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(2),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[1]~3\,
	combout => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \inst|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X17_Y16_N6
\inst|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[3]~6_combout\ = (\inst|cpu|F_pc\(3) & (!\inst|cpu|F_pc_plus_one[2]~5\)) # (!\inst|cpu|F_pc\(3) & ((\inst|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \inst|cpu|F_pc_plus_one[3]~7\ = CARRY((!\inst|cpu|F_pc_plus_one[2]~5\) # (!\inst|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(3),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[2]~5\,
	combout => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \inst|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X17_Y16_N8
\inst|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[4]~8_combout\ = (\inst|cpu|F_pc\(4) & (\inst|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\inst|cpu|F_pc\(4) & (!\inst|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \inst|cpu|F_pc_plus_one[4]~9\ = CARRY((\inst|cpu|F_pc\(4) & !\inst|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(4),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[3]~7\,
	combout => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \inst|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X17_Y16_N10
\inst|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_plus_one[5]~10_combout\ = (\inst|cpu|F_pc\(5) & (!\inst|cpu|F_pc_plus_one[4]~9\)) # (!\inst|cpu|F_pc\(5) & ((\inst|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \inst|cpu|F_pc_plus_one[5]~11\ = CARRY((!\inst|cpu|F_pc_plus_one[4]~9\) # (!\inst|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(5),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[4]~9\,
	combout => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \inst|cpu|F_pc_plus_one[5]~11\);

-- Location: FF_X14_Y17_N15
\inst|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[7]~13_combout\,
	asdata => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(7));

-- Location: FF_X15_Y17_N7
\inst|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[7]~14_combout\,
	asdata => \inst|cpu|E_src1\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(7));

-- Location: FF_X15_Y16_N21
\inst|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[7]~13_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(7));

-- Location: LCCOMB_X21_Y11_N8
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|uart_s1_translator|uav_waitrequest~0_combout\ & 
-- (\inst|cpu_data_master_translator|uav_read~0_combout\ & !\inst|uart_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X21_Y11_N2
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|addr_router_001|Equal3~4_combout\ & (\inst|cpu|W_alu_result\(7) & (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \inst|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~4_combout\,
	datab => \inst|cpu|W_alu_result\(7),
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst|cpu|W_alu_result\(5),
	combout => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X21_Y11_N24
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|uart_s1_translator|read_latency_shift_reg\(0)) # (!\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X21_Y11_N25
\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X22_Y11_N8
\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ = (\inst|addr_router_001|Equal3~4_combout\ & (\inst|cpu|W_alu_result\(5) & (!\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~4_combout\,
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu|W_alu_result\(7),
	combout => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCCOMB_X22_Y11_N14
\inst|uart_s1_translator|wait_latency_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|wait_latency_counter~7_combout\ = (\inst|uart_s1_translator|av_begintransfer~0_combout\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (!\inst|uart_s1_translator|wait_latency_counter\(0) & 
-- \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|uart_s1_translator|wait_latency_counter\(0),
	datad => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	combout => \inst|uart_s1_translator|wait_latency_counter~7_combout\);

-- Location: FF_X22_Y11_N15
\inst|uart_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator|wait_latency_counter~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X22_Y11_N18
\inst|uart_s1_translator|uav_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|uav_waitrequest~0_combout\ = (\inst|uart_s1_translator|wait_latency_counter\(1)) # ((!\inst|botoes_s1_translator|waitrequest_reset_override~q\) # (!\inst|uart_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter\(1),
	datac => \inst|uart_s1_translator|wait_latency_counter\(0),
	datad => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|uart_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X21_Y11_N6
\inst|uart_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & (!\inst|uart_s1_translator|uav_waitrequest~0_combout\ & (\inst|cpu|d_read~q\ & 
-- \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \inst|cpu|d_read~q\,
	datad => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	combout => \inst|uart_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X21_Y11_N7
\inst|uart_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|read_latency_shift_reg\(0));

-- Location: IOIBUF_X41_Y19_N1
\rxd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rxd,
	o => \rxd~input_o\);

-- Location: LCCOMB_X30_Y13_N6
\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rxd~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rxd~input_o\,
	combout => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X30_Y13_N7
\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X30_Y13_N26
\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X30_Y13_N27
\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X29_Y13_N4
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ = (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\) # (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\);

-- Location: LCCOMB_X31_Y13_N24
\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ = \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\);

-- Location: FF_X31_Y13_N25
\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\);

-- Location: LCCOMB_X30_Y13_N14
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~9_combout\ = (\inst|uart|the_sopc_2_uart_rx|Add0~6_combout\) # ((\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\) # (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ 
-- (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Add0~6_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~9_combout\);

-- Location: FF_X30_Y13_N15
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X30_Y14_N2
\inst|uart|the_sopc_2_uart_rx|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~2_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1) & (\inst|uart|the_sopc_2_uart_rx|Add0~1\ & VCC)) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1) & (!\inst|uart|the_sopc_2_uart_rx|Add0~1\))
-- \inst|uart|the_sopc_2_uart_rx|Add0~3\ = CARRY((!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1) & !\inst|uart|the_sopc_2_uart_rx|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~1\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~2_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~3\);

-- Location: LCCOMB_X30_Y14_N4
\inst|uart|the_sopc_2_uart_rx|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~4_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2) & ((GND) # (!\inst|uart|the_sopc_2_uart_rx|Add0~3\))) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2) & (\inst|uart|the_sopc_2_uart_rx|Add0~3\ $ 
-- (GND)))
-- \inst|uart|the_sopc_2_uart_rx|Add0~5\ = CARRY((\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2)) # (!\inst|uart|the_sopc_2_uart_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~3\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~4_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~5\);

-- Location: LCCOMB_X30_Y13_N0
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~10_combout\ = (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|Add0~4_combout\) # (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~4_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~10_combout\);

-- Location: FF_X30_Y13_N1
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X30_Y14_N10
\inst|uart|the_sopc_2_uart_rx|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~10_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5) & (\inst|uart|the_sopc_2_uart_rx|Add0~9\ & VCC)) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5) & (!\inst|uart|the_sopc_2_uart_rx|Add0~9\))
-- \inst|uart|the_sopc_2_uart_rx|Add0~11\ = CARRY((!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5) & !\inst|uart|the_sopc_2_uart_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~9\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~10_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~11\);

-- Location: LCCOMB_X30_Y14_N16
\inst|uart|the_sopc_2_uart_rx|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~16_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8) & ((GND) # (!\inst|uart|the_sopc_2_uart_rx|Add0~15\))) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8) & (\inst|uart|the_sopc_2_uart_rx|Add0~15\ 
-- $ (GND)))
-- \inst|uart|the_sopc_2_uart_rx|Add0~17\ = CARRY((\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8)) # (!\inst|uart|the_sopc_2_uart_rx|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~15\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~16_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~17\);

-- Location: LCCOMB_X30_Y13_N28
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~4_combout\ = (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|Add0~16_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ 
-- (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Add0~16_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~4_combout\);

-- Location: FF_X30_Y13_N29
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8));

-- Location: LCCOMB_X30_Y13_N16
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~6_combout\ = (\inst|uart|the_sopc_2_uart_rx|Add0~12_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Add0~12_combout\ & (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Add0~12_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~6_combout\);

-- Location: FF_X30_Y13_N17
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6));

-- Location: LCCOMB_X30_Y13_N10
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~7_combout\ = (\inst|uart|the_sopc_2_uart_rx|Add0~10_combout\ & ((\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\))) # (!\inst|uart|the_sopc_2_uart_rx|Add0~10_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (((\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~10_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~7_combout\);

-- Location: FF_X30_Y13_N11
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X30_Y12_N24
\inst|uart|the_sopc_2_uart_rx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Equal0~1_combout\ = (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7) & (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8) & (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6) & 
-- !\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(7),
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(8),
	datac => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(6),
	datad => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(5),
	combout => \inst|uart|the_sopc_2_uart_rx|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y14_N18
\inst|uart|the_sopc_2_uart_rx|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~18_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9) & (\inst|uart|the_sopc_2_uart_rx|Add0~17\ & VCC)) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9) & (!\inst|uart|the_sopc_2_uart_rx|Add0~17\))
-- \inst|uart|the_sopc_2_uart_rx|Add0~19\ = CARRY((!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9) & !\inst|uart|the_sopc_2_uart_rx|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~17\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~18_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~19\);

-- Location: LCCOMB_X30_Y13_N18
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~3_combout\ = (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|Add0~18_combout\) # (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|Add0~18_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~3_combout\);

-- Location: FF_X30_Y13_N19
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9));

-- Location: LCCOMB_X30_Y14_N22
\inst|uart|the_sopc_2_uart_rx|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~22_combout\ = (\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11) & (\inst|uart|the_sopc_2_uart_rx|Add0~21\ & VCC)) # (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11) & (!\inst|uart|the_sopc_2_uart_rx|Add0~21\))
-- \inst|uart|the_sopc_2_uart_rx|Add0~23\ = CARRY((!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11) & !\inst|uart|the_sopc_2_uart_rx|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~21\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~22_combout\,
	cout => \inst|uart|the_sopc_2_uart_rx|Add0~23\);

-- Location: LCCOMB_X30_Y13_N30
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~1_combout\ = (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|Add0~22_combout\) # (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~22_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~1_combout\);

-- Location: FF_X30_Y13_N31
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11));

-- Location: LCCOMB_X30_Y14_N24
\inst|uart|the_sopc_2_uart_rx|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Add0~24_combout\ = \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(12) $ (\inst|uart|the_sopc_2_uart_rx|Add0~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(12),
	cin => \inst|uart|the_sopc_2_uart_rx|Add0~23\,
	combout => \inst|uart|the_sopc_2_uart_rx|Add0~24_combout\);

-- Location: LCCOMB_X30_Y13_N20
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~0_combout\ = (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (!\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\)))) # 
-- (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|Add0~24_combout\ & (\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (!\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~24_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~0_combout\);

-- Location: FF_X30_Y13_N21
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(12));

-- Location: LCCOMB_X30_Y14_N26
\inst|uart|the_sopc_2_uart_rx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Equal0~0_combout\ = (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10) & (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11) & (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(12) & 
-- !\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(10),
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(11),
	datac => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(12),
	datad => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(9),
	combout => \inst|uart|the_sopc_2_uart_rx|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y13_N2
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~11_combout\ = (!\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|Add0~2_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ 
-- (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|Add0~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~11_combout\);

-- Location: FF_X30_Y13_N3
\inst|uart|the_sopc_2_uart_rx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter~11_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X30_Y14_N28
\inst|uart|the_sopc_2_uart_rx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Equal0~2_combout\ = (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4) & (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2) & (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3) & 
-- !\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(4),
	datab => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(2),
	datac => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(3),
	datad => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(1),
	combout => \inst|uart|the_sopc_2_uart_rx|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y14_N30
\inst|uart|the_sopc_2_uart_rx|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ = (!\inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(0) & (\inst|uart|the_sopc_2_uart_rx|Equal0~1_combout\ & (\inst|uart|the_sopc_2_uart_rx|Equal0~0_combout\ & 
-- \inst|uart|the_sopc_2_uart_rx|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|baud_rate_counter\(0),
	datab => \inst|uart|the_sopc_2_uart_rx|Equal0~1_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|Equal0~0_combout\,
	datad => \inst|uart|the_sopc_2_uart_rx|Equal0~2_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y13_N8
\inst|uart|the_sopc_2_uart_rx|baud_clk_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|baud_clk_en~0_combout\ = (\inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\ & (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ $ (!\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|Equal0~3_combout\,
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|baud_clk_en~0_combout\);

-- Location: FF_X30_Y13_N9
\inst|uart|the_sopc_2_uart_rx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|baud_clk_en~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|baud_clk_en~q\);

-- Location: LCCOMB_X29_Y13_N10
\inst|uart|the_sopc_2_uart_rx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|always4~0_combout\ = (\inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\ & (!\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- !\inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|always4~0_combout\);

-- Location: FF_X29_Y13_N11
\inst|uart|the_sopc_2_uart_rx|do_start_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|always4~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\);

-- Location: LCCOMB_X29_Y13_N0
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\ = (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\) # ((\inst|uart|the_sopc_2_uart_rx|baud_clk_en~q\ & 
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|baud_clk_en~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\);

-- Location: FF_X29_Y13_N5
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X29_Y13_N26
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ = (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\) # (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\);

-- Location: FF_X29_Y13_N27
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X29_Y13_N28
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datad => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\);

-- Location: FF_X29_Y13_N29
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCCOMB_X29_Y13_N8
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ = (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\) # (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\);

-- Location: FF_X29_Y13_N9
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X29_Y13_N24
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datad => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\);

-- Location: FF_X29_Y13_N25
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X29_Y13_N20
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datad => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\);

-- Location: FF_X29_Y13_N21
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X29_Y13_N6
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4)) # (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	datad => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\);

-- Location: FF_X29_Y13_N7
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X29_Y13_N16
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ = (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\) # (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\);

-- Location: FF_X29_Y13_N17
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X29_Y13_N14
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datad => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: FF_X29_Y13_N15
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X29_Y13_N22
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ = (\inst|uart|the_sopc_2_uart_rx|do_start_rx~q\) # (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|do_start_rx~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\);

-- Location: FF_X29_Y13_N23
\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X22_Y11_N28
\inst|uart_s1_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|end_begintransfer~0_combout\ = (\inst|uart_s1_translator|uav_waitrequest~0_combout\ & ((\inst|uart_s1_translator|end_begintransfer~q\) # ((\inst|uart_s1_translator|wait_latency_counter~4_combout\ & 
-- \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datab => \inst|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \inst|uart_s1_translator|end_begintransfer~q\,
	datad => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	combout => \inst|uart_s1_translator|end_begintransfer~0_combout\);

-- Location: FF_X22_Y11_N29
\inst|uart_s1_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator|end_begintransfer~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|end_begintransfer~q\);

-- Location: LCCOMB_X22_Y11_N12
\inst|uart|the_sopc_2_uart_rx|rx_rd_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|rx_rd_strobe_onset~0_combout\ = (\inst|cpu_data_master_translator|uav_read~0_combout\ & (\inst|watchdog_timer|Equal2~3_combout\ & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ & 
-- !\inst|uart_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \inst|uart_s1_translator|end_begintransfer~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X27_Y11_N12
\inst|uart|the_sopc_2_uart_rx|rx_char_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|rx_char_ready~2_combout\ = (!\inst|uart|the_sopc_2_uart_rx|rx_rd_strobe_onset~0_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\) # ((\inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\ & 
-- !\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~2_combout\);

-- Location: FF_X27_Y11_N13
\inst|uart|the_sopc_2_uart_rx|rx_char_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\);

-- Location: LCCOMB_X27_Y11_N22
\inst|uart|the_sopc_2_uart_regs|selected_read_data~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~22_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(4),
	datad => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~22_combout\);

-- Location: FF_X29_Y13_N31
\inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\);

-- Location: LCCOMB_X12_Y11_N0
\inst|uart|the_sopc_2_uart_rx|got_new_char\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\ = (!\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & \inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\);

-- Location: FF_X26_Y11_N25
\inst|uart|the_sopc_2_uart_rx|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(7));

-- Location: LCCOMB_X26_Y11_N16
\inst|uart|the_sopc_2_uart_regs|tx_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[7]~feeder_combout\ = \inst|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(7),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[7]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N22
\inst|uart_s1_translator|wait_latency_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|wait_latency_counter~5_combout\ = (\inst|uart_s1_translator|wait_latency_counter\(1) & (!\inst|uart_s1_translator|wait_latency_counter\(0))) # (!\inst|uart_s1_translator|wait_latency_counter\(1) & 
-- (\inst|uart_s1_translator|wait_latency_counter\(0) & !\inst|botoes_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter\(1),
	datac => \inst|uart_s1_translator|wait_latency_counter\(0),
	datad => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|uart_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCCOMB_X22_Y11_N10
\inst|uart_s1_translator|wait_latency_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|wait_latency_counter~6_combout\ = (\inst|uart_s1_translator|av_begintransfer~0_combout\ & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ & (\inst|uart_s1_translator|wait_latency_counter~5_combout\ & 
-- \inst|botoes_s1_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst|uart_s1_translator|wait_latency_counter~5_combout\,
	datad => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|uart_s1_translator|wait_latency_counter~6_combout\);

-- Location: FF_X22_Y11_N11
\inst|uart_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart_s1_translator|wait_latency_counter~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X22_Y11_N2
\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\ & (\inst|cpu_data_master_translator|uav_write~0_combout\ & 
-- !\inst|uart_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|uart_s1_translator|wait_latency_counter\(1),
	combout => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\);

-- Location: FF_X26_Y11_N17
\inst|uart|the_sopc_2_uart_regs|tx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(7));

-- Location: LCCOMB_X26_Y11_N24
\inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~21_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(7)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(7))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(7),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(7),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~21_combout\);

-- Location: LCCOMB_X27_Y11_N6
\inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~23_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data~22_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~21_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(7) 
-- & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|control_reg\(7),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_regs|selected_read_data~22_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~21_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~23_combout\);

-- Location: FF_X27_Y11_N7
\inst|uart|the_sopc_2_uart_regs|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[7]~23_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(7));

-- Location: FF_X21_Y15_N25
\inst|uart_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X19_Y12_N0
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & (\inst|addr_router_001|Equal10~2_combout\ & 
-- (\inst|addr_router_001|Equal3~5_combout\ & \inst|addr_router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datab => \inst|addr_router_001|Equal10~2_combout\,
	datac => \inst|addr_router_001|Equal3~5_combout\,
	datad => \inst|addr_router_001|Equal2~4_combout\,
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X20_Y12_N14
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\inst|cpu|d_read~q\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ 
-- & !\inst|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datad => \inst|cpu_data_master_translator|read_accepted~q\,
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X19_Y12_N12
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # ((!\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X19_Y12_N13
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X19_Y12_N8
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X19_Y12_N9
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X20_Y12_N30
\inst|saida_c_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & !\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|saida_c_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X20_Y12_N31
\inst|saida_c_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X21_Y15_N24
\inst|rsp_xbar_mux_001|src_payload~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~73_combout\ = (\inst|saida_c_s1_translator|av_readdata_pre\(7) & ((\inst|saida_c_s1_translator|read_latency_shift_reg\(0)) # ((\inst|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|uart_s1_translator|av_readdata_pre\(7))))) # (!\inst|saida_c_s1_translator|av_readdata_pre\(7) & (\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|av_readdata_pre\(7),
	datab => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(7),
	datad => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~73_combout\);

-- Location: LCCOMB_X14_Y21_N22
\inst|cmd_xbar_mux_002|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~20_combout\ = (\inst|cpu|d_writedata\(7) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(7),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~20_combout\);

-- Location: LCCOMB_X19_Y20_N26
\inst|cpu|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_mem_byte_en[0]~6_combout\ = (\inst|cpu|D_iw\(4)) # ((!\inst|cpu|E_arith_result[1]~4_combout\ & ((\inst|cpu|D_iw\(3)) # (!\inst|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_arith_result[0]~6_combout\,
	datab => \inst|cpu|D_iw\(3),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|E_arith_result[1]~4_combout\,
	combout => \inst|cpu|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X19_Y20_N27
\inst|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[0]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_byteenable\(0));

-- Location: LCCOMB_X19_Y16_N12
\inst|cmd_xbar_mux_002|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(32) = (\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|d_byteenable\(0),
	combout => \inst|cmd_xbar_mux_002|src_data\(32));

-- Location: M9K_X13_Y2_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y21_N20
\inst|cmd_xbar_mux_002|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~14_combout\ = (\inst|cpu|d_writedata\(5) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(5),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~14_combout\);

-- Location: LCCOMB_X14_Y21_N8
\inst|cmd_xbar_mux_002|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~19_combout\ = (\inst|cpu|d_writedata\(6) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(6),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~19_combout\);

-- Location: LCCOMB_X21_Y15_N22
\inst|cpu|F_iw[7]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[7]~68_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a39\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a7~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a39\,
	datad => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst|cpu|F_iw[7]~68_combout\);

-- Location: LCCOMB_X16_Y12_N24
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & (!\inst|cpu_data_master_translator|write_accepted~q\ & 
-- !\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datac => \inst|cpu_data_master_translator|write_accepted~q\,
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X14_Y12_N12
\inst|porta_b|wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|wr_strobe~1_combout\ = (\inst|cpu|W_alu_result\(7) & (!\inst|cpu|W_alu_result\(5) & (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \inst|addr_router_001|Equal5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datad => \inst|addr_router_001|Equal5~4_combout\,
	combout => \inst|porta_b|wr_strobe~1_combout\);

-- Location: LCCOMB_X16_Y12_N2
\inst|porta_b_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|wait_latency_counter~3_combout\ = (\inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\ & ((\inst|porta_b_s1_translator|wait_latency_counter\(0) & (!\inst|porta_b_s1_translator|wait_latency_counter\(1) & 
-- \inst|porta_b|wr_strobe~1_combout\)) # (!\inst|porta_b_s1_translator|wait_latency_counter\(0) & (\inst|porta_b_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\,
	datab => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datac => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	datad => \inst|porta_b|wr_strobe~1_combout\,
	combout => \inst|porta_b_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X16_Y12_N3
\inst|porta_b_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X16_Y12_N14
\inst|porta_b_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|wait_latency_counter~2_combout\ = (\inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\ & (!\inst|porta_b_s1_translator|wait_latency_counter\(0) & ((\inst|porta_b_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst|porta_b|wr_strobe~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|wait_latency_counter[0]~4_combout\,
	datab => \inst|porta_b|wr_strobe~1_combout\,
	datac => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	combout => \inst|porta_b_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X16_Y12_N15
\inst|porta_b_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X16_Y12_N0
\inst|porta_b|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|always3~0_combout\ = (\inst|watchdog_timer|Equal2~1_combout\ & (!\inst|porta_b_s1_translator|wait_latency_counter\(0) & (\inst|porta_b|wr_strobe~1_combout\ & !\inst|porta_b_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datac => \inst|porta_b|wr_strobe~1_combout\,
	datad => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	combout => \inst|porta_b|always3~0_combout\);

-- Location: FF_X17_Y22_N21
\inst|porta_b|irq_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(7));

-- Location: LCCOMB_X17_Y21_N20
\inst|porta_b|read_mux_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~22_combout\ = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & \inst|porta_b|irq_mask\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|porta_b|irq_mask\(7),
	combout => \inst|porta_b|read_mux_out~22_combout\);

-- Location: LCCOMB_X16_Y12_N18
\inst|porta_b|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|always2~0_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_b|wr_strobe~1_combout\ & (!\inst|porta_b_s1_translator|wait_latency_counter\(0) & !\inst|porta_b_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|porta_b|wr_strobe~1_combout\,
	datac => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	combout => \inst|porta_b|always2~0_combout\);

-- Location: FF_X17_Y21_N25
\inst|porta_b|data_dir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(7));

-- Location: IOIBUF_X32_Y29_N8
\porta_b[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(7),
	o => \porta_b[7]~input_o\);

-- Location: LCCOMB_X17_Y21_N24
\inst|porta_b|read_mux_out[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[7]~21_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[7]~input_o\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_b|data_dir\(7))))) # (!\inst|watchdog_timer|Equal2~3_combout\ & 
-- (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_b|data_dir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_b|data_dir\(7),
	datad => \porta_b[7]~input_o\,
	combout => \inst|porta_b|read_mux_out[7]~21_combout\);

-- Location: LCCOMB_X17_Y21_N22
\inst|porta_b|read_mux_out[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[7]~23_combout\ = (\inst|porta_b|read_mux_out~22_combout\) # ((\inst|porta_b|read_mux_out[7]~21_combout\) # ((\inst|porta_b|edge_capture\(7) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture\(7),
	datab => \inst|porta_b|read_mux_out~22_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|porta_b|read_mux_out[7]~21_combout\,
	combout => \inst|porta_b|read_mux_out[7]~23_combout\);

-- Location: FF_X17_Y21_N23
\inst|porta_b|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[7]~23_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(7));

-- Location: FF_X21_Y15_N3
\inst|porta_b_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|readdata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X14_Y12_N16
\inst|porta_a|wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|wr_strobe~1_combout\ = (\inst|addr_router_001|Equal5~4_combout\ & (\inst|cpu|W_alu_result\(5) & (\inst|cpu|W_alu_result\(7) & \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal5~4_combout\,
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|porta_a|wr_strobe~1_combout\);

-- Location: LCCOMB_X14_Y12_N2
\inst|porta_a|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|always2~0_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & (!\inst|porta_a_s1_translator|wait_latency_counter\(1) & (!\inst|porta_a_s1_translator|wait_latency_counter\(0) & \inst|porta_a|wr_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|porta_a_s1_translator|wait_latency_counter\(1),
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_a|wr_strobe~1_combout\,
	combout => \inst|porta_a|always2~0_combout\);

-- Location: FF_X15_Y21_N9
\inst|porta_a|data_dir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(7));

-- Location: LCCOMB_X15_Y21_N8
\inst|porta_a|read_mux_out[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[7]~14_combout\ = (\inst|porta_a|edge_capture\(7) & ((\inst|watchdog_timer|Equal2~0_combout\) # ((\inst|porta_a|data_dir\(7) & \inst|watchdog_timer|Equal2~2_combout\)))) # (!\inst|porta_a|edge_capture\(7) & 
-- (((\inst|porta_a|data_dir\(7) & \inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|edge_capture\(7),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|porta_a|data_dir\(7),
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|porta_a|read_mux_out[7]~14_combout\);

-- Location: IOIBUF_X11_Y29_N8
\porta_a[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(7),
	o => \porta_a[7]~input_o\);

-- Location: LCCOMB_X15_Y21_N22
\inst|porta_a|read_mux_out[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[7]~15_combout\ = (\inst|porta_a|read_mux_out[7]~14_combout\) # ((\inst|watchdog_timer|Equal2~3_combout\ & \porta_a[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \inst|porta_a|read_mux_out[7]~14_combout\,
	datad => \porta_a[7]~input_o\,
	combout => \inst|porta_a|read_mux_out[7]~15_combout\);

-- Location: FF_X15_Y21_N23
\inst|porta_a|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[7]~15_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(7));

-- Location: LCCOMB_X21_Y15_N12
\inst|porta_a_s1_translator|av_readdata_pre[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a_s1_translator|av_readdata_pre[7]~feeder_combout\ = \inst|porta_a|readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|readdata\(7),
	combout => \inst|porta_a_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X21_Y15_N13
\inst|porta_a_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a_s1_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X21_Y15_N2
\inst|rsp_xbar_mux_001|src_payload~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~72_combout\ = (\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_a_s1_translator|av_readdata_pre\(7)) # ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|porta_b_s1_translator|av_readdata_pre\(7))))) # (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_b_s1_translator|av_readdata_pre\(7),
	datad => \inst|porta_a_s1_translator|av_readdata_pre\(7),
	combout => \inst|rsp_xbar_mux_001|src_payload~72_combout\);

-- Location: LCCOMB_X21_Y15_N26
\inst|rsp_xbar_mux_001|src_payload~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~74_combout\ = (\inst|rsp_xbar_mux_001|src_payload~73_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~72_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[7]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~73_combout\,
	datac => \inst|cpu|F_iw[7]~68_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~72_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~74_combout\);

-- Location: LCCOMB_X24_Y22_N18
\inst|timestamp_timer|read_mux_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~25_combout\ = (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & (\inst|timestamp_timer|period_l_register\(7) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timestamp_timer|period_l_register\(7),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out~25_combout\);

-- Location: FF_X28_Y21_N27
\inst|timestamp_timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(7));

-- Location: LCCOMB_X28_Y21_N10
\inst|timestamp_timer|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[23]~feeder_combout\ = \inst|timestamp_timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|internal_counter\(23),
	combout => \inst|timestamp_timer|counter_snapshot[23]~feeder_combout\);

-- Location: FF_X28_Y21_N11
\inst|timestamp_timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[23]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(23));

-- Location: LCCOMB_X28_Y21_N26
\inst|timestamp_timer|read_mux_out[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[7]~26_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(23)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(7),
	datad => \inst|timestamp_timer|counter_snapshot\(23),
	combout => \inst|timestamp_timer|read_mux_out[7]~26_combout\);

-- Location: LCCOMB_X28_Y21_N14
\inst|timestamp_timer|read_mux_out[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[7]~27_combout\ = (\inst|timestamp_timer|read_mux_out~25_combout\) # ((\inst|timestamp_timer|read_mux_out[7]~26_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|timestamp_timer|read_mux_out~25_combout\,
	datac => \inst|timestamp_timer|read_mux_out[7]~26_combout\,
	datad => \inst|timestamp_timer|period_h_register\(7),
	combout => \inst|timestamp_timer|read_mux_out[7]~27_combout\);

-- Location: FF_X28_Y21_N15
\inst|timestamp_timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[7]~27_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(7));

-- Location: FF_X28_Y21_N19
\inst|timestamp_timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X27_Y14_N22
\inst|timer_geral|read_mux_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~25_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(7) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(7),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~25_combout\);

-- Location: FF_X28_Y10_N11
\inst|timer_geral|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(7));

-- Location: LCCOMB_X28_Y10_N0
\inst|timer_geral|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[23]~feeder_combout\ = \inst|timer_geral|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(23),
	combout => \inst|timer_geral|counter_snapshot[23]~feeder_combout\);

-- Location: FF_X28_Y10_N1
\inst|timer_geral|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[23]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(23));

-- Location: LCCOMB_X28_Y10_N10
\inst|timer_geral|read_mux_out[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[7]~26_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(23)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(7),
	datad => \inst|timer_geral|counter_snapshot\(23),
	combout => \inst|timer_geral|read_mux_out[7]~26_combout\);

-- Location: LCCOMB_X28_Y10_N18
\inst|timer_geral|read_mux_out[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[7]~27_combout\ = (\inst|timer_geral|read_mux_out~25_combout\) # ((\inst|timer_geral|read_mux_out[7]~26_combout\) # ((\inst|timer_geral|period_h_register\(7) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(7),
	datab => \inst|timer_geral|read_mux_out~25_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out[7]~26_combout\,
	combout => \inst|timer_geral|read_mux_out[7]~27_combout\);

-- Location: FF_X28_Y10_N19
\inst|timer_geral|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[7]~27_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(7));

-- Location: LCCOMB_X28_Y21_N24
\inst|timer_geral_s1_translator|av_readdata_pre[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|av_readdata_pre[7]~feeder_combout\ = \inst|timer_geral|readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|readdata\(7),
	combout => \inst|timer_geral_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X28_Y21_N25
\inst|timer_geral_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X28_Y21_N18
\inst|rsp_xbar_mux_001|src_payload~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~75_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(7)) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_geral_s1_translator|av_readdata_pre\(7))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(7),
	datad => \inst|timer_geral_s1_translator|av_readdata_pre\(7),
	combout => \inst|rsp_xbar_mux_001|src_payload~75_combout\);

-- Location: LCCOMB_X21_Y15_N6
\inst|rsp_xbar_mux_001|src_payload~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~78_combout\ = (\inst|rsp_xbar_mux_001|src_payload~124_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~77_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~74_combout\) # (\inst|rsp_xbar_mux_001|src_payload~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~124_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~77_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~74_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~75_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~78_combout\);

-- Location: LCCOMB_X20_Y14_N20
\inst|cpu|av_ld_byte0_data_nxt[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[7]~11_combout\ = (\inst|cpu|av_ld_rshift8~0_combout\ & ((\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_ld_byte1_data\(7))) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~78_combout\))))) # 
-- (!\inst|cpu|av_ld_rshift8~0_combout\ & (((\inst|rsp_xbar_mux_001|src_payload~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(7),
	datab => \inst|rsp_xbar_mux_001|src_payload~78_combout\,
	datac => \inst|cpu|av_ld_rshift8~0_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte0_data_nxt[7]~11_combout\);

-- Location: LCCOMB_X20_Y14_N18
\inst|cpu|av_ld_byte0_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data[7]~0_combout\ = (\inst|cpu|av_ld_rshift8~0_combout\) # (!\inst|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|cpu|av_ld_rshift8~0_combout\,
	combout => \inst|cpu|av_ld_byte0_data[7]~0_combout\);

-- Location: FF_X20_Y14_N21
\inst|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[7]~11_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(7));

-- Location: FF_X26_Y9_N31
\inst|timer_geral|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|control_register\(0));

-- Location: LCCOMB_X22_Y20_N12
\inst|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~3_combout\ = (\inst|cpu|d_writedata\(7) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(7),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X22_Y20_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X22_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[7]~1_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[7]~1_combout\);

-- Location: FF_X22_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[7]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(7));

-- Location: LCCOMB_X15_Y17_N16
\inst|cpu|W_ienable_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[7]~feeder_combout\ = \inst|cpu|E_src1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(7),
	combout => \inst|cpu|W_ienable_reg[7]~feeder_combout\);

-- Location: FF_X15_Y17_N17
\inst|cpu|W_ienable_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[7]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(7));

-- Location: LCCOMB_X22_Y20_N18
\inst|cpu|W_ipending_reg_nxt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[7]~1_combout\ = (\inst|timer_geral|timeout_occurred~q\ & (\inst|timer_geral|control_register\(0) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(7) & \inst|cpu|W_ienable_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|timeout_occurred~q\,
	datab => \inst|timer_geral|control_register\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(7),
	datad => \inst|cpu|W_ienable_reg\(7),
	combout => \inst|cpu|W_ipending_reg_nxt[7]~1_combout\);

-- Location: FF_X22_Y20_N19
\inst|cpu|W_ipending_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[7]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(7));

-- Location: LCCOMB_X21_Y17_N6
\inst|cpu|W_control_rd_data[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_control_rd_data[5]~0_combout\ = (\inst|cpu|D_iw\(6) & ((\inst|cpu|D_iw\(8)) # (!\inst|cpu|D_iw\(7)))) # (!\inst|cpu|D_iw\(6) & ((\inst|cpu|D_iw\(7)) # (!\inst|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(6),
	datac => \inst|cpu|D_iw\(7),
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|W_control_rd_data[5]~0_combout\);

-- Location: LCCOMB_X16_Y17_N14
\inst|cpu|E_control_rd_data[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[7]~9_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ipending_reg\(7)))) # (!\inst|cpu|D_iw\(8) & (\inst|cpu|W_ienable_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(7),
	datab => \inst|cpu|D_iw\(8),
	datac => \inst|cpu|W_ipending_reg\(7),
	datad => \inst|cpu|W_control_rd_data[5]~0_combout\,
	combout => \inst|cpu|E_control_rd_data[7]~9_combout\);

-- Location: FF_X16_Y17_N15
\inst|cpu|W_control_rd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[7]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(7));

-- Location: LCCOMB_X16_Y17_N16
\inst|cpu|W_rf_wr_data[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[7]~17_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(7)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(7),
	datab => \inst|cpu|W_control_rd_data\(7),
	datad => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|W_rf_wr_data[7]~17_combout\);

-- Location: LCCOMB_X16_Y17_N10
\inst|cpu|W_rf_wr_data[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[7]~18_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte0_data\(7))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & ((\inst|cpu|W_rf_wr_data[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|av_ld_byte0_data\(7),
	datad => \inst|cpu|W_rf_wr_data[7]~17_combout\,
	combout => \inst|cpu|W_rf_wr_data[7]~18_combout\);

-- Location: LCCOMB_X14_Y18_N18
\inst|cpu|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[30]~6_combout\ = (\inst|cpu|Equal133~0_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\inst|cpu|Equal133~0_combout\ & 
-- ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal133~0_combout\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X14_Y18_N19
\inst|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[30]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(14));

-- Location: LCCOMB_X24_Y22_N16
\inst|timestamp_timer|period_l_register[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[14]~7_combout\ = !\inst|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(14),
	combout => \inst|timestamp_timer|period_l_register[14]~7_combout\);

-- Location: FF_X24_Y22_N17
\inst|timestamp_timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[14]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(14));

-- Location: FF_X27_Y22_N29
\inst|timestamp_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[14]~60_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(14),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(14));

-- Location: LCCOMB_X27_Y21_N0
\inst|timestamp_timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[16]~64_combout\ = (\inst|timestamp_timer|internal_counter\(16) & ((GND) # (!\inst|timestamp_timer|internal_counter[15]~63\))) # (!\inst|timestamp_timer|internal_counter\(16) & 
-- (\inst|timestamp_timer|internal_counter[15]~63\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[16]~65\ = CARRY((\inst|timestamp_timer|internal_counter\(16)) # (!\inst|timestamp_timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(16),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[15]~63\,
	combout => \inst|timestamp_timer|internal_counter[16]~64_combout\,
	cout => \inst|timestamp_timer|internal_counter[16]~65\);

-- Location: FF_X26_Y21_N27
\inst|timestamp_timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(0));

-- Location: FF_X27_Y21_N1
\inst|timestamp_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[16]~64_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(16));

-- Location: LCCOMB_X27_Y21_N2
\inst|timestamp_timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[17]~66_combout\ = (\inst|timestamp_timer|internal_counter\(17) & (\inst|timestamp_timer|internal_counter[16]~65\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(17) & 
-- (!\inst|timestamp_timer|internal_counter[16]~65\))
-- \inst|timestamp_timer|internal_counter[17]~67\ = CARRY((!\inst|timestamp_timer|internal_counter\(17) & !\inst|timestamp_timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(17),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[16]~65\,
	combout => \inst|timestamp_timer|internal_counter[17]~66_combout\,
	cout => \inst|timestamp_timer|internal_counter[17]~67\);

-- Location: FF_X26_Y21_N13
\inst|timestamp_timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(1));

-- Location: FF_X27_Y21_N3
\inst|timestamp_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[17]~66_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(17));

-- Location: LCCOMB_X27_Y21_N4
\inst|timestamp_timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[18]~68_combout\ = (\inst|timestamp_timer|internal_counter\(18) & ((GND) # (!\inst|timestamp_timer|internal_counter[17]~67\))) # (!\inst|timestamp_timer|internal_counter\(18) & 
-- (\inst|timestamp_timer|internal_counter[17]~67\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[18]~69\ = CARRY((\inst|timestamp_timer|internal_counter\(18)) # (!\inst|timestamp_timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(18),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[17]~67\,
	combout => \inst|timestamp_timer|internal_counter[18]~68_combout\,
	cout => \inst|timestamp_timer|internal_counter[18]~69\);

-- Location: FF_X26_Y21_N9
\inst|timestamp_timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(2));

-- Location: FF_X27_Y21_N5
\inst|timestamp_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[18]~68_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(18));

-- Location: LCCOMB_X27_Y21_N6
\inst|timestamp_timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[19]~70_combout\ = (\inst|timestamp_timer|internal_counter\(19) & (\inst|timestamp_timer|internal_counter[18]~69\ & VCC)) # (!\inst|timestamp_timer|internal_counter\(19) & 
-- (!\inst|timestamp_timer|internal_counter[18]~69\))
-- \inst|timestamp_timer|internal_counter[19]~71\ = CARRY((!\inst|timestamp_timer|internal_counter\(19) & !\inst|timestamp_timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(19),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[18]~69\,
	combout => \inst|timestamp_timer|internal_counter[19]~70_combout\,
	cout => \inst|timestamp_timer|internal_counter[19]~71\);

-- Location: LCCOMB_X27_Y21_N8
\inst|timestamp_timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|internal_counter[20]~72_combout\ = (\inst|timestamp_timer|internal_counter\(20) & ((GND) # (!\inst|timestamp_timer|internal_counter[19]~71\))) # (!\inst|timestamp_timer|internal_counter\(20) & 
-- (\inst|timestamp_timer|internal_counter[19]~71\ $ (GND)))
-- \inst|timestamp_timer|internal_counter[20]~73\ = CARRY((\inst|timestamp_timer|internal_counter\(20)) # (!\inst|timestamp_timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|internal_counter\(20),
	datad => VCC,
	cin => \inst|timestamp_timer|internal_counter[19]~71\,
	combout => \inst|timestamp_timer|internal_counter[20]~72_combout\,
	cout => \inst|timestamp_timer|internal_counter[20]~73\);

-- Location: FF_X26_Y21_N25
\inst|timestamp_timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(4));

-- Location: FF_X27_Y21_N9
\inst|timestamp_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[20]~72_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(20));

-- Location: FF_X26_Y21_N3
\inst|timestamp_timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(5));

-- Location: FF_X27_Y21_N11
\inst|timestamp_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[21]~74_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(21));

-- Location: FF_X24_Y21_N17
\inst|timestamp_timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(6));

-- Location: FF_X27_Y21_N13
\inst|timestamp_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[22]~76_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(22));

-- Location: LCCOMB_X28_Y21_N6
\inst|timestamp_timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~6_combout\ = (!\inst|timestamp_timer|internal_counter\(23) & (!\inst|timestamp_timer|internal_counter\(21) & (!\inst|timestamp_timer|internal_counter\(22) & !\inst|timestamp_timer|internal_counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(23),
	datab => \inst|timestamp_timer|internal_counter\(21),
	datac => \inst|timestamp_timer|internal_counter\(22),
	datad => \inst|timestamp_timer|internal_counter\(20),
	combout => \inst|timestamp_timer|Equal0~6_combout\);

-- Location: FF_X26_Y21_N15
\inst|timestamp_timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_h_register\(3));

-- Location: FF_X27_Y21_N7
\inst|timestamp_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[19]~70_combout\,
	asdata => \inst|timestamp_timer|period_h_register\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(19));

-- Location: LCCOMB_X26_Y22_N20
\inst|timestamp_timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~5_combout\ = (!\inst|timestamp_timer|internal_counter\(17) & (!\inst|timestamp_timer|internal_counter\(19) & (!\inst|timestamp_timer|internal_counter\(18) & !\inst|timestamp_timer|internal_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(17),
	datab => \inst|timestamp_timer|internal_counter\(19),
	datac => \inst|timestamp_timer|internal_counter\(18),
	datad => \inst|timestamp_timer|internal_counter\(16),
	combout => \inst|timestamp_timer|Equal0~5_combout\);

-- Location: LCCOMB_X28_Y22_N28
\inst|timestamp_timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~7_combout\ = (!\inst|timestamp_timer|internal_counter\(27) & (!\inst|timestamp_timer|internal_counter\(25) & (!\inst|timestamp_timer|internal_counter\(24) & !\inst|timestamp_timer|internal_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(27),
	datab => \inst|timestamp_timer|internal_counter\(25),
	datac => \inst|timestamp_timer|internal_counter\(24),
	datad => \inst|timestamp_timer|internal_counter\(26),
	combout => \inst|timestamp_timer|Equal0~7_combout\);

-- Location: LCCOMB_X28_Y22_N0
\inst|timestamp_timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~9_combout\ = (\inst|timestamp_timer|Equal0~8_combout\ & (\inst|timestamp_timer|Equal0~6_combout\ & (\inst|timestamp_timer|Equal0~5_combout\ & \inst|timestamp_timer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|Equal0~8_combout\,
	datab => \inst|timestamp_timer|Equal0~6_combout\,
	datac => \inst|timestamp_timer|Equal0~5_combout\,
	datad => \inst|timestamp_timer|Equal0~7_combout\,
	combout => \inst|timestamp_timer|Equal0~9_combout\);

-- Location: LCCOMB_X26_Y22_N16
\inst|timestamp_timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~0_combout\ = (\inst|timestamp_timer|internal_counter\(0) & \inst|timestamp_timer|internal_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|internal_counter\(0),
	datad => \inst|timestamp_timer|internal_counter\(1),
	combout => \inst|timestamp_timer|Equal0~0_combout\);

-- Location: FF_X26_Y21_N17
\inst|timestamp_timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(5));

-- Location: FF_X27_Y22_N11
\inst|timestamp_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[5]~42_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(5));

-- Location: LCCOMB_X28_Y21_N0
\inst|timestamp_timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~1_combout\ = (\inst|timestamp_timer|internal_counter\(6) & (!\inst|timestamp_timer|internal_counter\(7) & (!\inst|timestamp_timer|internal_counter\(5) & !\inst|timestamp_timer|internal_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(6),
	datab => \inst|timestamp_timer|internal_counter\(7),
	datac => \inst|timestamp_timer|internal_counter\(5),
	datad => \inst|timestamp_timer|internal_counter\(4),
	combout => \inst|timestamp_timer|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y22_N26
\inst|timestamp_timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~2_combout\ = (\inst|timestamp_timer|internal_counter\(3) & (\inst|timestamp_timer|Equal0~0_combout\ & (\inst|timestamp_timer|Equal0~1_combout\ & \inst|timestamp_timer|internal_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(3),
	datab => \inst|timestamp_timer|Equal0~0_combout\,
	datac => \inst|timestamp_timer|Equal0~1_combout\,
	datad => \inst|timestamp_timer|internal_counter\(2),
	combout => \inst|timestamp_timer|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y22_N24
\inst|timestamp_timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~3_combout\ = (!\inst|timestamp_timer|internal_counter\(11) & (!\inst|timestamp_timer|internal_counter\(10) & (\inst|timestamp_timer|internal_counter\(8) & \inst|timestamp_timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|internal_counter\(11),
	datab => \inst|timestamp_timer|internal_counter\(10),
	datac => \inst|timestamp_timer|internal_counter\(8),
	datad => \inst|timestamp_timer|internal_counter\(9),
	combout => \inst|timestamp_timer|Equal0~3_combout\);

-- Location: LCCOMB_X28_Y22_N18
\inst|timestamp_timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|Equal0~10_combout\ = (\inst|timestamp_timer|Equal0~4_combout\ & (\inst|timestamp_timer|Equal0~9_combout\ & (\inst|timestamp_timer|Equal0~2_combout\ & \inst|timestamp_timer|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|Equal0~4_combout\,
	datab => \inst|timestamp_timer|Equal0~9_combout\,
	datac => \inst|timestamp_timer|Equal0~2_combout\,
	datad => \inst|timestamp_timer|Equal0~3_combout\,
	combout => \inst|timestamp_timer|Equal0~10_combout\);

-- Location: LCCOMB_X27_Y17_N28
\inst|timestamp_timer|timeout_occurred~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|timeout_occurred~1_combout\ = (\inst|timestamp_timer|timeout_occurred~0_combout\ & ((\inst|timestamp_timer|timeout_occurred~q\) # ((!\inst|timestamp_timer|delayed_unxcounter_is_zeroxx0~q\ & 
-- \inst|timestamp_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \inst|timestamp_timer|timeout_occurred~0_combout\,
	datac => \inst|timestamp_timer|timeout_occurred~q\,
	datad => \inst|timestamp_timer|Equal0~10_combout\,
	combout => \inst|timestamp_timer|timeout_occurred~1_combout\);

-- Location: FF_X27_Y17_N29
\inst|timestamp_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|timeout_occurred~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|timeout_occurred~q\);

-- Location: LCCOMB_X27_Y17_N26
\inst|cpu|W_ipending_reg_nxt[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[6]~2_combout\ = (\inst|timestamp_timer|control_register\(0) & (\inst|cpu|W_ienable_reg\(6) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(6) & \inst|timestamp_timer|timeout_occurred~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|control_register\(0),
	datab => \inst|cpu|W_ienable_reg\(6),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(6),
	datad => \inst|timestamp_timer|timeout_occurred~q\,
	combout => \inst|cpu|W_ipending_reg_nxt[6]~2_combout\);

-- Location: FF_X27_Y17_N27
\inst|cpu|W_ipending_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[6]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(6));

-- Location: LCCOMB_X16_Y17_N2
\inst|cpu|E_control_rd_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[6]~6_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ipending_reg\(6)))) # (!\inst|cpu|D_iw\(8) & (\inst|cpu|W_ienable_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_control_rd_data[5]~0_combout\,
	datab => \inst|cpu|W_ienable_reg\(6),
	datac => \inst|cpu|D_iw\(8),
	datad => \inst|cpu|W_ipending_reg\(6),
	combout => \inst|cpu|E_control_rd_data[6]~6_combout\);

-- Location: FF_X16_Y17_N3
\inst|cpu|W_control_rd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[6]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(6));

-- Location: LCCOMB_X16_Y17_N4
\inst|cpu|W_rf_wr_data[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[6]~11_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(6)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst|cpu|W_control_rd_data\(6),
	combout => \inst|cpu|W_rf_wr_data[6]~11_combout\);

-- Location: LCCOMB_X23_Y15_N10
\inst|rsp_xbar_mux_001|src_payload~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~55_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|rsp_xbar_mux_001|src_payload~10_combout\ & 
-- \inst|sysid_control_slave_translator|av_readdata_pre\(7))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & (\inst|rsp_xbar_mux_001|src_payload~10_combout\ & (\inst|sysid_control_slave_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datad => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: LCCOMB_X21_Y15_N8
\inst|rsp_xbar_mux_001|src_payload~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~53_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: LCCOMB_X27_Y14_N16
\inst|timer_geral|period_l_register[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_register[6]~4_combout\ = !\inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|timer_geral|period_l_register[6]~4_combout\);

-- Location: FF_X27_Y14_N17
\inst|timer_geral|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_l_register[6]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_l_register\(6));

-- Location: LCCOMB_X29_Y14_N2
\inst|timer_geral|read_mux_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~16_combout\ = (!\inst|cpu|W_alu_result\(2) & (!\inst|cpu|W_alu_result\(4) & (\inst|cpu|W_alu_result\(3) & !\inst|timer_geral|period_l_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|timer_geral|period_l_register\(6),
	combout => \inst|timer_geral|read_mux_out~16_combout\);

-- Location: FF_X26_Y10_N5
\inst|timer_geral|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(22),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(22));

-- Location: FF_X27_Y10_N13
\inst|timer_geral|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|internal_counter[6]~44_combout\,
	asdata => \inst|timer_geral|period_l_register\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timer_geral|always0~0_combout\,
	ena => \inst|timer_geral|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|internal_counter\(6));

-- Location: LCCOMB_X26_Y10_N6
\inst|timer_geral|counter_snapshot[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[6]~5_combout\ = !\inst|timer_geral|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|internal_counter\(6),
	combout => \inst|timer_geral|counter_snapshot[6]~5_combout\);

-- Location: FF_X26_Y10_N7
\inst|timer_geral|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[6]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(6));

-- Location: LCCOMB_X26_Y10_N4
\inst|timer_geral|read_mux_out[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[6]~17_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(22))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(22),
	datad => \inst|timer_geral|counter_snapshot\(6),
	combout => \inst|timer_geral|read_mux_out[6]~17_combout\);

-- Location: LCCOMB_X29_Y14_N30
\inst|timer_geral|read_mux_out[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[6]~18_combout\ = (\inst|timer_geral|read_mux_out~16_combout\) # ((\inst|timer_geral|read_mux_out[6]~17_combout\) # ((\inst|timer_geral|period_h_register\(6) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(6),
	datab => \inst|timer_geral|read_mux_out~16_combout\,
	datac => \inst|timer_geral|read_mux_out[6]~17_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[6]~18_combout\);

-- Location: FF_X29_Y14_N31
\inst|timer_geral|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[6]~18_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(6));

-- Location: FF_X29_Y14_N27
\inst|timer_geral_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(6));

-- Location: FF_X28_Y21_N17
\inst|timestamp_timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(22),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(22));

-- Location: LCCOMB_X24_Y22_N8
\inst|timestamp_timer|period_l_register[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|period_l_register[6]~4_combout\ = !\inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|timestamp_timer|period_l_register[6]~4_combout\);

-- Location: FF_X24_Y22_N9
\inst|timestamp_timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|period_l_register[6]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|period_l_register\(6));

-- Location: FF_X27_Y22_N13
\inst|timestamp_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|internal_counter[6]~44_combout\,
	asdata => \inst|timestamp_timer|period_l_register\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|timestamp_timer|always0~0_combout\,
	ena => \inst|timestamp_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|internal_counter\(6));

-- Location: LCCOMB_X28_Y21_N12
\inst|timestamp_timer|counter_snapshot[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[6]~5_combout\ = !\inst|timestamp_timer|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|internal_counter\(6),
	combout => \inst|timestamp_timer|counter_snapshot[6]~5_combout\);

-- Location: FF_X28_Y21_N13
\inst|timestamp_timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[6]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(6));

-- Location: LCCOMB_X28_Y21_N16
\inst|timestamp_timer|read_mux_out[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[6]~17_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(22))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(22),
	datad => \inst|timestamp_timer|counter_snapshot\(6),
	combout => \inst|timestamp_timer|read_mux_out[6]~17_combout\);

-- Location: LCCOMB_X29_Y14_N24
\inst|timestamp_timer|read_mux_out[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[6]~18_combout\ = (\inst|timestamp_timer|read_mux_out~16_combout\) # ((\inst|timestamp_timer|read_mux_out[6]~17_combout\) # ((\inst|timestamp_timer|period_h_register\(6) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out~16_combout\,
	datab => \inst|timestamp_timer|period_h_register\(6),
	datac => \inst|timestamp_timer|read_mux_out[6]~17_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timestamp_timer|read_mux_out[6]~18_combout\);

-- Location: FF_X29_Y14_N25
\inst|timestamp_timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[6]~18_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(6));

-- Location: LCCOMB_X29_Y14_N12
\inst|timestamp_timer_s1_translator|av_readdata_pre[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer_s1_translator|av_readdata_pre[6]~feeder_combout\ = \inst|timestamp_timer|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timestamp_timer|readdata\(6),
	combout => \inst|timestamp_timer_s1_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X29_Y14_N13
\inst|timestamp_timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer_s1_translator|av_readdata_pre[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X29_Y14_N26
\inst|rsp_xbar_mux_001|src_payload~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~52_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(6)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator|av_readdata_pre\(6))))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(6),
	datad => \inst|timestamp_timer_s1_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: LCCOMB_X23_Y14_N4
\inst|rsp_xbar_mux_001|src_payload~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~56_combout\ = (\inst|rsp_xbar_mux_001|src_payload~54_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~55_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~53_combout\) # (\inst|rsp_xbar_mux_001|src_payload~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~54_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~55_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~53_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~52_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: IOIBUF_X11_Y29_N29
\porta_a[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(6),
	o => \porta_a[6]~input_o\);

-- Location: FF_X15_Y22_N1
\inst|porta_a|data_dir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(6));

-- Location: LCCOMB_X15_Y22_N2
\inst|porta_a|d1_data_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d1_data_in[6]~feeder_combout\ = \porta_a[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_a[6]~input_o\,
	combout => \inst|porta_a|d1_data_in[6]~feeder_combout\);

-- Location: FF_X15_Y22_N3
\inst|porta_a|d1_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d1_data_in[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(6));

-- Location: LCCOMB_X15_Y22_N28
\inst|porta_a|d2_data_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[6]~feeder_combout\ = \inst|porta_a|d1_data_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(6),
	combout => \inst|porta_a|d2_data_in[6]~feeder_combout\);

-- Location: FF_X15_Y22_N29
\inst|porta_a|d2_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(6));

-- Location: LCCOMB_X15_Y22_N20
\inst|porta_a|edge_capture~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~4_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(6)) # ((!\inst|porta_a|d2_data_in\(6) & \inst|porta_a|d1_data_in\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_a|d2_data_in\(6),
	datac => \inst|porta_a|edge_capture\(6),
	datad => \inst|porta_a|d1_data_in\(6),
	combout => \inst|porta_a|edge_capture~4_combout\);

-- Location: FF_X15_Y22_N21
\inst|porta_a|edge_capture[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(6));

-- Location: LCCOMB_X15_Y22_N0
\inst|porta_a|read_mux_out[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[6]~8_combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|porta_a|edge_capture\(6)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|porta_a|data_dir\(6))))) # (!\inst|watchdog_timer|Equal2~0_combout\ & 
-- (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|porta_a|data_dir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|porta_a|data_dir\(6),
	datad => \inst|porta_a|edge_capture\(6),
	combout => \inst|porta_a|read_mux_out[6]~8_combout\);

-- Location: LCCOMB_X15_Y22_N30
\inst|porta_a|read_mux_out[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[6]~9_combout\ = (\inst|porta_a|read_mux_out[6]~8_combout\) # ((\porta_a[6]~input_o\ & \inst|watchdog_timer|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \porta_a[6]~input_o\,
	datac => \inst|porta_a|read_mux_out[6]~8_combout\,
	datad => \inst|watchdog_timer|Equal2~3_combout\,
	combout => \inst|porta_a|read_mux_out[6]~9_combout\);

-- Location: FF_X15_Y22_N31
\inst|porta_a|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[6]~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(6));

-- Location: FF_X15_Y14_N7
\inst|porta_a_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_a|readdata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X15_Y14_N6
\inst|rsp_xbar_mux_001|src_payload~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~49_combout\ = (\inst|porta_b_s1_translator|av_readdata_pre\(6) & ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0)) # ((\inst|porta_a_s1_translator|av_readdata_pre\(6) & 
-- \inst|porta_a_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|porta_b_s1_translator|av_readdata_pre\(6) & (((\inst|porta_a_s1_translator|av_readdata_pre\(6) & \inst|porta_a_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|av_readdata_pre\(6),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator|av_readdata_pre\(6),
	datad => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: M9K_X13_Y12_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y15_N6
\inst|cpu|F_iw[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[6]~65_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a38\)) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a38\,
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst|cpu|F_iw[6]~65_combout\);

-- Location: LCCOMB_X20_Y15_N30
\inst|rsp_xbar_mux_001|src_payload~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~51_combout\ = (\inst|rsp_xbar_mux_001|src_payload~50_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~49_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[6]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~50_combout\,
	datab => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~49_combout\,
	datad => \inst|cpu|F_iw[6]~65_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: LCCOMB_X23_Y14_N0
\inst|cpu|av_ld_byte0_data_nxt[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[6]~8_combout\ = (\inst|cpu|av_ld_rshift8~1_combout\ & (((\inst|rsp_xbar_mux_001|src_payload~56_combout\) # (\inst|rsp_xbar_mux_001|src_payload~51_combout\)))) # (!\inst|cpu|av_ld_rshift8~1_combout\ & 
-- (\inst|cpu|av_ld_byte1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(6),
	datab => \inst|rsp_xbar_mux_001|src_payload~56_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~51_combout\,
	datad => \inst|cpu|av_ld_rshift8~1_combout\,
	combout => \inst|cpu|av_ld_byte0_data_nxt[6]~8_combout\);

-- Location: FF_X23_Y14_N1
\inst|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[6]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X16_Y17_N22
\inst|cpu|W_rf_wr_data[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[6]~12_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte0_data\(6))))) # (!\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|W_rf_wr_data[6]~11_combout\ & ((!\inst|cpu|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|W_rf_wr_data[6]~11_combout\,
	datac => \inst|cpu|av_ld_byte0_data\(6),
	datad => \inst|cpu|R_ctrl_br_cmp~q\,
	combout => \inst|cpu|W_rf_wr_data[6]~12_combout\);

-- Location: FF_X14_Y21_N9
\inst|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(6));

-- Location: LCCOMB_X22_Y20_N30
\inst|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~4_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X22_Y20_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X22_Y20_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[6]~2_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[6]~2_combout\);

-- Location: FF_X22_Y20_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[6]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(6));

-- Location: LCCOMB_X22_Y20_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~25_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(6)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(6),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X22_Y20_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(6));

-- Location: FF_X21_Y15_N1
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X22_Y10_N0
\inst|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux|src0_valid~combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X21_Y15_N0
\inst|cpu|F_iw[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[6]~64_combout\ = (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sysid_control_slave_translator|av_readdata_pre\(7)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_mux|src_payload~0_combout\ & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|cpu|F_iw[6]~64_combout\);

-- Location: LCCOMB_X20_Y15_N0
\inst|cpu|F_iw[6]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[6]~102_combout\ = (\inst|cpu|F_iw[6]~64_combout\) # ((\inst|memoria_s1_translator|read_latency_shift_reg\(0) & (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|cpu|F_iw[6]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu|F_iw[6]~64_combout\,
	datad => \inst|cpu|F_iw[6]~65_combout\,
	combout => \inst|cpu|F_iw[6]~102_combout\);

-- Location: LCCOMB_X20_Y15_N16
\inst|cpu|F_iw[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[6]~66_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[6]~102_combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu|D_iw[31]~3_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datad => \inst|cpu|F_iw[6]~102_combout\,
	combout => \inst|cpu|F_iw[6]~66_combout\);

-- Location: FF_X20_Y15_N17
\inst|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[6]~66_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(6));

-- Location: LCCOMB_X15_Y18_N30
\inst|cpu|R_src2_lo[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[0]~3_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(6)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_lo~0_combout\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|cpu|D_iw\(6),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[0]~3_combout\);

-- Location: FF_X15_Y18_N31
\inst|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[0]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(0));

-- Location: LCCOMB_X12_Y17_N20
\inst|cpu|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~4_combout\ = ((\inst|cpu|E_src2\(2) $ (\inst|cpu|E_src1\(2) $ (!\inst|cpu|Add2~3\)))) # (GND)
-- \inst|cpu|Add2~5\ = CARRY((\inst|cpu|E_src2\(2) & ((\inst|cpu|E_src1\(2)) # (!\inst|cpu|Add2~3\))) # (!\inst|cpu|E_src2\(2) & (\inst|cpu|E_src1\(2) & !\inst|cpu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(2),
	datab => \inst|cpu|E_src1\(2),
	datad => VCC,
	cin => \inst|cpu|Add2~3\,
	combout => \inst|cpu|Add2~4_combout\,
	cout => \inst|cpu|Add2~5\);

-- Location: LCCOMB_X16_Y16_N24
\inst|cpu|F_pc[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[1]~10_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~6_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~6_combout\,
	datab => \inst|cpu|Add2~6_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[1]~10_combout\);

-- Location: FF_X16_Y16_N25
\inst|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[1]~10_combout\,
	asdata => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(1));

-- Location: LCCOMB_X20_Y19_N28
\inst|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(39) = (\inst|cpu|W_alu_result\(3) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # ((\inst|cpu|F_pc\(1) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cpu|W_alu_result\(3) & (((\inst|cpu|F_pc\(1) & 
-- \inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|F_pc\(1),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(39));

-- Location: FF_X20_Y19_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X23_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(1),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X28_Y18_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(14),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X28_Y18_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X24_Y20_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~24_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(14))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(14),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X24_Y20_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X24_Y20_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(11))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(11),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(11),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~80_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~79_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(13),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~79_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X30_Y18_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X30_Y18_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~74_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~73_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~73_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(12),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X30_Y18_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X30_Y18_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(11),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X30_Y18_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X24_Y20_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~28_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(11))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(11),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X24_Y20_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X22_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(8)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(8),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\);

-- Location: LCCOMB_X23_Y19_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[29]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[29]~7_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~3_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: FF_X23_Y19_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[29]~7_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X27_Y19_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~18_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X27_Y19_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X20_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(29),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(29),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCCOMB_X26_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~57_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31) & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56_combout\ & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31) & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56_combout\ 
-- & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(31),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~56_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: FF_X26_Y19_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~57_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X26_Y19_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~55_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(30))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~54_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~54_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(30),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: FF_X26_Y19_N31
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~55_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X26_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~51_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(29))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~50_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(29),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X26_Y19_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~51_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X26_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(28),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X26_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X22_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(28),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X22_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X23_Y19_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~1_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[18]~3_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[18]~3_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(21),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X28_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X23_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[18]~3_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X28_Y20_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~10_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(18),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X28_Y20_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X23_Y21_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~40_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(18),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCCOMB_X28_Y19_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~41_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(20))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~40_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~40_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(20),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: FF_X28_Y19_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~41_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X28_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(19),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X28_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: FF_X21_Y20_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[16]~2_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(19),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X27_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~9_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(16),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X27_Y19_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X28_Y19_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~38_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(16),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(16),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCCOMB_X28_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~39_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(18))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~38_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~38_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: FF_X28_Y19_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~39_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(17));

-- Location: FF_X22_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X22_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~8_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X22_Y19_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X21_Y19_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(10),
	cin => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X28_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|DRsize.100~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X27_Y18_N24
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~23_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X27_Y18_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~24_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~23_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35)) 
-- # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~23_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: FF_X28_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~24_combout\,
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35));

-- Location: FF_X21_Y19_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X21_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X21_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X21_Y18_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X23_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X28_Y20_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[4]~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[4]~1_combout\);

-- Location: FF_X28_Y20_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[4]~1_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X28_Y20_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~34_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(4))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(4),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~35_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~34_combout\)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~34_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: FF_X30_Y18_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~35_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X30_Y18_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~19_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~18_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X30_Y18_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~19_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X30_Y18_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~17_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~16_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X30_Y18_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X28_Y18_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X28_Y18_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X30_Y19_N16
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~8_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~8_combout\);

-- Location: FF_X30_Y19_N17
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg~8_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X23_Y18_N28
\inst|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~1_combout\ = (\inst|cpu|d_writedata\(0) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(0),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X23_Y18_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X23_Y18_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(0))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X24_Y17_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[5]~3_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[5]~3_combout\);

-- Location: FF_X24_Y17_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[5]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(5));

-- Location: LCCOMB_X24_Y17_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~20_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(5)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(5),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X24_Y17_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(5));

-- Location: FF_X22_Y15_N21
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X27_Y16_N16
\inst|sys_clk_timer|read_mux_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~23_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|sys_clk_timer|period_l_register\(5) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|sys_clk_timer|period_l_register\(5),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|sys_clk_timer|read_mux_out~23_combout\);

-- Location: FF_X29_Y17_N13
\inst|sys_clk_timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(5));

-- Location: FF_X26_Y15_N7
\inst|sys_clk_timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|period_h_register\(5));

-- Location: FF_X28_Y15_N11
\inst|sys_clk_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|internal_counter[21]~74_combout\,
	asdata => \inst|sys_clk_timer|period_h_register\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|sys_clk_timer|always0~0_combout\,
	ena => \inst|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|internal_counter\(21));

-- Location: FF_X29_Y17_N3
\inst|sys_clk_timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(21),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(21));

-- Location: LCCOMB_X29_Y17_N12
\inst|sys_clk_timer|read_mux_out[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[5]~24_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(21)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|sys_clk_timer|counter_snapshot\(5),
	datad => \inst|sys_clk_timer|counter_snapshot\(21),
	combout => \inst|sys_clk_timer|read_mux_out[5]~24_combout\);

-- Location: LCCOMB_X26_Y15_N8
\inst|sys_clk_timer|read_mux_out[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[5]~25_combout\ = (\inst|sys_clk_timer|read_mux_out~23_combout\) # ((\inst|sys_clk_timer|read_mux_out[5]~24_combout\) # ((\inst|sys_clk_timer|period_h_register\(5) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|period_h_register\(5),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|sys_clk_timer|read_mux_out~23_combout\,
	datad => \inst|sys_clk_timer|read_mux_out[5]~24_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[5]~25_combout\);

-- Location: FF_X26_Y15_N9
\inst|sys_clk_timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[5]~25_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(5));

-- Location: FF_X26_Y15_N25
\inst|sys_clk_timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|readdata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X27_Y13_N20
\inst|spi|spi_slave_select_holding_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[5]~feeder_combout\ = \inst|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|spi|spi_slave_select_holding_reg[5]~feeder_combout\);

-- Location: FF_X27_Y13_N21
\inst|spi|spi_slave_select_holding_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(5));

-- Location: LCCOMB_X23_Y12_N0
\inst|spi|spi_slave_select_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_reg[5]~feeder_combout\ = \inst|spi|spi_slave_select_holding_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|spi_slave_select_holding_reg\(5),
	combout => \inst|spi|spi_slave_select_reg[5]~feeder_combout\);

-- Location: FF_X23_Y12_N1
\inst|spi|spi_slave_select_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_reg[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(5));

-- Location: LCCOMB_X23_Y12_N16
\inst|spi|data_to_cpu[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[5]~0_combout\ = (\inst|spi|p1_data_to_cpu[5]~22_combout\ & (\inst|spi|spi_slave_select_reg\(5))) # (!\inst|spi|p1_data_to_cpu[5]~22_combout\ & ((\inst|spi|rx_holding_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_data_to_cpu[5]~22_combout\,
	datab => \inst|spi|spi_slave_select_reg\(5),
	datad => \inst|spi|rx_holding_reg\(5),
	combout => \inst|spi|data_to_cpu[5]~0_combout\);

-- Location: LCCOMB_X28_Y13_N22
\inst|spi|p1_data_to_cpu[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[5]~0_combout\ = (!\inst|spi|tx_holding_primed~q\ & !\inst|spi|transmitting~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|spi|tx_holding_primed~q\,
	datad => \inst|spi|transmitting~q\,
	combout => \inst|spi|p1_data_to_cpu[5]~0_combout\);

-- Location: LCCOMB_X28_Y13_N0
\inst|spi|p1_data_to_cpu[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[5]~23_combout\ = (\inst|cpu|W_alu_result\(4) & ((\inst|cpu|W_alu_result\(2) & ((\inst|spi|rx_holding_reg\(5)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|endofpacketvalue_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|spi|endofpacketvalue_reg\(5),
	datad => \inst|spi|rx_holding_reg\(5),
	combout => \inst|spi|p1_data_to_cpu[5]~23_combout\);

-- Location: LCCOMB_X28_Y13_N30
\inst|spi|p1_data_to_cpu[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[5]~24_combout\ = (\inst|spi|p1_data_to_cpu[5]~23_combout\) # ((!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & \inst|spi|p1_data_to_cpu[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|spi|p1_data_to_cpu[5]~0_combout\,
	datad => \inst|spi|p1_data_to_cpu[5]~23_combout\,
	combout => \inst|spi|p1_data_to_cpu[5]~24_combout\);

-- Location: FF_X23_Y12_N17
\inst|spi|data_to_cpu[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|data_to_cpu[5]~0_combout\,
	asdata => \inst|spi|p1_data_to_cpu[5]~24_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu|W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(5));

-- Location: LCCOMB_X26_Y15_N2
\inst|spi_spi_control_port_translator|av_readdata_pre[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|av_readdata_pre[5]~feeder_combout\ = \inst|spi|data_to_cpu\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|data_to_cpu\(5),
	combout => \inst|spi_spi_control_port_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X26_Y15_N3
\inst|spi_spi_control_port_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y15_N24
\inst|rsp_xbar_mux_001|src_payload~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~69_combout\ = (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst|spi_spi_control_port_translator|av_readdata_pre\(5)) # ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre\(5))))) # (!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(5),
	datad => \inst|spi_spi_control_port_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~69_combout\);

-- Location: LCCOMB_X22_Y15_N20
\inst|rsp_xbar_mux_001|src_payload~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~123_combout\ = (\inst|rsp_xbar_mux_001|src_payload~69_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst|rsp_xbar_mux_001|src_payload~69_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~123_combout\);

-- Location: LCCOMB_X22_Y11_N24
\inst|uart|the_sopc_2_uart_tx|tx_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|tx_ready~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\ & ((!\inst|uart_s1_translator|end_begintransfer~q\)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_tx|tx_ready~q\) # ((\inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\ & !\inst|uart_s1_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	datac => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\,
	datad => \inst|uart_s1_translator|end_begintransfer~q\,
	combout => \inst|uart|the_sopc_2_uart_tx|tx_ready~0_combout\);

-- Location: FF_X22_Y11_N25
\inst|uart|the_sopc_2_uart_tx|tx_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|tx_ready~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\);

-- Location: LCCOMB_X23_Y10_N8
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~15_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1) & (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\ & VCC)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1) & 
-- (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\ = CARRY((!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1) & !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[0]~14\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~15_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~16\);

-- Location: LCCOMB_X24_Y11_N30
\inst|uart|the_sopc_2_uart_tx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|always4~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\) # (\inst|uart|the_sopc_2_uart_tx|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datad => \inst|uart|the_sopc_2_uart_tx|Equal0~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\);

-- Location: FF_X23_Y10_N9
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[1]~15_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(1));

-- Location: LCCOMB_X23_Y10_N14
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~21_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4) & ((GND) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\))) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4) & 
-- (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\ $ (GND)))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\ = CARRY((\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[3]~20\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~21_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\);

-- Location: FF_X23_Y10_N15
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~21_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4));

-- Location: LCCOMB_X23_Y10_N16
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~23_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5) & (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\ & VCC)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5) & 
-- (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\ = CARRY((!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5) & !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[4]~22\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~23_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\);

-- Location: FF_X23_Y10_N17
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5));

-- Location: LCCOMB_X23_Y10_N18
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~25_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6) & ((GND) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\))) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6) & 
-- (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\ $ (GND)))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\ = CARRY((\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[5]~24\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~25_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~26\);

-- Location: FF_X23_Y10_N19
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[6]~25_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6));

-- Location: LCCOMB_X23_Y10_N22
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~29_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8) & ((GND) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\))) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8) & 
-- (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\ $ (GND)))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\ = CARRY((\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[7]~28\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~29_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\);

-- Location: LCCOMB_X23_Y10_N24
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~31_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9) & (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\ & VCC)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9) & 
-- (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\ = CARRY((!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9) & !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~30\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~31_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~32\);

-- Location: FF_X23_Y10_N25
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[9]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9));

-- Location: LCCOMB_X23_Y10_N28
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~35_combout\ = (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11) & (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\ & VCC)) # (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11) & 
-- (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\))
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~36\ = CARRY((!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11) & !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11),
	datad => VCC,
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[10]~34\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~35_combout\,
	cout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~36\);

-- Location: FF_X23_Y10_N29
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11));

-- Location: FF_X23_Y10_N23
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[8]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8));

-- Location: LCCOMB_X23_Y10_N4
\inst|uart|the_sopc_2_uart_tx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|Equal0~2_combout\ = (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10) & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11) & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8) & 
-- !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(10),
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(11),
	datac => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(8),
	datad => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(9),
	combout => \inst|uart|the_sopc_2_uart_tx|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y10_N30
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[12]~37_combout\ = \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(12) $ (\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~36\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(12),
	cin => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[11]~36\,
	combout => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[12]~37_combout\);

-- Location: FF_X23_Y10_N31
\inst|uart|the_sopc_2_uart_tx|baud_rate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter[12]~37_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|uart|the_sopc_2_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(12));

-- Location: LCCOMB_X23_Y10_N2
\inst|uart|the_sopc_2_uart_tx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|Equal0~1_combout\ = (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7) & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6) & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4) & 
-- !\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(7),
	datab => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(6),
	datac => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(4),
	datad => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(5),
	combout => \inst|uart|the_sopc_2_uart_tx|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y11_N8
\inst|uart|the_sopc_2_uart_tx|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|Equal0~3_combout\ = (\inst|uart|the_sopc_2_uart_tx|Equal0~0_combout\ & (\inst|uart|the_sopc_2_uart_tx|Equal0~2_combout\ & (!\inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(12) & 
-- \inst|uart|the_sopc_2_uart_tx|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|Equal0~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_tx|Equal0~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_tx|baud_rate_counter\(12),
	datad => \inst|uart|the_sopc_2_uart_tx|Equal0~1_combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|Equal0~3_combout\);

-- Location: FF_X24_Y11_N9
\inst|uart|the_sopc_2_uart_tx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|Equal0~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\);

-- Location: LCCOMB_X26_Y11_N2
\inst|uart|the_sopc_2_uart_regs|tx_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[6]~feeder_combout\ = \inst|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(6),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[6]~feeder_combout\);

-- Location: FF_X26_Y11_N3
\inst|uart|the_sopc_2_uart_regs|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[6]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(6));

-- Location: LCCOMB_X24_Y11_N26
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\) # ((!\inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\ & 
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: FF_X24_Y11_N27
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X24_Y11_N28
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(7)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(7),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCCOMB_X24_Y11_N12
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\) # ((\inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\ & \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\);

-- Location: FF_X24_Y11_N29
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X24_Y11_N22
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_regs|tx_data\(6))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datac => \inst|uart|the_sopc_2_uart_regs|tx_data\(6),
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: FF_X24_Y11_N23
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCCOMB_X26_Y11_N4
\inst|uart|the_sopc_2_uart_regs|tx_data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[5]~feeder_combout\ = \inst|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[5]~feeder_combout\);

-- Location: FF_X26_Y11_N5
\inst|uart|the_sopc_2_uart_regs|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(5));

-- Location: LCCOMB_X24_Y11_N0
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(5)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(5),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: FF_X24_Y11_N1
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X26_Y11_N30
\inst|uart|the_sopc_2_uart_regs|tx_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[4]~feeder_combout\ = \inst|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(4),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[4]~feeder_combout\);

-- Location: FF_X26_Y11_N31
\inst|uart|the_sopc_2_uart_regs|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(4));

-- Location: LCCOMB_X24_Y11_N4
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(4)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(4),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: FF_X24_Y11_N5
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCCOMB_X26_Y11_N8
\inst|uart|the_sopc_2_uart_regs|tx_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[3]~feeder_combout\ = \inst|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[3]~feeder_combout\);

-- Location: FF_X26_Y11_N9
\inst|uart|the_sopc_2_uart_regs|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(3));

-- Location: LCCOMB_X24_Y11_N14
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(3)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(3),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: FF_X24_Y11_N15
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X26_Y11_N26
\inst|uart|the_sopc_2_uart_regs|tx_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[2]~feeder_combout\ = \inst|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[2]~feeder_combout\);

-- Location: FF_X26_Y11_N27
\inst|uart|the_sopc_2_uart_regs|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(2));

-- Location: LCCOMB_X24_Y11_N24
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(2)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(2),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: FF_X24_Y11_N25
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: LCCOMB_X26_Y11_N20
\inst|uart|the_sopc_2_uart_regs|tx_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|tx_data[1]~feeder_combout\ = \inst|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(1),
	combout => \inst|uart|the_sopc_2_uart_regs|tx_data[1]~feeder_combout\);

-- Location: FF_X26_Y11_N21
\inst|uart|the_sopc_2_uart_regs|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|tx_data[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(1));

-- Location: LCCOMB_X24_Y11_N18
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(1)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(1),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: FF_X24_Y11_N19
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: FF_X26_Y11_N23
\inst|uart|the_sopc_2_uart_regs|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|tx_data\(0));

-- Location: LCCOMB_X24_Y11_N6
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(0)))) # 
-- (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \inst|uart|the_sopc_2_uart_regs|tx_data\(0),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: FF_X24_Y11_N7
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X24_Y11_N10
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (!\inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\ & (\inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\ & 
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|do_load_shifter~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|baud_clk_en~q\,
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCCOMB_X24_Y11_N16
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\ & \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1_combout\,
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: FF_X24_Y11_N17
\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X24_Y11_N20
\inst|uart|the_sopc_2_uart_tx|pre_txd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\ = (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3) & 
-- (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5) & !\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	combout => \inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X23_Y11_N0
\inst|uart|the_sopc_2_uart_tx|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\ = ((\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # ((\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # 
-- (!\inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\))) # (!\inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datac => \inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\,
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	combout => \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\);

-- Location: LCCOMB_X23_Y11_N14
\inst|uart|the_sopc_2_uart_tx|tx_shift_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|tx_ready~q\) # (\inst|uart|the_sopc_2_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\,
	datad => \inst|uart|the_sopc_2_uart_tx|WideOr0~combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~0_combout\);

-- Location: FF_X23_Y11_N15
\inst|uart|the_sopc_2_uart_tx|tx_shift_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\);

-- Location: LCCOMB_X28_Y11_N22
\inst|uart|the_sopc_2_uart_regs|selected_read_data~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~19_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & !\inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~19_combout\);

-- Location: FF_X28_Y11_N21
\inst|uart|the_sopc_2_uart_rx|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(5));

-- Location: LCCOMB_X28_Y11_N20
\inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~18_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(5)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(5))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(5),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(5),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~18_combout\);

-- Location: LCCOMB_X28_Y11_N10
\inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~20_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data~19_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~18_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(5) 
-- & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|control_reg\(5),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_regs|selected_read_data~19_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~18_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~20_combout\);

-- Location: FF_X28_Y11_N11
\inst|uart|the_sopc_2_uart_regs|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[5]~20_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(5));

-- Location: FF_X22_Y15_N11
\inst|uart_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y16_N30
\inst|saida_c|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|data_out[5]~feeder_combout\ = \inst|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|saida_c|data_out[5]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N10
\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & (!\inst|cpu_data_master_translator|write_accepted~q\ & 
-- !\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datac => \inst|cpu_data_master_translator|write_accepted~q\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X19_Y12_N22
\inst|saida_c_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst|saida_c_s1_translator|wait_latency_counter\(1) & (\inst|saida_c_s1_translator|wait_latency_counter\(0) $ (((\inst|addr_router_001|Equal12~0_combout\ & 
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|wait_latency_counter\(0),
	datab => \inst|saida_c_s1_translator|wait_latency_counter\(1),
	datac => \inst|addr_router_001|Equal12~0_combout\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|saida_c_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X19_Y12_N16
\inst|saida_c_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & (\inst|addr_router_001|Equal12~0_combout\ & (!\inst|saida_c_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- !\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datab => \inst|addr_router_001|Equal12~0_combout\,
	datac => \inst|saida_c_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X19_Y12_N6
\inst|saida_c_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator|wait_latency_counter~2_combout\ = (!\inst|saida_c_s1_translator|wait_latency_counter\(0) & \inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|saida_c_s1_translator|wait_latency_counter\(0),
	datad => \inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst|saida_c_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X19_Y12_N7
\inst|saida_c_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X19_Y12_N28
\inst|saida_c_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c_s1_translator|wait_latency_counter~3_combout\ = (\inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\ & (\inst|saida_c_s1_translator|wait_latency_counter\(1) $ (\inst|saida_c_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|saida_c_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst|saida_c_s1_translator|wait_latency_counter\(1),
	datad => \inst|saida_c_s1_translator|wait_latency_counter\(0),
	combout => \inst|saida_c_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X19_Y12_N29
\inst|saida_c_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X19_Y12_N2
\inst|saida_c|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|always0~0_combout\ = (!\inst|saida_c_s1_translator|wait_latency_counter\(0) & (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & !\inst|saida_c_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|wait_latency_counter\(0),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|saida_c_s1_translator|wait_latency_counter\(1),
	combout => \inst|saida_c|always0~0_combout\);

-- Location: LCCOMB_X19_Y12_N4
\inst|saida_c|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|always0~1_combout\ = (\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & (\inst|addr_router_001|Equal12~0_combout\ & \inst|saida_c|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|addr_router_001|Equal12~0_combout\,
	datad => \inst|saida_c|always0~0_combout\,
	combout => \inst|saida_c|always0~1_combout\);

-- Location: FF_X22_Y16_N31
\inst|saida_c|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|data_out[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(5));

-- Location: LCCOMB_X22_Y15_N0
\inst|saida_c|readdata[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(5) = (!\inst|cpu|W_alu_result\(3) & (\inst|saida_c|data_out\(5) & !\inst|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datac => \inst|saida_c|data_out\(5),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|saida_c|readdata\(5));

-- Location: FF_X22_Y15_N1
\inst|saida_c_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y15_N10
\inst|rsp_xbar_mux_001|src_payload~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~66_combout\ = (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator|av_readdata_pre\(5)) # ((\inst|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|uart_s1_translator|av_readdata_pre\(5))))) # (!\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|uart_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(5),
	datad => \inst|saida_c_s1_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~66_combout\);

-- Location: M9K_X25_Y19_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y15_N24
\inst|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~29_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a37\)) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a37\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X22_Y15_N4
\inst|rsp_xbar_mux_001|src_payload~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~67_combout\ = (\inst|rsp_xbar_mux_001|src_payload~65_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~66_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~65_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~66_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~29_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~67_combout\);

-- Location: LCCOMB_X26_Y21_N16
\inst|timestamp_timer|read_mux_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out~22_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timestamp_timer|period_l_register\(5) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timestamp_timer|period_l_register\(5),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timestamp_timer|read_mux_out~22_combout\);

-- Location: FF_X28_Y21_N9
\inst|timestamp_timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(5));

-- Location: FF_X28_Y21_N21
\inst|timestamp_timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(21),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(21));

-- Location: LCCOMB_X28_Y21_N8
\inst|timestamp_timer|read_mux_out[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[5]~23_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(21)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(5),
	datad => \inst|timestamp_timer|counter_snapshot\(21),
	combout => \inst|timestamp_timer|read_mux_out[5]~23_combout\);

-- Location: LCCOMB_X28_Y21_N30
\inst|timestamp_timer|read_mux_out[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[5]~24_combout\ = (\inst|timestamp_timer|read_mux_out~22_combout\) # ((\inst|timestamp_timer|read_mux_out[5]~23_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|timestamp_timer|read_mux_out~22_combout\,
	datac => \inst|timestamp_timer|read_mux_out[5]~23_combout\,
	datad => \inst|timestamp_timer|period_h_register\(5),
	combout => \inst|timestamp_timer|read_mux_out[5]~24_combout\);

-- Location: FF_X28_Y21_N31
\inst|timestamp_timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[5]~24_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(5));

-- Location: FF_X28_Y21_N29
\inst|timestamp_timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X27_Y12_N2
\inst|timer_geral|period_h_register[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_h_register[5]~feeder_combout\ = \inst|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|timer_geral|period_h_register[5]~feeder_combout\);

-- Location: FF_X27_Y12_N3
\inst|timer_geral|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|period_h_register[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|period_h_register\(5));

-- Location: LCCOMB_X27_Y14_N20
\inst|timer_geral|read_mux_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~22_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(5) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(5),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~22_combout\);

-- Location: LCCOMB_X27_Y12_N28
\inst|timer_geral|read_mux_out[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[5]~24_combout\ = (\inst|timer_geral|read_mux_out[5]~23_combout\) # ((\inst|timer_geral|read_mux_out~22_combout\) # ((\inst|timer_geral|period_h_register\(5) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|read_mux_out[5]~23_combout\,
	datab => \inst|timer_geral|period_h_register\(5),
	datac => \inst|timer_geral|read_mux_out~22_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[5]~24_combout\);

-- Location: FF_X27_Y12_N29
\inst|timer_geral|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[5]~24_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(5));

-- Location: FF_X28_Y21_N5
\inst|timer_geral_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y21_N28
\inst|rsp_xbar_mux_001|src_payload~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~68_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(5)) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_geral_s1_translator|av_readdata_pre\(5))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(5),
	datad => \inst|timer_geral_s1_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~68_combout\);

-- Location: LCCOMB_X22_Y15_N16
\inst|rsp_xbar_mux_001|src_payload~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~71_combout\ = (\inst|rsp_xbar_mux_001|src_payload~70_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~123_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~67_combout\) # (\inst|rsp_xbar_mux_001|src_payload~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~70_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~123_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~67_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~68_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~71_combout\);

-- Location: LCCOMB_X20_Y14_N2
\inst|cpu|av_ld_byte0_data_nxt[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[5]~10_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_ld_rshift8~0_combout\ & (\inst|cpu|av_ld_byte1_data\(5))) # (!\inst|cpu|av_ld_rshift8~0_combout\ & ((\inst|rsp_xbar_mux_001|src_payload~71_combout\))))) # 
-- (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|rsp_xbar_mux_001|src_payload~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte1_data\(5),
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datac => \inst|rsp_xbar_mux_001|src_payload~71_combout\,
	datad => \inst|cpu|av_ld_rshift8~0_combout\,
	combout => \inst|cpu|av_ld_byte0_data_nxt[5]~10_combout\);

-- Location: FF_X20_Y14_N3
\inst|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[5]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X28_Y14_N12
\inst|sys_clk_timer|period_l_wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|period_l_wr_strobe~1_combout\ = (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (\inst|sys_clk_timer|period_l_wr_strobe~0_combout\ & !\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|sys_clk_timer|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X28_Y14_N30
\inst|sys_clk_timer|control_register~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|control_register~0_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|sys_clk_timer|period_l_wr_strobe~1_combout\ & (\inst|cpu|d_writedata\(0))) # (!\inst|sys_clk_timer|period_l_wr_strobe~1_combout\ & 
-- ((\inst|sys_clk_timer|control_register~q\))))) # (!\inst|watchdog_timer|Equal2~2_combout\ & (((\inst|sys_clk_timer|control_register~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(0),
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|sys_clk_timer|control_register~q\,
	datad => \inst|sys_clk_timer|period_l_wr_strobe~1_combout\,
	combout => \inst|sys_clk_timer|control_register~0_combout\);

-- Location: FF_X28_Y14_N31
\inst|sys_clk_timer|control_register\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|control_register~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|control_register~q\);

-- Location: LCCOMB_X28_Y14_N24
\inst|sys_clk_timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|timeout_occurred~0_combout\ = ((\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0)) # ((\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1)) # (!\inst|watchdog_timer|Equal2~3_combout\))) # 
-- (!\inst|sys_clk_timer|period_l_wr_strobe~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|period_l_wr_strobe~0_combout\,
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datac => \inst|watchdog_timer|Equal2~3_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|sys_clk_timer|timeout_occurred~0_combout\);

-- Location: LCCOMB_X28_Y14_N28
\inst|sys_clk_timer|timeout_occurred~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|timeout_occurred~1_combout\ = (\inst|sys_clk_timer|timeout_occurred~0_combout\ & ((\inst|sys_clk_timer|timeout_occurred~q\) # ((!\inst|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\ & \inst|sys_clk_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \inst|sys_clk_timer|timeout_occurred~0_combout\,
	datac => \inst|sys_clk_timer|timeout_occurred~q\,
	datad => \inst|sys_clk_timer|Equal0~10_combout\,
	combout => \inst|sys_clk_timer|timeout_occurred~1_combout\);

-- Location: FF_X28_Y14_N29
\inst|sys_clk_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|timeout_occurred~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|timeout_occurred~q\);

-- Location: LCCOMB_X24_Y17_N16
\inst|cpu|W_ipending_reg_nxt[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[5]~3_combout\ = (\inst|cpu|W_ienable_reg\(5) & (\inst|sys_clk_timer|control_register~q\ & (\inst|sys_clk_timer|timeout_occurred~q\ & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(5),
	datab => \inst|sys_clk_timer|control_register~q\,
	datac => \inst|sys_clk_timer|timeout_occurred~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(5),
	combout => \inst|cpu|W_ipending_reg_nxt[5]~3_combout\);

-- Location: FF_X24_Y17_N17
\inst|cpu|W_ipending_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[5]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(5));

-- Location: LCCOMB_X16_Y17_N8
\inst|cpu|E_control_rd_data[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[5]~8_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ipending_reg\(5)))) # (!\inst|cpu|D_iw\(8) & (\inst|cpu|W_ienable_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ienable_reg\(5),
	datab => \inst|cpu|D_iw\(8),
	datac => \inst|cpu|W_ipending_reg\(5),
	datad => \inst|cpu|W_control_rd_data[5]~0_combout\,
	combout => \inst|cpu|E_control_rd_data[5]~8_combout\);

-- Location: FF_X16_Y17_N9
\inst|cpu|W_control_rd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[5]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(5));

-- Location: LCCOMB_X16_Y17_N18
\inst|cpu|W_rf_wr_data[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[5]~15_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_control_rd_data\(5))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datac => \inst|cpu|W_control_rd_data\(5),
	datad => \inst|cpu|W_alu_result\(5),
	combout => \inst|cpu|W_rf_wr_data[5]~15_combout\);

-- Location: LCCOMB_X16_Y17_N12
\inst|cpu|W_rf_wr_data[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[5]~16_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte0_data\(5))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & ((\inst|cpu|W_rf_wr_data[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|av_ld_byte0_data\(5),
	datad => \inst|cpu|W_rf_wr_data[5]~15_combout\,
	combout => \inst|cpu|W_rf_wr_data[5]~16_combout\);

-- Location: LCCOMB_X17_Y20_N26
\inst|cpu|R_src2_lo[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[10]~15_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(16))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datab => \inst|cpu|R_src2_lo~0_combout\,
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[10]~15_combout\);

-- Location: FF_X17_Y20_N27
\inst|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[10]~15_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(10));

-- Location: LCCOMB_X16_Y16_N12
\inst|cpu|F_pc[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[8]~4_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~20_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~20_combout\,
	datab => \inst|cpu|Add1~20_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[8]~4_combout\);

-- Location: FF_X16_Y16_N13
\inst|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[8]~4_combout\,
	asdata => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(8));

-- Location: LCCOMB_X17_Y13_N16
\inst|addr_router|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal2~0_combout\ = (\inst|cpu|F_pc\(10) & (!\inst|cpu|F_pc\(3) & (!\inst|cpu|F_pc\(8) & !\inst|cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(10),
	datab => \inst|cpu|F_pc\(3),
	datac => \inst|cpu|F_pc\(8),
	datad => \inst|cpu|F_pc\(9),
	combout => \inst|addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X14_Y14_N28
\inst|cpu|E_arith_result[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[16]~3_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~32_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Add2~32_combout\,
	datac => \inst|cpu|Add1~32_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|E_arith_result[16]~3_combout\);

-- Location: LCCOMB_X17_Y19_N18
\inst|cpu|F_pc_no_crst_nxt[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[14]~3_combout\ = (!\inst|cpu|F_pc_no_crst_nxt[14]~2_combout\ & (!\inst|cpu|R_ctrl_exception~q\ & ((\inst|cpu|F_pc_sel_nxt.10~0_combout\) # (!\inst|cpu|E_arith_result[16]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_no_crst_nxt[14]~2_combout\,
	datab => \inst|cpu|R_ctrl_exception~q\,
	datac => \inst|cpu|E_arith_result[16]~3_combout\,
	datad => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \inst|cpu|F_pc_no_crst_nxt[14]~3_combout\);

-- Location: FF_X17_Y19_N19
\inst|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc_no_crst_nxt[14]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(14));

-- Location: LCCOMB_X17_Y19_N28
\inst|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~0_combout\ = (!\inst|cpu|F_pc\(12) & (\inst|cpu|F_pc\(14) & (!\inst|cpu|F_pc\(13) & \inst|cpu|F_pc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(12),
	datab => \inst|cpu|F_pc\(14),
	datac => \inst|cpu|F_pc\(13),
	datad => \inst|cpu|F_pc\(15),
	combout => \inst|addr_router|Equal1~0_combout\);

-- Location: FF_X16_Y16_N27
\inst|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[6]~6_combout\,
	asdata => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(6));

-- Location: LCCOMB_X20_Y19_N8
\inst|addr_router|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal2~1_combout\ = (!\inst|cpu|F_pc\(7) & (\inst|cpu|F_pc\(4) & (\inst|cpu|F_pc\(6) & !\inst|cpu|F_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(7),
	datab => \inst|cpu|F_pc\(4),
	datac => \inst|cpu|F_pc\(6),
	datad => \inst|cpu|F_pc\(5),
	combout => \inst|addr_router|Equal2~1_combout\);

-- Location: LCCOMB_X17_Y13_N10
\inst|addr_router|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal2~2_combout\ = (!\inst|cpu|F_pc\(11) & (\inst|addr_router|Equal2~0_combout\ & (\inst|addr_router|Equal1~0_combout\ & \inst|addr_router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(11),
	datab => \inst|addr_router|Equal2~0_combout\,
	datac => \inst|addr_router|Equal1~0_combout\,
	datad => \inst|addr_router|Equal2~1_combout\,
	combout => \inst|addr_router|Equal2~2_combout\);

-- Location: LCCOMB_X17_Y13_N26
\inst|cmd_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|WideOr1~0_combout\ = (!\inst|cpu|F_pc\(2) & (\inst|cpu|F_pc\(1) & (\inst|cpu_instruction_master_translator|uav_read~combout\ & \inst|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(2),
	datab => \inst|cpu|F_pc\(1),
	datac => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X20_Y9_N6
\inst|cmd_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|WideOr1~1_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu_data_master_translator|uav_write~0_combout\) # ((!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|d_read~q\,
	combout => \inst|cmd_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X20_Y9_N0
\inst|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|WideOr1~combout\ = (\inst|addr_router_001|Equal14~1_combout\ & ((\inst|cmd_xbar_mux_001|WideOr1~1_combout\) # ((\inst|addr_router|Equal2~2_combout\ & \inst|cmd_xbar_mux_001|WideOr1~0_combout\)))) # 
-- (!\inst|addr_router_001|Equal14~1_combout\ & (\inst|addr_router|Equal2~2_combout\ & (\inst|cmd_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal14~1_combout\,
	datab => \inst|addr_router|Equal2~2_combout\,
	datac => \inst|cmd_xbar_mux_001|WideOr1~0_combout\,
	datad => \inst|cmd_xbar_mux_001|WideOr1~1_combout\,
	combout => \inst|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X19_Y11_N18
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\inst|cmd_xbar_mux_001|WideOr1~combout\ & (\inst|jtag_uart|av_waitrequest~q\ & \inst|cmd_xbar_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|cmd_xbar_mux_001|src_data\(57),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X19_Y11_N16
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X19_Y11_N17
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X20_Y9_N26
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart|av_waitrequest~q\ & 
-- \inst|cmd_xbar_mux_001|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X20_Y9_N30
\inst|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst|cmd_xbar_mux_001|packet_in_progress~q\ & (\inst|cmd_xbar_mux_001|update_grant~0_combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\))) # 
-- (!\inst|cmd_xbar_mux_001|packet_in_progress~q\ & (((\inst|cmd_xbar_mux_001|update_grant~0_combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\)) # (!\inst|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|packet_in_progress~q\,
	datab => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	datad => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \inst|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: FF_X20_Y9_N29
\inst|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X19_Y10_N6
\inst|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(38) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|W_alu_result\(2)) # ((\inst|cpu|F_pc\(0) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|cpu|F_pc\(0) & 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cpu|F_pc\(0),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X19_Y10_N2
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst|cmd_xbar_mux_001|src_data\(38)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|cmd_xbar_mux_001|src_data\(38),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X19_Y10_N4
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = \inst|jtag_uart|wr_rfifo~combout\ $ (((\inst|jtag_uart|always2~3_combout\ & (\inst|cmd_xbar_mux_001|src_data\(57) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|always2~3_combout\,
	datab => \inst|cmd_xbar_mux_001|src_data\(57),
	datac => \inst|jtag_uart|wr_rfifo~combout\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: FF_X19_Y8_N3
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X19_Y8_N0
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCCOMB_X19_Y8_N12
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X19_Y8_N13
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X19_Y8_N26
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\) # ((\inst|jtag_uart|wr_rfifo~combout\) # 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	datac => \inst|jtag_uart|wr_rfifo~combout\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LCCOMB_X19_Y8_N16
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\) # (!\inst|jtag_uart|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|fifo_rd~1_combout\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X19_Y8_N17
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X19_Y8_N18
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X19_Y8_N24
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart|fifo_rd~1_combout\ & ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|fifo_rd~1_combout\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X19_Y8_N25
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X15_Y8_N19
\inst|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X15_Y8_N18
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datac => \inst|jtag_uart|t_dav~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X12_Y8_N8
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X12_Y8_N24
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X12_Y8_N25
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X12_Y8_N30
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X12_Y8_N31
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X14_Y7_N26
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(8),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\);

-- Location: FF_X12_Y8_N9
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X15_Y8_N7
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: LCCOMB_X15_Y8_N0
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write1~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X15_Y8_N1
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X19_Y8_N22
\inst|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|wr_rfifo~combout\ = (\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|wr_rfifo~combout\);

-- Location: FF_X15_Y8_N11
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X14_Y9_N18
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y9_N19
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y9_N20
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y9_N21
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y9_N22
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y9_N23
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y9_N24
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y9_N25
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y9_N26
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y9_N27
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y9_N28
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X14_Y9_N29
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X14_Y8_N18
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X14_Y8_N19
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y8_N20
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X14_Y8_N21
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y8_N22
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X14_Y8_N23
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X14_Y8_N24
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X14_Y8_N25
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X14_Y8_N26
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X14_Y8_N27
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X14_Y8_N28
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X14_Y8_N29
\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X17_Y7_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X17_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X17_Y7_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X17_Y7_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X17_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X17_Y7_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X17_Y7_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X14_Y7_N22
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X12_Y7_N28
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X12_Y7_N29
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X12_Y7_N20
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(3),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X12_Y7_N0
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X12_Y7_N1
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X12_Y8_N6
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X12_Y8_N7
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X12_Y8_N20
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(6),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X12_Y8_N21
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X14_Y7_N16
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X12_Y7_N14
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(5),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: FF_X12_Y7_N15
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X12_Y7_N30
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rdata\(4),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X12_Y7_N26
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X12_Y7_N27
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X11_Y7_N18
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X11_Y7_N19
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: FF_X11_Y7_N1
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X12_Y8_N18
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X12_Y8_N19
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X12_Y8_N0
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X12_Y8_N1
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X12_Y8_N2
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X12_Y8_N3
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X12_Y8_N28
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X12_Y8_N29
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X20_Y10_N10
\inst|jtag_uart|av_readdata[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[7]~8_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst|jtag_uart|av_readdata[7]~8_combout\);

-- Location: FF_X20_Y10_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[7]~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X22_Y20_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~26_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(7)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(7),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X22_Y20_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(7));

-- Location: FF_X21_Y15_N19
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X21_Y15_N28
\inst|cpu|F_iw[7]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[7]~67_combout\ = (\inst|rsp_xbar_mux|src_payload~0_combout\ & ((\inst|sysid_control_slave_translator|av_readdata_pre\(7)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_mux|src_payload~0_combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|cpu|F_iw[7]~67_combout\);

-- Location: LCCOMB_X21_Y15_N16
\inst|cpu|F_iw[7]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[7]~103_combout\ = (\inst|cpu|F_iw[7]~67_combout\) # ((\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu|F_iw[7]~68_combout\ & \inst|memoria_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datab => \inst|cpu|F_iw[7]~67_combout\,
	datac => \inst|cpu|F_iw[7]~68_combout\,
	datad => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[7]~103_combout\);

-- Location: LCCOMB_X20_Y15_N18
\inst|cpu|F_iw[7]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[7]~69_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[7]~103_combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|cpu|F_iw[7]~103_combout\,
	combout => \inst|cpu|F_iw[7]~69_combout\);

-- Location: FF_X20_Y15_N19
\inst|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[7]~69_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(7));

-- Location: LCCOMB_X14_Y17_N26
\inst|cpu|E_src1[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[3]~1_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(7),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|cpu|E_src1[3]~1_combout\);

-- Location: FF_X14_Y17_N27
\inst|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[3]~1_combout\,
	asdata => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(3));

-- Location: FF_X15_Y17_N27
\inst|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[3]~1_combout\,
	asdata => \inst|cpu|E_src1\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X15_Y17_N28
\inst|cpu|E_shift_rot_result_nxt[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[4]~2_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(5))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(5),
	datad => \inst|cpu|E_shift_rot_result\(3),
	combout => \inst|cpu|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: FF_X15_Y17_N29
\inst|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[4]~2_combout\,
	asdata => \inst|cpu|E_src1\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X15_Y17_N24
\inst|cpu|E_shift_rot_result_nxt[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[5]~15_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(6))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|E_shift_rot_result\(6),
	datad => \inst|cpu|E_shift_rot_result\(4),
	combout => \inst|cpu|E_shift_rot_result_nxt[5]~15_combout\);

-- Location: FF_X15_Y17_N25
\inst|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[5]~15_combout\,
	asdata => \inst|cpu|E_src1\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X15_Y17_N8
\inst|cpu|E_shift_rot_result_nxt[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[6]~4_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(7))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(7),
	datab => \inst|cpu|E_shift_rot_result\(5),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[6]~4_combout\);

-- Location: FF_X15_Y17_N9
\inst|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[6]~4_combout\,
	asdata => \inst|cpu|E_src1\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(6));

-- Location: FF_X14_Y14_N27
\inst|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[6]~14_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(6),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(6));

-- Location: LCCOMB_X15_Y12_N20
\inst|addr_router_001|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal4~0_combout\ = (!\inst|cpu|W_alu_result\(8) & \inst|cpu|W_alu_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(8),
	datad => \inst|cpu|W_alu_result\(6),
	combout => \inst|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X21_Y12_N20
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\inst|cpu_data_master_translator|write_accepted~q\ & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- !\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X24_Y12_N8
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\inst|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ 
-- (\inst|sys_clk_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datad => \inst|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X15_Y12_N22
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst|addr_router_001|Equal3~5_combout\ & (\inst|addr_router_001|Equal4~0_combout\ & (\inst|addr_router_001|Equal2~4_combout\ & 
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~5_combout\,
	datab => \inst|addr_router_001|Equal4~0_combout\,
	datac => \inst|addr_router_001|Equal2~4_combout\,
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X21_Y12_N4
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & 
-- (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & \inst|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X21_Y12_N26
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y12_N27
\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X21_Y12_N18
\inst|sys_clk_timer_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & !\inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X21_Y12_N19
\inst|sys_clk_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X28_Y21_N3
\inst|timestamp_timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(4));

-- Location: LCCOMB_X28_Y21_N2
\inst|timestamp_timer|read_mux_out[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[4]~20_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(20))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|counter_snapshot\(20),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(4),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timestamp_timer|read_mux_out[4]~20_combout\);

-- Location: LCCOMB_X23_Y15_N22
\inst|timestamp_timer|read_mux_out[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[4]~21_combout\ = (\inst|timestamp_timer|read_mux_out~19_combout\) # ((\inst|timestamp_timer|read_mux_out[4]~20_combout\) # ((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out~19_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(4),
	datad => \inst|timestamp_timer|read_mux_out[4]~20_combout\,
	combout => \inst|timestamp_timer|read_mux_out[4]~21_combout\);

-- Location: FF_X23_Y15_N23
\inst|timestamp_timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[4]~21_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(4));

-- Location: FF_X23_Y15_N5
\inst|timestamp_timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X27_Y16_N30
\inst|sys_clk_timer|read_mux_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out~20_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|sys_clk_timer|period_l_register\(4) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|sys_clk_timer|period_l_register\(4),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|sys_clk_timer|read_mux_out~20_combout\);

-- Location: LCCOMB_X27_Y15_N10
\inst|sys_clk_timer|read_mux_out[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[4]~22_combout\ = (\inst|sys_clk_timer|read_mux_out[4]~21_combout\) # ((\inst|sys_clk_timer|read_mux_out~20_combout\) # ((\inst|sys_clk_timer|period_h_register\(4) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|read_mux_out[4]~21_combout\,
	datab => \inst|sys_clk_timer|period_h_register\(4),
	datac => \inst|sys_clk_timer|read_mux_out~20_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[4]~22_combout\);

-- Location: FF_X27_Y15_N11
\inst|sys_clk_timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out[4]~22_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(4));

-- Location: LCCOMB_X23_Y15_N28
\inst|sys_clk_timer_s1_translator|av_readdata_pre[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[4]~feeder_combout\ = \inst|sys_clk_timer|readdata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(4),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X23_Y15_N29
\inst|sys_clk_timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y15_N4
\inst|rsp_xbar_mux_001|src_payload~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~61_combout\ = (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(4)) # ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre\(4))))) # (!\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(4),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~61_combout\);

-- Location: LCCOMB_X23_Y14_N30
\inst|spi|data_to_cpu[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[3]~3_combout\ = (\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) $ (\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|spi|data_to_cpu[3]~3_combout\);

-- Location: FF_X24_Y13_N19
\inst|spi|iTOE_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|iTOE_reg~q\);

-- Location: LCCOMB_X24_Y13_N22
\inst|spi|p1_data_to_cpu[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[4]~20_combout\ = (\inst|spi|p1_data_to_cpu[4]~19_combout\ & ((\inst|spi|iTOE_reg~q\) # ((!\inst|spi|data_to_cpu[9]~5_combout\)))) # (!\inst|spi|p1_data_to_cpu[4]~19_combout\ & (((\inst|spi|data_to_cpu[9]~5_combout\ & 
-- \inst|spi|endofpacketvalue_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_data_to_cpu[4]~19_combout\,
	datab => \inst|spi|iTOE_reg~q\,
	datac => \inst|spi|data_to_cpu[9]~5_combout\,
	datad => \inst|spi|endofpacketvalue_reg\(4),
	combout => \inst|spi|p1_data_to_cpu[4]~20_combout\);

-- Location: LCCOMB_X27_Y16_N8
\inst|watchdog_timer|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal2~4_combout\ = (\inst|cpu|W_alu_result\(3) & !\inst|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	combout => \inst|watchdog_timer|Equal2~4_combout\);

-- Location: LCCOMB_X23_Y14_N2
\inst|spi|p1_data_to_cpu[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[4]~21_combout\ = (\inst|spi|data_to_cpu[3]~3_combout\ & (((\inst|spi|p1_data_to_cpu[4]~20_combout\)))) # (!\inst|spi|data_to_cpu[3]~3_combout\ & ((\inst|watchdog_timer|Equal2~4_combout\ & 
-- ((\inst|spi|p1_data_to_cpu[4]~20_combout\))) # (!\inst|watchdog_timer|Equal2~4_combout\ & (\inst|spi|rx_holding_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|rx_holding_reg\(4),
	datab => \inst|spi|data_to_cpu[3]~3_combout\,
	datac => \inst|spi|p1_data_to_cpu[4]~20_combout\,
	datad => \inst|watchdog_timer|Equal2~4_combout\,
	combout => \inst|spi|p1_data_to_cpu[4]~21_combout\);

-- Location: FF_X23_Y14_N3
\inst|spi|data_to_cpu[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[4]~21_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(4));

-- Location: LCCOMB_X23_Y15_N0
\inst|spi_spi_control_port_translator|av_readdata_pre[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\ = \inst|spi|data_to_cpu\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|data_to_cpu\(4),
	combout => \inst|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X23_Y15_N1
\inst|spi_spi_control_port_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y12_N2
\inst|botoes_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\ = (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal10~1_combout\ & 
-- \inst|addr_router_001|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datab => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|addr_router_001|Equal10~1_combout\,
	datad => \inst|addr_router_001|Equal10~2_combout\,
	combout => \inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X23_Y12_N20
\inst|botoes_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|wait_latency_counter~2_combout\ = (!\inst|botoes_s1_translator|wait_latency_counter\(0) & (\inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\ & ((\inst|botoes_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|botoes_s1_translator|wait_latency_counter\(1),
	datac => \inst|botoes_s1_translator|wait_latency_counter\(0),
	datad => \inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|botoes_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X23_Y12_N21
\inst|botoes_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X23_Y12_N18
\inst|botoes_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes_s1_translator|wait_latency_counter~1_combout\ = (\inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\ & ((\inst|botoes_s1_translator|wait_latency_counter\(0) & 
-- (\inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\inst|botoes_s1_translator|wait_latency_counter\(1))) # (!\inst|botoes_s1_translator|wait_latency_counter\(0) & ((\inst|botoes_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|botoes_s1_translator|wait_latency_counter\(0),
	datac => \inst|botoes_s1_translator|wait_latency_counter\(1),
	datad => \inst|botoes_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|botoes_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X23_Y12_N19
\inst|botoes_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X23_Y12_N8
\inst|spi|data_to_cpu[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[9]~1_combout\ = (\inst|cpu|W_alu_result\(2) & \inst|cpu|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|spi|data_to_cpu[9]~1_combout\);

-- Location: LCCOMB_X23_Y12_N26
\inst|botoes|edge_capture_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|edge_capture_wr_strobe~0_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst|botoes_s1_translator|wait_latency_counter\(1) & (\inst|spi|data_to_cpu[9]~1_combout\ & 
-- !\inst|botoes_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|botoes_s1_translator|wait_latency_counter\(1),
	datac => \inst|spi|data_to_cpu[9]~1_combout\,
	datad => \inst|botoes_s1_translator|wait_latency_counter\(0),
	combout => \inst|botoes|edge_capture_wr_strobe~0_combout\);

-- Location: IOIBUF_X21_Y0_N15
\botoes[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(4),
	o => \botoes[4]~input_o\);

-- Location: LCCOMB_X23_Y16_N28
\inst|botoes|d1_data_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d1_data_in[4]~feeder_combout\ = \botoes[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \botoes[4]~input_o\,
	combout => \inst|botoes|d1_data_in[4]~feeder_combout\);

-- Location: FF_X23_Y16_N29
\inst|botoes|d1_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d1_data_in[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d1_data_in\(4));

-- Location: LCCOMB_X23_Y16_N2
\inst|botoes|edge_capture~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|edge_capture~4_combout\ = (!\inst|botoes|edge_capture_wr_strobe~0_combout\ & ((\inst|botoes|edge_capture\(4)) # ((!\inst|botoes|d2_data_in\(4) & \inst|botoes|d1_data_in\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|d2_data_in\(4),
	datab => \inst|botoes|edge_capture_wr_strobe~0_combout\,
	datac => \inst|botoes|edge_capture\(4),
	datad => \inst|botoes|d1_data_in\(4),
	combout => \inst|botoes|edge_capture~4_combout\);

-- Location: FF_X23_Y16_N3
\inst|botoes|edge_capture[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|edge_capture~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|edge_capture\(4));

-- Location: LCCOMB_X23_Y12_N14
\inst|botoes|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|always1~0_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst|botoes_s1_translator|wait_latency_counter\(1) & (\inst|watchdog_timer|Equal2~4_combout\ & 
-- !\inst|botoes_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|botoes_s1_translator|wait_latency_counter\(1),
	datac => \inst|watchdog_timer|Equal2~4_combout\,
	datad => \inst|botoes_s1_translator|wait_latency_counter\(0),
	combout => \inst|botoes|always1~0_combout\);

-- Location: FF_X22_Y16_N9
\inst|botoes|irq_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|botoes|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|irq_mask\(4));

-- Location: LCCOMB_X23_Y16_N12
\inst|botoes|readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|readdata[4]~4_combout\ = (\inst|cpu|W_alu_result\(2) & (\inst|botoes|edge_capture\(4))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|botoes|irq_mask\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|botoes|edge_capture\(4),
	datad => \inst|botoes|irq_mask\(4),
	combout => \inst|botoes|readdata[4]~4_combout\);

-- Location: LCCOMB_X23_Y16_N4
\inst|botoes|read_mux_out[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|read_mux_out[4]~4_combout\ = (!\inst|cpu|W_alu_result\(2) & \botoes[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(2),
	datad => \botoes[4]~input_o\,
	combout => \inst|botoes|read_mux_out[4]~4_combout\);

-- Location: FF_X23_Y16_N13
\inst|botoes|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|readdata[4]~4_combout\,
	asdata => \inst|botoes|read_mux_out[4]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|readdata\(4));

-- Location: FF_X23_Y15_N15
\inst|botoes_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|botoes|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y15_N14
\inst|rsp_xbar_mux_001|src_payload~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~60_combout\ = (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst|spi_spi_control_port_translator|av_readdata_pre\(4)) # ((\inst|botoes_s1_translator|av_readdata_pre\(4) & 
-- \inst|botoes_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (((\inst|botoes_s1_translator|av_readdata_pre\(4) & \inst|botoes_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|av_readdata_pre\(4),
	datac => \inst|botoes_s1_translator|av_readdata_pre\(4),
	datad => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~60_combout\);

-- Location: LCCOMB_X26_Y10_N8
\inst|timer_geral|counter_snapshot[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[20]~feeder_combout\ = \inst|timer_geral|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(20),
	combout => \inst|timer_geral|counter_snapshot[20]~feeder_combout\);

-- Location: FF_X26_Y10_N9
\inst|timer_geral|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[20]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(20));

-- Location: FF_X26_Y10_N11
\inst|timer_geral|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(4));

-- Location: LCCOMB_X26_Y10_N10
\inst|timer_geral|read_mux_out[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[4]~20_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(20))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|timer_geral|counter_snapshot\(20),
	datac => \inst|timer_geral|counter_snapshot\(4),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|timer_geral|read_mux_out[4]~20_combout\);

-- Location: LCCOMB_X27_Y14_N26
\inst|timer_geral|read_mux_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~19_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(4) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(4),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~19_combout\);

-- Location: LCCOMB_X22_Y22_N16
\inst|timer_geral|read_mux_out[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[4]~21_combout\ = (\inst|timer_geral|read_mux_out[4]~20_combout\) # ((\inst|timer_geral|read_mux_out~19_combout\) # ((\inst|timer_geral|period_h_register\(4) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(4),
	datab => \inst|timer_geral|read_mux_out[4]~20_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out~19_combout\,
	combout => \inst|timer_geral|read_mux_out[4]~21_combout\);

-- Location: FF_X22_Y22_N17
\inst|timer_geral|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[4]~21_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(4));

-- Location: FF_X23_Y15_N3
\inst|timer_geral_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y15_N2
\inst|rsp_xbar_mux_001|src_payload~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~63_combout\ = (\inst|sysid_control_slave_translator|av_readdata_pre\(7) & ((\inst|rsp_xbar_mux_001|src_payload~10_combout\) # ((\inst|timer_geral_s1_translator|av_readdata_pre\(4) & 
-- \inst|timer_geral_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|sysid_control_slave_translator|av_readdata_pre\(7) & (((\inst|timer_geral_s1_translator|av_readdata_pre\(4) & \inst|timer_geral_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datab => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(4),
	datad => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~63_combout\);

-- Location: LCCOMB_X23_Y15_N6
\inst|rsp_xbar_mux_001|src_payload~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~64_combout\ = (\inst|rsp_xbar_mux_001|src_payload~62_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~61_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~60_combout\) # (\inst|rsp_xbar_mux_001|src_payload~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~62_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~61_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~60_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~63_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~64_combout\);

-- Location: IOIBUF_X3_Y29_N15
\porta_a[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(4),
	o => \porta_a[4]~input_o\);

-- Location: LCCOMB_X15_Y22_N16
\inst|porta_a|read_mux_out[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[4]~11_combout\ = (\inst|porta_a|read_mux_out[4]~10_combout\) # ((\porta_a[4]~input_o\ & \inst|watchdog_timer|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|read_mux_out[4]~10_combout\,
	datab => \porta_a[4]~input_o\,
	datad => \inst|watchdog_timer|Equal2~3_combout\,
	combout => \inst|porta_a|read_mux_out[4]~11_combout\);

-- Location: FF_X15_Y22_N17
\inst|porta_a|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[4]~11_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(4));

-- Location: FF_X22_Y14_N1
\inst|porta_a_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_a|readdata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X22_Y14_N0
\inst|rsp_xbar_mux_001|src_payload~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~57_combout\ = (\inst|porta_b_s1_translator|av_readdata_pre\(4) & ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0)) # ((\inst|porta_a_s1_translator|av_readdata_pre\(4) & 
-- \inst|porta_a_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|porta_b_s1_translator|av_readdata_pre\(4) & (((\inst|porta_a_s1_translator|av_readdata_pre\(4) & \inst|porta_a_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|av_readdata_pre\(4),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator|av_readdata_pre\(4),
	datad => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: LCCOMB_X22_Y14_N14
\inst|rsp_xbar_mux_001|src_payload~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~59_combout\ = (\inst|rsp_xbar_mux_001|src_payload~58_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~57_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~12_combout\ & \inst|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~58_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~12_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~57_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: LCCOMB_X23_Y14_N18
\inst|cpu|av_ld_byte0_data_nxt[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[4]~9_combout\ = (\inst|cpu|av_ld_rshift8~1_combout\ & ((\inst|rsp_xbar_mux_001|src_payload~64_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~59_combout\)))) # (!\inst|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst|cpu|av_ld_byte1_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_rshift8~1_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~64_combout\,
	datac => \inst|cpu|av_ld_byte1_data\(4),
	datad => \inst|rsp_xbar_mux_001|src_payload~59_combout\,
	combout => \inst|cpu|av_ld_byte0_data_nxt[4]~9_combout\);

-- Location: FF_X23_Y14_N19
\inst|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[4]~9_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X17_Y18_N0
\inst|cpu|W_rf_wr_data[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[4]~13_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_control_rd_data\(4))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_control_rd_data\(4),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|W_rf_wr_data[4]~13_combout\);

-- Location: LCCOMB_X17_Y18_N18
\inst|cpu|W_rf_wr_data[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[4]~14_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte0_data\(4))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|R_ctrl_br_cmp~q\ & \inst|cpu|W_rf_wr_data[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|av_ld_byte0_data\(4),
	datac => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|W_rf_wr_data[4]~13_combout\,
	combout => \inst|cpu|W_rf_wr_data[4]~14_combout\);

-- Location: LCCOMB_X14_Y18_N12
\inst|cpu|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[28]~4_combout\ = (\inst|cpu|Equal133~0_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\inst|cpu|Equal133~0_combout\ & 
-- (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|cpu|Equal133~0_combout\,
	combout => \inst|cpu|d_writedata[28]~4_combout\);

-- Location: LCCOMB_X20_Y20_N12
\inst|cpu|d_writedata[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[28]~feeder_combout\ = \inst|cpu|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata[28]~4_combout\,
	combout => \inst|cpu|d_writedata[28]~feeder_combout\);

-- Location: FF_X20_Y20_N13
\inst|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[28]~feeder_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(28));

-- Location: LCCOMB_X20_Y20_N8
\inst|cmd_xbar_mux_002|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~28_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(28),
	combout => \inst|cmd_xbar_mux_002|src_payload~28_combout\);

-- Location: LCCOMB_X20_Y17_N0
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a60~portadataout\)) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a28~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\);

-- Location: LCCOMB_X20_Y17_N10
\inst|cpu|F_iw[28]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[28]~105_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[28]~105_combout\);

-- Location: LCCOMB_X20_Y17_N2
\inst|cpu|F_iw[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[28]~92_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[28]~105_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|cpu|F_iw[28]~105_combout\,
	combout => \inst|cpu|F_iw[28]~92_combout\);

-- Location: FF_X20_Y17_N3
\inst|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[28]~92_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(28));

-- Location: LCCOMB_X14_Y16_N16
\inst|cpu|E_src1[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[11]~9_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|cpu|E_src1[11]~9_combout\);

-- Location: FF_X14_Y16_N17
\inst|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[11]~9_combout\,
	asdata => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(11));

-- Location: LCCOMB_X14_Y17_N16
\inst|cpu|E_arith_result[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[11]~0_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~22_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_sub~q\,
	datac => \inst|cpu|Add2~22_combout\,
	datad => \inst|cpu|Add1~22_combout\,
	combout => \inst|cpu|E_arith_result[11]~0_combout\);

-- Location: LCCOMB_X15_Y15_N28
\inst|cpu|W_alu_result[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[11]~9_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[11]~10_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_arith_result[11]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[11]~10_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_arith_result[11]~0_combout\,
	combout => \inst|cpu|W_alu_result[11]~9_combout\);

-- Location: FF_X15_Y15_N29
\inst|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[11]~9_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(11),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(11));

-- Location: LCCOMB_X19_Y16_N16
\inst|cmd_xbar_mux_002|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(47) = (\inst|cpu|F_pc\(9) & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # ((\inst|cpu|W_alu_result\(11) & \inst|cmd_xbar_mux_002|saved_grant\(1))))) # (!\inst|cpu|F_pc\(9) & (\inst|cpu|W_alu_result\(11) & 
-- ((\inst|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(9),
	datab => \inst|cpu|W_alu_result\(11),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_data\(47));

-- Location: M9K_X13_Y13_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y17_N8
\inst|cpu|F_iw[8]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[8]~61_combout\ = (\inst|rsp_xbar_demux_002|src0_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	combout => \inst|cpu|F_iw[8]~61_combout\);

-- Location: LCCOMB_X21_Y17_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~24_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(8) & (((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(8) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X21_Y17_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(8));

-- Location: FF_X21_Y17_N11
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X21_Y17_N28
\inst|cpu|F_iw[8]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[8]~62_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu|F_iw[8]~61_combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst|cpu|F_iw[8]~61_combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst|cpu|F_iw[8]~62_combout\);

-- Location: LCCOMB_X21_Y17_N2
\inst|cpu|F_iw[8]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[8]~63_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[8]~62_combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & \inst|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \inst|cpu|F_iw[8]~62_combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[8]~63_combout\);

-- Location: FF_X21_Y17_N3
\inst|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[8]~63_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(8));

-- Location: LCCOMB_X16_Y18_N4
\inst|cpu|Equal127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal127~0_combout\ = (\inst|cpu|R_ctrl_wrctl_inst~q\ & !\inst|cpu|D_iw\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|R_ctrl_wrctl_inst~q\,
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X16_Y18_N14
\inst|cpu|Equal127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal127~1_combout\ = (!\inst|cpu|D_iw\(7) & !\inst|cpu|D_iw\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(7),
	datad => \inst|cpu|D_iw\(6),
	combout => \inst|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X16_Y18_N16
\inst|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (\inst|cpu|Equal127~0_combout\ & ((\inst|cpu|Equal127~1_combout\ & (\inst|cpu|E_src1\(0))) # (!\inst|cpu|Equal127~1_combout\ & ((\inst|cpu|W_status_reg_pie~q\))))) # (!\inst|cpu|Equal127~0_combout\ & 
-- (((\inst|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(0),
	datab => \inst|cpu|Equal127~0_combout\,
	datac => \inst|cpu|Equal127~1_combout\,
	datad => \inst|cpu|W_status_reg_pie~q\,
	combout => \inst|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\inst|cpu|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\inst|cpu|Equal101~4_combout\ & (\inst|cpu|W_bstatus_reg~q\ & (\inst|cpu|D_iw\(14)))) # (!\inst|cpu|Equal101~4_combout\ & (((\inst|cpu|W_status_reg_pie_inst_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_bstatus_reg~q\,
	datab => \inst|cpu|Equal101~4_combout\,
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \inst|cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X16_Y18_N8
\inst|cpu|W_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\inst|cpu|W_estatus_reg~q\ & (\inst|cpu|Equal101~4_combout\ & !\inst|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_estatus_reg~q\,
	datab => \inst|cpu|Equal101~4_combout\,
	datac => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X19_Y19_N14
\inst|cpu|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_crst~0_combout\ = (\inst|cpu|D_iw\(16) & \inst|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X19_Y19_N24
\inst|cpu|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_crst~1_combout\ = (\inst|cpu|D_iw\(14) & (\inst|cpu|D_iw\(12) & (\inst|cpu|D_ctrl_crst~0_combout\ & \inst|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_ctrl_crst~0_combout\,
	datad => \inst|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst|cpu|D_ctrl_crst~1_combout\);

-- Location: FF_X19_Y19_N25
\inst|cpu|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_crst~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_crst~q\);

-- Location: LCCOMB_X16_Y18_N24
\inst|cpu|W_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_status_reg_pie_inst_nxt~4_combout\ = (!\inst|cpu|W_status_reg_pie_inst_nxt~0_combout\ & (!\inst|cpu|R_ctrl_crst~q\ & ((\inst|cpu|W_status_reg_pie_inst_nxt~3_combout\) # (\inst|cpu|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \inst|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datad => \inst|cpu|R_ctrl_crst~q\,
	combout => \inst|cpu|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: FF_X16_Y18_N25
\inst|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_status_reg_pie_inst_nxt~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X16_Y17_N0
\inst|cpu|D_iw[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_iw[31]~0_combout\ = (!\inst|cpu|W_ipending_reg\(5) & (!\inst|cpu|W_ipending_reg\(7) & (!\inst|cpu|W_ipending_reg\(8) & !\inst|cpu|W_ipending_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ipending_reg\(5),
	datab => \inst|cpu|W_ipending_reg\(7),
	datac => \inst|cpu|W_ipending_reg\(8),
	datad => \inst|cpu|W_ipending_reg\(6),
	combout => \inst|cpu|D_iw[31]~0_combout\);

-- Location: LCCOMB_X23_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[3]~5_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[3]~5_combout\);

-- Location: FF_X23_Y18_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[3]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(3));

-- Location: LCCOMB_X17_Y18_N4
\inst|cpu|W_ienable_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[3]~feeder_combout\ = \inst|cpu|E_src1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_src1\(3),
	combout => \inst|cpu|W_ienable_reg[3]~feeder_combout\);

-- Location: FF_X17_Y18_N5
\inst|cpu|W_ienable_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[3]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(3));

-- Location: FF_X23_Y13_N9
\inst|spi|data_rd_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_rd_strobe~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_rd_strobe~q\);

-- Location: LCCOMB_X23_Y13_N26
\inst|spi|RRDY~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|RRDY~0_combout\ = (\inst|spi|transmitting~9_combout\) # ((!\inst|spi|status_wr_strobe~combout\ & (\inst|spi|RRDY~q\ & !\inst|spi|data_rd_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|status_wr_strobe~combout\,
	datab => \inst|spi|transmitting~9_combout\,
	datac => \inst|spi|RRDY~q\,
	datad => \inst|spi|data_rd_strobe~q\,
	combout => \inst|spi|RRDY~0_combout\);

-- Location: FF_X23_Y13_N27
\inst|spi|RRDY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|RRDY~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|RRDY~q\);

-- Location: LCCOMB_X24_Y13_N8
\inst|spi|irq_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|irq_reg~1_combout\ = (\inst|spi|iRRDY_reg~q\ & ((\inst|spi|RRDY~q\) # ((\inst|spi|EOP~q\ & \inst|spi|iEOP_reg~q\)))) # (!\inst|spi|iRRDY_reg~q\ & (\inst|spi|EOP~q\ & ((\inst|spi|iEOP_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|iRRDY_reg~q\,
	datab => \inst|spi|EOP~q\,
	datac => \inst|spi|RRDY~q\,
	datad => \inst|spi|iEOP_reg~q\,
	combout => \inst|spi|irq_reg~1_combout\);

-- Location: LCCOMB_X23_Y13_N24
\inst|spi|ROE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|ROE~0_combout\ = (\inst|spi|status_wr_strobe~combout\ & (\inst|spi|transmitting~9_combout\ & ((\inst|spi|RRDY~q\)))) # (!\inst|spi|status_wr_strobe~combout\ & ((\inst|spi|ROE~q\) # ((\inst|spi|transmitting~9_combout\ & \inst|spi|RRDY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|status_wr_strobe~combout\,
	datab => \inst|spi|transmitting~9_combout\,
	datac => \inst|spi|ROE~q\,
	datad => \inst|spi|RRDY~q\,
	combout => \inst|spi|ROE~0_combout\);

-- Location: FF_X23_Y13_N25
\inst|spi|ROE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|ROE~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|ROE~q\);

-- Location: FF_X24_Y13_N5
\inst|spi|iTRDY_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|iTRDY_reg~q\);

-- Location: FF_X24_Y13_N11
\inst|spi|iROE_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|iROE_reg~q\);

-- Location: LCCOMB_X24_Y13_N4
\inst|spi|irq_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|irq_reg~2_combout\ = (\inst|spi|TRDY~0_combout\ & (\inst|spi|ROE~q\ & ((\inst|spi|iROE_reg~q\)))) # (!\inst|spi|TRDY~0_combout\ & ((\inst|spi|iTRDY_reg~q\) # ((\inst|spi|ROE~q\ & \inst|spi|iROE_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|TRDY~0_combout\,
	datab => \inst|spi|ROE~q\,
	datac => \inst|spi|iTRDY_reg~q\,
	datad => \inst|spi|iROE_reg~q\,
	combout => \inst|spi|irq_reg~2_combout\);

-- Location: LCCOMB_X24_Y13_N12
\inst|spi|irq_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|irq_reg~3_combout\ = (\inst|spi|irq_reg~0_combout\) # ((\inst|spi|irq_reg~1_combout\) # (\inst|spi|irq_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|irq_reg~0_combout\,
	datab => \inst|spi|irq_reg~1_combout\,
	datac => \inst|spi|irq_reg~2_combout\,
	combout => \inst|spi|irq_reg~3_combout\);

-- Location: FF_X24_Y13_N13
\inst|spi|irq_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|irq_reg~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|irq_reg~q\);

-- Location: LCCOMB_X17_Y18_N24
\inst|cpu|W_ipending_reg_nxt[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[3]~4_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(3) & (\inst|cpu|W_ienable_reg\(3) & \inst|spi|irq_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(3),
	datac => \inst|cpu|W_ienable_reg\(3),
	datad => \inst|spi|irq_reg~q\,
	combout => \inst|cpu|W_ipending_reg_nxt[3]~4_combout\);

-- Location: FF_X17_Y18_N25
\inst|cpu|W_ipending_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[3]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(3));

-- Location: IOIBUF_X21_Y0_N8
\botoes[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(3),
	o => \botoes[3]~input_o\);

-- Location: LCCOMB_X23_Y16_N16
\inst|botoes|d1_data_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d1_data_in[3]~feeder_combout\ = \botoes[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \botoes[3]~input_o\,
	combout => \inst|botoes|d1_data_in[3]~feeder_combout\);

-- Location: FF_X23_Y16_N17
\inst|botoes|d1_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d1_data_in[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d1_data_in\(3));

-- Location: LCCOMB_X23_Y16_N24
\inst|botoes|edge_capture~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|edge_capture~2_combout\ = (!\inst|botoes|edge_capture_wr_strobe~0_combout\ & ((\inst|botoes|edge_capture\(3)) # ((!\inst|botoes|d2_data_in\(3) & \inst|botoes|d1_data_in\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|d2_data_in\(3),
	datab => \inst|botoes|edge_capture_wr_strobe~0_combout\,
	datac => \inst|botoes|edge_capture\(3),
	datad => \inst|botoes|d1_data_in\(3),
	combout => \inst|botoes|edge_capture~2_combout\);

-- Location: FF_X23_Y16_N25
\inst|botoes|edge_capture[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|edge_capture~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|edge_capture\(3));

-- Location: FF_X22_Y16_N15
\inst|botoes|irq_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|botoes|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|irq_mask\(3));

-- Location: FF_X22_Y16_N21
\inst|botoes|irq_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|botoes|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|irq_mask\(2));

-- Location: LCCOMB_X22_Y16_N14
\inst|botoes|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|WideOr0~1_combout\ = (\inst|botoes|edge_capture\(2) & ((\inst|botoes|irq_mask\(2)) # ((\inst|botoes|edge_capture\(3) & \inst|botoes|irq_mask\(3))))) # (!\inst|botoes|edge_capture\(2) & (\inst|botoes|edge_capture\(3) & 
-- (\inst|botoes|irq_mask\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|edge_capture\(2),
	datab => \inst|botoes|edge_capture\(3),
	datac => \inst|botoes|irq_mask\(3),
	datad => \inst|botoes|irq_mask\(2),
	combout => \inst|botoes|WideOr0~1_combout\);

-- Location: IOIBUF_X41_Y15_N8
\botoes[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(0),
	o => \botoes[0]~input_o\);

-- Location: LCCOMB_X24_Y16_N10
\inst|botoes|d1_data_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d1_data_in[0]~feeder_combout\ = \botoes[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \botoes[0]~input_o\,
	combout => \inst|botoes|d1_data_in[0]~feeder_combout\);

-- Location: FF_X24_Y16_N11
\inst|botoes|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d1_data_in[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d1_data_in\(0));

-- Location: LCCOMB_X24_Y16_N20
\inst|botoes|d2_data_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|d2_data_in[0]~feeder_combout\ = \inst|botoes|d1_data_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|botoes|d1_data_in\(0),
	combout => \inst|botoes|d2_data_in[0]~feeder_combout\);

-- Location: FF_X24_Y16_N21
\inst|botoes|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|d2_data_in[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|d2_data_in\(0));

-- Location: LCCOMB_X24_Y16_N22
\inst|botoes|edge_capture~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|edge_capture~1_combout\ = (!\inst|botoes|edge_capture_wr_strobe~0_combout\ & ((\inst|botoes|edge_capture\(0)) # ((!\inst|botoes|d2_data_in\(0) & \inst|botoes|d1_data_in\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|edge_capture_wr_strobe~0_combout\,
	datab => \inst|botoes|d2_data_in\(0),
	datac => \inst|botoes|edge_capture\(0),
	datad => \inst|botoes|d1_data_in\(0),
	combout => \inst|botoes|edge_capture~1_combout\);

-- Location: FF_X24_Y16_N23
\inst|botoes|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|edge_capture~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|edge_capture\(0));

-- Location: FF_X22_Y16_N3
\inst|botoes|irq_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|botoes|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|irq_mask\(1));

-- Location: FF_X22_Y16_N17
\inst|botoes|irq_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|botoes|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|irq_mask\(0));

-- Location: LCCOMB_X22_Y16_N2
\inst|botoes|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|WideOr0~0_combout\ = (\inst|botoes|edge_capture\(1) & ((\inst|botoes|irq_mask\(1)) # ((\inst|botoes|edge_capture\(0) & \inst|botoes|irq_mask\(0))))) # (!\inst|botoes|edge_capture\(1) & (\inst|botoes|edge_capture\(0) & 
-- ((\inst|botoes|irq_mask\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|edge_capture\(1),
	datab => \inst|botoes|edge_capture\(0),
	datac => \inst|botoes|irq_mask\(1),
	datad => \inst|botoes|irq_mask\(0),
	combout => \inst|botoes|WideOr0~0_combout\);

-- Location: LCCOMB_X22_Y16_N8
\inst|botoes|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|WideOr0~2_combout\ = (\inst|botoes|WideOr0~1_combout\) # ((\inst|botoes|WideOr0~0_combout\) # ((\inst|botoes|edge_capture\(4) & \inst|botoes|irq_mask\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes|edge_capture\(4),
	datab => \inst|botoes|WideOr0~1_combout\,
	datac => \inst|botoes|irq_mask\(4),
	datad => \inst|botoes|WideOr0~0_combout\,
	combout => \inst|botoes|WideOr0~2_combout\);

-- Location: LCCOMB_X15_Y17_N22
\inst|cpu|W_ienable_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[4]~feeder_combout\ = \inst|cpu|E_src1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(4),
	combout => \inst|cpu|W_ienable_reg[4]~feeder_combout\);

-- Location: FF_X15_Y17_N23
\inst|cpu|W_ienable_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[4]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(4));

-- Location: LCCOMB_X17_Y18_N14
\inst|cpu|W_ipending_reg_nxt[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt\(4) = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(4) & (\inst|botoes|WideOr0~2_combout\ & \inst|cpu|W_ienable_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(4),
	datab => \inst|botoes|WideOr0~2_combout\,
	datad => \inst|cpu|W_ienable_reg\(4),
	combout => \inst|cpu|W_ipending_reg_nxt\(4));

-- Location: FF_X17_Y18_N15
\inst|cpu|W_ipending_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(4));

-- Location: LCCOMB_X29_Y13_N30
\inst|uart|the_sopc_2_uart_rx|framing_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|framing_error~0_combout\ = (!\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & (\inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\ & 
-- !\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \inst|uart|the_sopc_2_uart_rx|delayed_unxrx_in_processxx3~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \inst|uart|the_sopc_2_uart_rx|framing_error~0_combout\);

-- Location: LCCOMB_X29_Y13_N18
\inst|uart|the_sopc_2_uart_rx|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|WideOr0~0_combout\ = (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # ((\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # 
-- ((\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datab => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \inst|uart|the_sopc_2_uart_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y13_N2
\inst|uart|the_sopc_2_uart_rx|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\ = (\inst|uart|the_sopc_2_uart_rx|WideOr0~1_combout\) # ((\inst|uart|the_sopc_2_uart_rx|WideOr0~0_combout\) # ((\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # 
-- (\inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|WideOr0~1_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|WideOr0~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datad => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	combout => \inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X28_Y11_N28
\inst|uart|the_sopc_2_uart_rx|framing_error~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|framing_error~1_combout\ = (!\inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\ & ((\inst|uart|the_sopc_2_uart_rx|framing_error~q\) # ((\inst|uart|the_sopc_2_uart_rx|framing_error~0_combout\ & 
-- \inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|framing_error~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|framing_error~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|framing_error~1_combout\);

-- Location: FF_X28_Y11_N29
\inst|uart|the_sopc_2_uart_rx|framing_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|framing_error~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|framing_error~q\);

-- Location: LCCOMB_X27_Y11_N26
\inst|uart|the_sopc_2_uart_rx|rx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|rx_overrun~0_combout\ = (!\inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_overrun~q\) # ((\inst|uart|the_sopc_2_uart_rx|got_new_char~combout\ & 
-- \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_overrun~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\,
	combout => \inst|uart|the_sopc_2_uart_rx|rx_overrun~0_combout\);

-- Location: FF_X27_Y11_N27
\inst|uart|the_sopc_2_uart_rx|rx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|rx_overrun~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_overrun~q\);

-- Location: LCCOMB_X28_Y11_N2
\inst|uart|the_sopc_2_uart_rx|break_detect~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_rx|break_detect~0_combout\ = (!\inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\ & ((\inst|uart|the_sopc_2_uart_rx|break_detect~q\) # ((!\inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\ & 
-- \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|status_wr_strobe~0_combout\,
	datab => \inst|uart|the_sopc_2_uart_rx|WideOr0~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|break_detect~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	combout => \inst|uart|the_sopc_2_uart_rx|break_detect~0_combout\);

-- Location: FF_X28_Y11_N3
\inst|uart|the_sopc_2_uart_rx|break_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_rx|break_detect~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|break_detect~q\);

-- Location: LCCOMB_X27_Y11_N18
\inst|uart|the_sopc_2_uart_regs|status_reg[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|tx_overrun~q\) # ((\inst|uart|the_sopc_2_uart_rx|framing_error~q\) # ((\inst|uart|the_sopc_2_uart_rx|rx_overrun~q\) # 
-- (\inst|uart|the_sopc_2_uart_rx|break_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\,
	datab => \inst|uart|the_sopc_2_uart_rx|framing_error~q\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_overrun~q\,
	datad => \inst|uart|the_sopc_2_uart_rx|break_detect~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\);

-- Location: FF_X27_Y11_N17
\inst|uart|the_sopc_2_uart_regs|control_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(8));

-- Location: FF_X27_Y11_N1
\inst|uart|the_sopc_2_uart_regs|control_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(5));

-- Location: LCCOMB_X23_Y11_N8
\inst|uart|the_sopc_2_uart_regs|control_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|control_reg[4]~feeder_combout\ = \inst|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(4),
	combout => \inst|uart|the_sopc_2_uart_regs|control_reg[4]~feeder_combout\);

-- Location: FF_X23_Y11_N9
\inst|uart|the_sopc_2_uart_regs|control_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|control_reg[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(4));

-- Location: LCCOMB_X27_Y11_N0
\inst|uart|the_sopc_2_uart_regs|qualified_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|qualified_irq~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|tx_overrun~q\ & ((\inst|uart|the_sopc_2_uart_regs|control_reg\(4)) # ((!\inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\ & 
-- \inst|uart|the_sopc_2_uart_regs|control_reg\(5))))) # (!\inst|uart|the_sopc_2_uart_tx|tx_overrun~q\ & (!\inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\ & (\inst|uart|the_sopc_2_uart_regs|control_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|tx_overrun~q\,
	datab => \inst|uart|the_sopc_2_uart_tx|tx_shift_empty~q\,
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(5),
	datad => \inst|uart|the_sopc_2_uart_regs|control_reg\(4),
	combout => \inst|uart|the_sopc_2_uart_regs|qualified_irq~0_combout\);

-- Location: LCCOMB_X27_Y11_N16
\inst|uart|the_sopc_2_uart_regs|qualified_irq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|qualified_irq~2_combout\ = (\inst|uart|the_sopc_2_uart_regs|qualified_irq~1_combout\) # ((\inst|uart|the_sopc_2_uart_regs|qualified_irq~0_combout\) # ((\inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\ & 
-- \inst|uart|the_sopc_2_uart_regs|control_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|qualified_irq~1_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(8),
	datad => \inst|uart|the_sopc_2_uart_regs|qualified_irq~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|qualified_irq~2_combout\);

-- Location: LCCOMB_X27_Y11_N24
\inst|uart|the_sopc_2_uart_regs|control_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|control_reg[1]~feeder_combout\ = \inst|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(1),
	combout => \inst|uart|the_sopc_2_uart_regs|control_reg[1]~feeder_combout\);

-- Location: FF_X27_Y11_N25
\inst|uart|the_sopc_2_uart_regs|control_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|control_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(1));

-- Location: FF_X27_Y11_N31
\inst|uart|the_sopc_2_uart_regs|control_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(7),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|control_reg\(7));

-- Location: LCCOMB_X27_Y11_N30
\inst|uart|the_sopc_2_uart_regs|qualified_irq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|qualified_irq~3_combout\ = (\inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\ & ((\inst|uart|the_sopc_2_uart_regs|control_reg\(7)) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(1) & 
-- \inst|uart|the_sopc_2_uart_rx|framing_error~q\)))) # (!\inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\ & (\inst|uart|the_sopc_2_uart_regs|control_reg\(1) & ((\inst|uart|the_sopc_2_uart_rx|framing_error~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_rx|rx_char_ready~q\,
	datab => \inst|uart|the_sopc_2_uart_regs|control_reg\(1),
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(7),
	datad => \inst|uart|the_sopc_2_uart_rx|framing_error~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|qualified_irq~3_combout\);

-- Location: LCCOMB_X23_Y11_N6
\inst|uart|the_sopc_2_uart_regs|qualified_irq\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|qualified_irq~combout\ = (\inst|uart|the_sopc_2_uart_regs|qualified_irq~2_combout\) # ((\inst|uart|the_sopc_2_uart_regs|qualified_irq~3_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(6) & 
-- !\inst|uart|the_sopc_2_uart_tx|tx_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|control_reg\(6),
	datab => \inst|uart|the_sopc_2_uart_tx|tx_ready~q\,
	datac => \inst|uart|the_sopc_2_uart_regs|qualified_irq~2_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|qualified_irq~3_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|qualified_irq~combout\);

-- Location: FF_X23_Y11_N7
\inst|uart|the_sopc_2_uart_regs|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|qualified_irq~combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|irq~q\);

-- Location: LCCOMB_X15_Y17_N4
\inst|cpu|W_ienable_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[2]~feeder_combout\ = \inst|cpu|E_src1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(2),
	combout => \inst|cpu|W_ienable_reg[2]~feeder_combout\);

-- Location: FF_X15_Y17_N5
\inst|cpu|W_ienable_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[2]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(2));

-- Location: LCCOMB_X17_Y18_N2
\inst|cpu|W_ipending_reg_nxt[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ipending_reg_nxt[2]~5_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(2) & (\inst|uart|the_sopc_2_uart_regs|irq~q\ & \inst|cpu|W_ienable_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(2),
	datab => \inst|uart|the_sopc_2_uart_regs|irq~q\,
	datac => \inst|cpu|W_ienable_reg\(2),
	combout => \inst|cpu|W_ipending_reg_nxt[2]~5_combout\);

-- Location: FF_X17_Y18_N3
\inst|cpu|W_ipending_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ipending_reg_nxt[2]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ipending_reg\(2));

-- Location: LCCOMB_X17_Y18_N6
\inst|cpu|D_iw[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_iw[31]~1_combout\ = (!\inst|cpu|W_ipending_reg\(1) & (!\inst|cpu|W_ipending_reg\(3) & (!\inst|cpu|W_ipending_reg\(4) & !\inst|cpu|W_ipending_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ipending_reg\(1),
	datab => \inst|cpu|W_ipending_reg\(3),
	datac => \inst|cpu|W_ipending_reg\(4),
	datad => \inst|cpu|W_ipending_reg\(2),
	combout => \inst|cpu|D_iw[31]~1_combout\);

-- Location: LCCOMB_X17_Y18_N8
\inst|cpu|D_iw[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_iw[31]~2_combout\ = ((!\inst|cpu|W_ipending_reg\(0) & (\inst|cpu|D_iw[31]~0_combout\ & \inst|cpu|D_iw[31]~1_combout\))) # (!\inst|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ipending_reg\(0),
	datab => \inst|cpu|W_status_reg_pie~q\,
	datac => \inst|cpu|D_iw[31]~0_combout\,
	datad => \inst|cpu|D_iw[31]~1_combout\,
	combout => \inst|cpu|D_iw[31]~2_combout\);

-- Location: LCCOMB_X19_Y10_N28
\inst|jtag_uart|woverflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|woverflow~1_combout\ = (\inst|jtag_uart|woverflow~0_combout\ & ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\))) # (!\inst|jtag_uart|woverflow~0_combout\ & (\inst|jtag_uart|woverflow~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|woverflow~0_combout\,
	datac => \inst|jtag_uart|woverflow~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|woverflow~1_combout\);

-- Location: FF_X19_Y10_N29
\inst|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|woverflow~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|woverflow~q\);

-- Location: FF_X22_Y17_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|woverflow~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X22_Y17_N22
\inst|cpu|F_iw[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[14]~55_combout\ = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \inst|cpu|F_iw[14]~55_combout\);

-- Location: LCCOMB_X22_Y17_N28
\inst|cpu|F_iw[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[14]~56_combout\ = (\inst|cpu|hbreak_req~combout\ & ((\inst|cpu|F_iw[14]~54_combout\) # ((\inst|cpu|F_iw[14]~55_combout\) # (!\inst|cpu|D_iw[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[14]~54_combout\,
	datab => \inst|cpu|hbreak_req~combout\,
	datac => \inst|cpu|D_iw[31]~2_combout\,
	datad => \inst|cpu|F_iw[14]~55_combout\,
	combout => \inst|cpu|F_iw[14]~56_combout\);

-- Location: FF_X22_Y17_N29
\inst|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[14]~56_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(14));

-- Location: LCCOMB_X14_Y16_N2
\inst|cpu|E_src1[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[10]~10_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|R_src1~32_combout\,
	combout => \inst|cpu|E_src1[10]~10_combout\);

-- Location: FF_X14_Y16_N3
\inst|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[10]~10_combout\,
	asdata => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(10));

-- Location: LCCOMB_X14_Y16_N8
\inst|cpu|E_logic_result[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[10]~11_combout\ = (\inst|cpu|E_src2\(10) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(10)))))) # (!\inst|cpu|E_src2\(10) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src1\(10)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|E_src2\(10),
	datad => \inst|cpu|E_src1\(10),
	combout => \inst|cpu|E_logic_result[10]~11_combout\);

-- Location: LCCOMB_X15_Y16_N12
\inst|cpu|W_alu_result[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[10]~23_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[10]~11_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (!\inst|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_sub~q\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_logic_result[10]~11_combout\,
	combout => \inst|cpu|W_alu_result[10]~23_combout\);

-- Location: LCCOMB_X15_Y16_N8
\inst|cpu|W_alu_result[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[10]~10_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (((\inst|cpu|W_alu_result[10]~23_combout\)))) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|W_alu_result[10]~23_combout\ & ((\inst|cpu|Add2~20_combout\))) # 
-- (!\inst|cpu|W_alu_result[10]~23_combout\ & (\inst|cpu|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~20_combout\,
	datab => \inst|cpu|Add2~20_combout\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|W_alu_result[10]~23_combout\,
	combout => \inst|cpu|W_alu_result[10]~10_combout\);

-- Location: LCCOMB_X15_Y16_N16
\inst|cpu|W_alu_result[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[10]~feeder_combout\ = \inst|cpu|W_alu_result[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result[10]~10_combout\,
	combout => \inst|cpu|W_alu_result[10]~feeder_combout\);

-- Location: FF_X15_Y16_N17
\inst|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[10]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(10));

-- Location: LCCOMB_X16_Y14_N4
\inst|cmd_xbar_mux_002|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(46) = (\inst|cmd_xbar_mux_002|saved_grant\(1) & ((\inst|cpu|W_alu_result\(10)) # ((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(8))))) # (!\inst|cmd_xbar_mux_002|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux_002|saved_grant\(0) & ((\inst|cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datac => \inst|cpu|W_alu_result\(10),
	datad => \inst|cpu|F_pc\(8),
	combout => \inst|cmd_xbar_mux_002|src_data\(46));

-- Location: LCCOMB_X19_Y16_N18
\inst|cmd_xbar_mux_002|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~11_combout\ = (\inst|cpu|d_writedata\(11) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(11),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~11_combout\);

-- Location: LCCOMB_X26_Y16_N12
\inst|cmd_xbar_mux_002|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~13_combout\ = (\inst|cpu|d_writedata\(12) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(12),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~13_combout\);

-- Location: LCCOMB_X26_Y16_N26
\inst|cmd_xbar_mux_002|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~12_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(13),
	combout => \inst|cmd_xbar_mux_002|src_payload~12_combout\);

-- Location: M9K_X25_Y10_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y10_N20
\inst|cpu|F_iw[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[11]~45_combout\ = (\inst|rsp_xbar_demux_002|src0_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a43\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a43\,
	combout => \inst|cpu|F_iw[11]~45_combout\);

-- Location: LCCOMB_X22_Y17_N14
\inst|cpu|F_iw[19]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[19]~98_combout\ = (\inst|cpu|D_iw[31]~2_combout\ & (!\inst|rsp_xbar_mux|src_payload~1_combout\ & ((\inst|cpu|hbreak_enabled~q\) # (\inst|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~2_combout\,
	datab => \inst|cpu|hbreak_enabled~q\,
	datac => \inst|cpu|hbreak_req~0_combout\,
	datad => \inst|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst|cpu|F_iw[19]~98_combout\);

-- Location: LCCOMB_X19_Y19_N10
\inst|cpu|F_iw[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[11]~46_combout\ = (\inst|cpu|F_iw[11]~45_combout\) # (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & \inst|rsp_xbar_demux|src0_valid~combout\)) # (!\inst|cpu|F_iw[19]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \inst|cpu|F_iw[11]~45_combout\,
	datac => \inst|cpu|F_iw[19]~98_combout\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|cpu|F_iw[11]~46_combout\);

-- Location: FF_X19_Y19_N11
\inst|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[11]~46_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(11));

-- Location: LCCOMB_X16_Y19_N10
\inst|cpu|Equal101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal101~0_combout\ = (!\inst|cpu|D_iw\(12) & (!\inst|cpu|D_iw\(13) & !\inst|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|Equal101~0_combout\);

-- Location: LCCOMB_X15_Y19_N24
\inst|cpu|D_ctrl_br_cmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_br_cmp~0_combout\ = (\inst|cpu|D_iw\(5) & ((\inst|cpu|Equal2~3_combout\) # ((\inst|cpu|Equal101~0_combout\ & \inst|cpu|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~3_combout\,
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|Equal101~0_combout\,
	datad => \inst|cpu|Equal2~0_combout\,
	combout => \inst|cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X15_Y19_N26
\inst|cpu|D_ctrl_br_cmp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_br_cmp~1_combout\ = (\inst|cpu|Equal2~2_combout\) # ((\inst|cpu|Equal2~7_combout\) # ((\inst|cpu|Equal2~4_combout\ & !\inst|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~2_combout\,
	datab => \inst|cpu|Equal2~4_combout\,
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|Equal2~7_combout\,
	combout => \inst|cpu|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X15_Y19_N18
\inst|cpu|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_br_cmp~2_combout\ = (\inst|cpu|R_ctrl_br_nxt~0_combout\) # ((!\inst|cpu|D_iw\(2) & ((\inst|cpu|D_ctrl_br_cmp~0_combout\) # (\inst|cpu|D_ctrl_br_cmp~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_nxt~0_combout\,
	datab => \inst|cpu|D_ctrl_br_cmp~0_combout\,
	datac => \inst|cpu|D_ctrl_br_cmp~1_combout\,
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X15_Y19_N19
\inst|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_br_cmp~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X17_Y18_N28
\inst|cpu|E_control_rd_data[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[3]~5_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ipending_reg\(3)))) # (!\inst|cpu|D_iw\(8) & (\inst|cpu|W_ienable_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(8),
	datab => \inst|cpu|W_control_rd_data[5]~0_combout\,
	datac => \inst|cpu|W_ienable_reg\(3),
	datad => \inst|cpu|W_ipending_reg\(3),
	combout => \inst|cpu|E_control_rd_data[3]~5_combout\);

-- Location: FF_X17_Y18_N29
\inst|cpu|W_control_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[3]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(3));

-- Location: LCCOMB_X17_Y14_N20
\inst|cpu|W_rf_wr_data[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[3]~9_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(3)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|cpu|W_control_rd_data\(3),
	combout => \inst|cpu|W_rf_wr_data[3]~9_combout\);

-- Location: LCCOMB_X17_Y14_N22
\inst|cpu|W_rf_wr_data[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[3]~10_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (\inst|cpu|av_ld_byte0_data\(3))) # (!\inst|cpu|R_ctrl_ld~q\ & (((!\inst|cpu|R_ctrl_br_cmp~q\ & \inst|cpu|W_rf_wr_data[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_byte0_data\(3),
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|R_ctrl_br_cmp~q\,
	datad => \inst|cpu|W_rf_wr_data[3]~9_combout\,
	combout => \inst|cpu|W_rf_wr_data[3]~10_combout\);

-- Location: LCCOMB_X20_Y18_N16
\inst|cpu|R_src2_lo[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[9]~16_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(15))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_lo~0_combout\,
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[9]~16_combout\);

-- Location: FF_X20_Y18_N17
\inst|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[9]~16_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(9));

-- Location: LCCOMB_X16_Y16_N14
\inst|cpu|F_pc[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[7]~5_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~18_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~18_combout\,
	datab => \inst|cpu|Add1~18_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[7]~5_combout\);

-- Location: FF_X16_Y16_N15
\inst|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[7]~5_combout\,
	asdata => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(7));

-- Location: LCCOMB_X20_Y19_N18
\inst|cmd_xbar_mux_002|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(45) = (\inst|cmd_xbar_mux_002|saved_grant\(0) & ((\inst|cpu|F_pc\(7)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|W_alu_result\(9))))) # (!\inst|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\inst|cmd_xbar_mux_002|saved_grant\(1) & ((\inst|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|F_pc\(7),
	datad => \inst|cpu|W_alu_result\(9),
	combout => \inst|cmd_xbar_mux_002|src_data\(45));

-- Location: M9K_X13_Y19_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y11_N0
\inst|cpu|F_iw[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[10]~35_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a10~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a42~portadataout\,
	combout => \inst|cpu|F_iw[10]~35_combout\);

-- Location: LCCOMB_X15_Y8_N6
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write2~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write1~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X15_Y8_N28
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \inst|jtag_uart|t_dav~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X14_Y7_N4
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X14_Y7_N5
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X15_Y8_N5
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X15_Y8_N26
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X15_Y8_N27
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X20_Y11_N28
\inst|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ac~0_combout\ = (\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # (\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X20_Y11_N26
\inst|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ac~1_combout\ = (\inst|jtag_uart|ac~0_combout\) # ((\inst|jtag_uart|ac~q\ & ((!\inst|cpu|d_writedata\(10)) # (!\inst|jtag_uart|ien_AF~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|ien_AF~0_combout\,
	datab => \inst|jtag_uart|ac~0_combout\,
	datac => \inst|jtag_uart|ac~q\,
	datad => \inst|cpu|d_writedata\(10),
	combout => \inst|jtag_uart|ac~1_combout\);

-- Location: FF_X20_Y11_N27
\inst|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|ac~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ac~q\);

-- Location: FF_X20_Y11_N25
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|ac~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y11_N24
\inst|cpu|F_iw[10]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[10]~73_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & (\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|cpu|F_iw[10]~73_combout\);

-- Location: LCCOMB_X20_Y11_N16
\inst|cpu|F_iw[10]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[10]~74_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[10]~73_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|cpu|F_iw[10]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|cpu|F_iw[10]~35_combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|cpu|F_iw[10]~73_combout\,
	combout => \inst|cpu|F_iw[10]~74_combout\);

-- Location: FF_X20_Y11_N17
\inst|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[10]~74_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(10));

-- Location: LCCOMB_X14_Y18_N2
\inst|cpu|E_src1[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[6]~14_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|cpu|D_iw\(10),
	datad => \inst|cpu|R_src1~32_combout\,
	combout => \inst|cpu|E_src1[6]~14_combout\);

-- Location: FF_X14_Y18_N3
\inst|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[6]~14_combout\,
	asdata => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(6));

-- Location: LCCOMB_X12_Y17_N12
\inst|cpu|F_pc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[4]~8_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~12_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_sub~q\,
	datab => \inst|cpu|Add1~12_combout\,
	datad => \inst|cpu|Add2~12_combout\,
	combout => \inst|cpu|F_pc[4]~8_combout\);

-- Location: FF_X12_Y17_N13
\inst|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[4]~8_combout\,
	asdata => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(4));

-- Location: LCCOMB_X20_Y19_N4
\inst|cmd_xbar_mux_002|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(42) = (\inst|cmd_xbar_mux_002|saved_grant\(0) & ((\inst|cpu|F_pc\(4)) # ((\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|W_alu_result\(6))))) # (!\inst|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\inst|cmd_xbar_mux_002|saved_grant\(1) & ((\inst|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|F_pc\(4),
	datad => \inst|cpu|W_alu_result\(6),
	combout => \inst|cmd_xbar_mux_002|src_data\(42));

-- Location: LCCOMB_X12_Y12_N16
\inst|cmd_xbar_mux_002|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~2_combout\ = (\inst|cpu|d_writedata\(2) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(2),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~2_combout\);

-- Location: LCCOMB_X14_Y21_N24
\inst|cmd_xbar_mux_002|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~1_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|cmd_xbar_mux_002|src_payload~1_combout\);

-- Location: LCCOMB_X14_Y21_N26
\inst|cmd_xbar_mux_002|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~0_combout\ = (\inst|cpu|d_writedata\(4) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(4),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~0_combout\);

-- Location: M9K_X25_Y14_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N16
\inst|rsp_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~13_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a35\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a3~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \inst|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X21_Y16_N24
\inst|cpu|F_iw[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[3]~22_combout\ = (\inst|cpu|F_iw[3]~21_combout\) # (((\inst|rsp_xbar_mux_001|src_payload~13_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\)) # (!\inst|cpu|F_iw[19]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[3]~21_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~13_combout\,
	datac => \inst|cpu|F_iw[19]~98_combout\,
	datad => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \inst|cpu|F_iw[3]~22_combout\);

-- Location: FF_X21_Y16_N25
\inst|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[3]~22_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(3));

-- Location: LCCOMB_X17_Y15_N24
\inst|cpu|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_aligning_data_nxt~1_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_ld_align_cycle\(0) $ (((!\inst|cpu|D_iw\(4) & \inst|cpu|D_iw\(3)))))) # (!\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_align_cycle\(0),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X17_Y15_N20
\inst|cpu|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_aligning_data_nxt~0_combout\ = (\inst|cpu|av_ld_getting_data~0_combout\ & (\inst|cpu|d_read~q\ & (\inst|rsp_xbar_mux_001|WideOr1~combout\ & \inst|cpu|av_ld_getting_data~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~0_combout\,
	datab => \inst|cpu|d_read~q\,
	datac => \inst|rsp_xbar_mux_001|WideOr1~combout\,
	datad => \inst|cpu|av_ld_getting_data~8_combout\,
	combout => \inst|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X17_Y15_N6
\inst|cpu|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_aligning_data_nxt~2_combout\ = (\inst|cpu|av_ld_aligning_data_nxt~1_combout\ & (!\inst|cpu|av_ld_align_cycle\(1) & (\inst|cpu|av_ld_aligning_data~q\))) # (!\inst|cpu|av_ld_aligning_data_nxt~1_combout\ & (((\inst|cpu|av_ld_aligning_data~q\) 
-- # (\inst|cpu|av_ld_aligning_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_align_cycle\(1),
	datab => \inst|cpu|av_ld_aligning_data_nxt~1_combout\,
	datac => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|cpu|av_ld_aligning_data_nxt~0_combout\,
	combout => \inst|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X17_Y15_N7
\inst|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_aligning_data~q\);

-- Location: FF_X26_Y22_N31
\inst|timestamp_timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(10));

-- Location: FF_X26_Y22_N13
\inst|timestamp_timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(26),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(26));

-- Location: LCCOMB_X26_Y22_N30
\inst|timestamp_timer|read_mux_out[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[10]~3_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(26)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(10),
	datad => \inst|timestamp_timer|counter_snapshot\(26),
	combout => \inst|timestamp_timer|read_mux_out[10]~3_combout\);

-- Location: LCCOMB_X22_Y21_N4
\inst|timestamp_timer|read_mux_out[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[10]~4_combout\ = (\inst|timestamp_timer|read_mux_out~2_combout\) # ((\inst|timestamp_timer|read_mux_out[10]~3_combout\) # ((\inst|timestamp_timer|period_h_register\(10) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timestamp_timer|read_mux_out~2_combout\,
	datab => \inst|timestamp_timer|period_h_register\(10),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timestamp_timer|read_mux_out[10]~3_combout\,
	combout => \inst|timestamp_timer|read_mux_out[10]~4_combout\);

-- Location: FF_X22_Y21_N5
\inst|timestamp_timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out[10]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(10));

-- Location: FF_X20_Y11_N23
\inst|timestamp_timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(10));

-- Location: FF_X24_Y9_N19
\inst|timer_geral|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(10));

-- Location: FF_X24_Y9_N25
\inst|timer_geral|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(26),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(26));

-- Location: LCCOMB_X24_Y9_N18
\inst|timer_geral|read_mux_out[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[10]~3_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(26)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|timer_geral|counter_snapshot\(10),
	datad => \inst|timer_geral|counter_snapshot\(26),
	combout => \inst|timer_geral|read_mux_out[10]~3_combout\);

-- Location: LCCOMB_X27_Y14_N12
\inst|timer_geral|read_mux_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~2_combout\ = (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & (\inst|timer_geral|period_l_register\(10) & !\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|timer_geral|period_l_register\(10),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|timer_geral|read_mux_out~2_combout\);

-- Location: LCCOMB_X24_Y9_N22
\inst|timer_geral|read_mux_out[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[10]~4_combout\ = (\inst|timer_geral|read_mux_out[10]~3_combout\) # ((\inst|timer_geral|read_mux_out~2_combout\) # ((\inst|timer_geral|period_h_register\(10) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(10),
	datab => \inst|timer_geral|read_mux_out[10]~3_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|timer_geral|read_mux_out~2_combout\,
	combout => \inst|timer_geral|read_mux_out[10]~4_combout\);

-- Location: FF_X24_Y9_N23
\inst|timer_geral|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[10]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(10));

-- Location: FF_X20_Y11_N21
\inst|timer_geral_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(10),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y11_N20
\inst|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~26_combout\ = (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(10)) # ((\inst|timestamp_timer_s1_translator|av_readdata_pre\(10) & 
-- \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|av_readdata_pre\(10) & 
-- ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|av_readdata_pre\(10),
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(10),
	datad => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X21_Y20_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~12_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X21_Y20_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(10));

-- Location: FF_X20_Y11_N19
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(10),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y11_N18
\inst|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~23_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X20_Y11_N10
\inst|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~25_combout\ = (\inst|rsp_xbar_mux_001|src_payload~24_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~23_combout\) # ((\inst|cpu|F_iw[10]~35_combout\ & \inst|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~24_combout\,
	datab => \inst|cpu|F_iw[10]~35_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~23_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X20_Y11_N2
\inst|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~27_combout\ = (\inst|rsp_xbar_mux_001|src_payload~26_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~25_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~26_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst|rsp_xbar_mux_001|src_payload~25_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X20_Y14_N8
\inst|cpu|av_ld_byte1_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[2]~0_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~27_combout\,
	combout => \inst|cpu|av_ld_byte1_data[2]~0_combout\);

-- Location: LCCOMB_X24_Y17_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~31_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~31_combout\);

-- Location: FF_X24_Y17_N3
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(18));

-- Location: FF_X20_Y17_N29
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(18),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X19_Y14_N2
\inst|rsp_xbar_mux_001|src_payload~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~109_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \inst|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & (\inst|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	combout => \inst|rsp_xbar_mux_001|src_payload~109_combout\);

-- Location: M9K_X13_Y23_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N14
\inst|cpu|F_iw[18]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[18]~83_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a50\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a18~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a50\,
	combout => \inst|cpu|F_iw[18]~83_combout\);

-- Location: LCCOMB_X19_Y14_N6
\inst|rsp_xbar_mux_001|src_payload~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~110_combout\ = (\inst|rsp_xbar_mux_001|src_payload~109_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[18]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~109_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datad => \inst|cpu|F_iw[18]~83_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~110_combout\);

-- Location: LCCOMB_X19_Y14_N10
\inst|cpu|av_ld_byte2_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[2]~0_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|rsp_xbar_mux_001|src_payload~110_combout\,
	combout => \inst|cpu|av_ld_byte2_data[2]~0_combout\);

-- Location: FF_X19_Y14_N11
\inst|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[2]~0_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(2));

-- Location: FF_X20_Y14_N9
\inst|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[2]~0_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X28_Y11_N30
\inst|uart|the_sopc_2_uart_regs|selected_read_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data~1_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|cpu|W_alu_result\(3) & \inst|uart|the_sopc_2_uart_rx|break_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|W_alu_result\(3),
	datad => \inst|uart|the_sopc_2_uart_rx|break_detect~q\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data~1_combout\);

-- Location: FF_X28_Y11_N13
\inst|uart|the_sopc_2_uart_rx|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(2));

-- Location: LCCOMB_X28_Y11_N12
\inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~0_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(2)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(2))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(2),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(2),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~0_combout\);

-- Location: LCCOMB_X28_Y11_N16
\inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~2_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data~1_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~0_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(2) & 
-- \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|control_reg\(2),
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|uart|the_sopc_2_uart_regs|selected_read_data~1_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~2_combout\);

-- Location: FF_X28_Y11_N17
\inst|uart|the_sopc_2_uart_regs|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[2]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(2));

-- Location: FF_X22_Y14_N25
\inst|uart_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X22_Y14_N24
\inst|rsp_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~15_combout\ = (\inst|saida_c_s1_translator|av_readdata_pre\(2) & ((\inst|saida_c_s1_translator|read_latency_shift_reg\(0)) # ((\inst|uart_s1_translator|av_readdata_pre\(2) & 
-- \inst|uart_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|saida_c_s1_translator|av_readdata_pre\(2) & (((\inst|uart_s1_translator|av_readdata_pre\(2) & \inst|uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator|av_readdata_pre\(2),
	datab => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(2),
	datad => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: M9K_X13_Y6_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y14_N14
\inst|cpu|F_iw[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[2]~23_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a34\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a2~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a34\,
	combout => \inst|cpu|F_iw[2]~23_combout\);

-- Location: IOIBUF_X1_Y29_N22
\porta_a[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(2),
	o => \porta_a[2]~input_o\);

-- Location: FF_X14_Y22_N3
\inst|porta_a|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \porta_a[2]~input_o\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(2));

-- Location: LCCOMB_X14_Y22_N28
\inst|porta_a|d2_data_in[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[2]~feeder_combout\ = \inst|porta_a|d1_data_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(2),
	combout => \inst|porta_a|d2_data_in[2]~feeder_combout\);

-- Location: FF_X14_Y22_N29
\inst|porta_a|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(2));

-- Location: LCCOMB_X14_Y22_N4
\inst|porta_a|edge_capture~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~0_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(2)) # ((!\inst|porta_a|d2_data_in\(2) & \inst|porta_a|d1_data_in\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datab => \inst|porta_a|d2_data_in\(2),
	datac => \inst|porta_a|edge_capture\(2),
	datad => \inst|porta_a|d1_data_in\(2),
	combout => \inst|porta_a|edge_capture~0_combout\);

-- Location: FF_X14_Y22_N5
\inst|porta_a|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(2));

-- Location: FF_X14_Y22_N19
\inst|porta_a|data_dir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(2));

-- Location: LCCOMB_X14_Y22_N18
\inst|porta_a|read_mux_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[2]~0_combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|porta_a|edge_capture\(2)) # ((\inst|porta_a|data_dir\(2) & \inst|watchdog_timer|Equal2~2_combout\)))) # (!\inst|watchdog_timer|Equal2~0_combout\ & 
-- (((\inst|porta_a|data_dir\(2) & \inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|porta_a|edge_capture\(2),
	datac => \inst|porta_a|data_dir\(2),
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|porta_a|read_mux_out[2]~0_combout\);

-- Location: LCCOMB_X14_Y22_N22
\inst|porta_a|read_mux_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[2]~1_combout\ = (\inst|porta_a|read_mux_out[2]~0_combout\) # ((\inst|watchdog_timer|Equal2~3_combout\ & \porta_a[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \porta_a[2]~input_o\,
	datad => \inst|porta_a|read_mux_out[2]~0_combout\,
	combout => \inst|porta_a|read_mux_out[2]~1_combout\);

-- Location: FF_X14_Y22_N23
\inst|porta_a|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[2]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(2));

-- Location: FF_X15_Y14_N25
\inst|porta_a_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_a|readdata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X15_Y14_N24
\inst|rsp_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~14_combout\ = (\inst|porta_b_s1_translator|av_readdata_pre\(2) & ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0)) # ((\inst|porta_a_s1_translator|av_readdata_pre\(2) & 
-- \inst|porta_a_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|porta_b_s1_translator|av_readdata_pre\(2) & (((\inst|porta_a_s1_translator|av_readdata_pre\(2) & \inst|porta_a_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator|av_readdata_pre\(2),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_a_s1_translator|av_readdata_pre\(2),
	datad => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X20_Y14_N14
\inst|rsp_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~16_combout\ = (\inst|rsp_xbar_mux_001|src_payload~15_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~14_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\ & \inst|cpu|F_iw[2]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~15_combout\,
	datac => \inst|cpu|F_iw[2]~23_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~14_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X20_Y14_N24
\inst|cpu|av_ld_byte0_data_nxt[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[2]~4_combout\ = (\inst|cpu|av_ld_rshift8~1_combout\ & ((\inst|rsp_xbar_mux_001|src_payload~22_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~16_combout\)))) # (!\inst|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst|cpu|av_ld_byte1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~22_combout\,
	datab => \inst|cpu|av_ld_byte1_data\(2),
	datac => \inst|rsp_xbar_mux_001|src_payload~16_combout\,
	datad => \inst|cpu|av_ld_rshift8~1_combout\,
	combout => \inst|cpu|av_ld_byte0_data_nxt[2]~4_combout\);

-- Location: FF_X20_Y14_N25
\inst|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X17_Y18_N16
\inst|cpu|E_control_rd_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[2]~0_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ipending_reg\(2)))) # (!\inst|cpu|D_iw\(8) & (\inst|cpu|W_ienable_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(8),
	datab => \inst|cpu|W_ienable_reg\(2),
	datac => \inst|cpu|W_control_rd_data[5]~0_combout\,
	datad => \inst|cpu|W_ipending_reg\(2),
	combout => \inst|cpu|E_control_rd_data[2]~0_combout\);

-- Location: FF_X17_Y18_N17
\inst|cpu|W_control_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[2]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(2));

-- Location: LCCOMB_X17_Y18_N10
\inst|cpu|W_rf_wr_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[2]~0_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(2)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datac => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst|cpu|W_control_rd_data\(2),
	combout => \inst|cpu|W_rf_wr_data[2]~0_combout\);

-- Location: LCCOMB_X17_Y18_N20
\inst|cpu|W_rf_wr_data[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[2]~1_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte0_data\(2))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & ((\inst|cpu|W_rf_wr_data[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datab => \inst|cpu|av_ld_byte0_data\(2),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_rf_wr_data[2]~0_combout\,
	combout => \inst|cpu|W_rf_wr_data[2]~1_combout\);

-- Location: LCCOMB_X20_Y20_N20
\inst|cpu|E_st_data[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[16]~2_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|cpu|D_iw\(4),
	combout => \inst|cpu|E_st_data[16]~2_combout\);

-- Location: FF_X20_Y20_N21
\inst|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[16]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(16));

-- Location: LCCOMB_X20_Y20_N30
\inst|cmd_xbar_mux_002|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~16_combout\ = (\inst|cpu|d_writedata\(16) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(16),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~16_combout\);

-- Location: M9K_X25_Y24_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N18
\inst|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~30_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a16~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X21_Y20_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~22_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X21_Y20_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(16));

-- Location: FF_X21_Y16_N15
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(16),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: FF_X17_Y8_N17
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X21_Y16_N0
\inst|cpu|F_iw[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[16]~57_combout\ = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \inst|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & (\inst|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \inst|cpu|F_iw[16]~57_combout\);

-- Location: LCCOMB_X21_Y16_N10
\inst|cpu|F_iw[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[16]~58_combout\ = ((\inst|cpu|F_iw[16]~57_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~30_combout\))) # (!\inst|cpu|F_iw[19]~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~30_combout\,
	datac => \inst|cpu|F_iw[19]~98_combout\,
	datad => \inst|cpu|F_iw[16]~57_combout\,
	combout => \inst|cpu|F_iw[16]~58_combout\);

-- Location: FF_X21_Y16_N11
\inst|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[16]~58_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(16));

-- Location: LCCOMB_X19_Y19_N26
\inst|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_retaddr~2_combout\ = (!\inst|cpu|D_iw\(14) & (((!\inst|cpu|D_iw\(15) & \inst|cpu|D_iw\(11))) # (!\inst|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X19_Y19_N20
\inst|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_retaddr~3_combout\ = (\inst|cpu|D_ctrl_retaddr~0_combout\ & (\inst|cpu|D_iw\(16) & \inst|cpu|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_ctrl_retaddr~2_combout\,
	combout => \inst|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X17_Y19_N0
\inst|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_retaddr~4_combout\ = (\inst|cpu|Equal2~11_combout\) # ((\inst|cpu|D_ctrl_retaddr~3_combout\) # ((!\inst|cpu|D_ctrl_exception~1_combout\) # (!\inst|cpu|D_ctrl_force_src2_zero~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~11_combout\,
	datab => \inst|cpu|D_ctrl_retaddr~3_combout\,
	datac => \inst|cpu|D_ctrl_force_src2_zero~3_combout\,
	datad => \inst|cpu|D_ctrl_exception~1_combout\,
	combout => \inst|cpu|D_ctrl_retaddr~4_combout\);

-- Location: FF_X17_Y19_N1
\inst|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_retaddr~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X14_Y16_N18
\inst|cpu|R_src1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1~33_combout\ = (\inst|cpu|R_valid~q\ & ((\inst|cpu|R_ctrl_retaddr~q\) # ((\inst|cpu|R_ctrl_br~q\ & \inst|cpu|E_valid~q\)))) # (!\inst|cpu|R_valid~q\ & (\inst|cpu|R_ctrl_br~q\ & ((\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_valid~q\,
	datab => \inst|cpu|R_ctrl_br~q\,
	datac => \inst|cpu|R_ctrl_retaddr~q\,
	datad => \inst|cpu|E_valid~q\,
	combout => \inst|cpu|R_src1~33_combout\);

-- Location: LCCOMB_X10_Y17_N16
\inst|cpu|R_src1[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1[1]~34_combout\ = (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\inst|cpu|R_src1~33_combout\ & ((!\inst|cpu|R_ctrl_jmp_direct~q\) # (!\inst|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|cpu|E_valid~q\,
	datac => \inst|cpu|R_src1~33_combout\,
	datad => \inst|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu|R_src1[1]~34_combout\);

-- Location: FF_X10_Y17_N17
\inst|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src1[1]~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(1));

-- Location: LCCOMB_X12_Y17_N8
\inst|cpu|F_pc[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[0]~11_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~4_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_sub~q\,
	datab => \inst|cpu|Add1~4_combout\,
	datad => \inst|cpu|Add2~4_combout\,
	combout => \inst|cpu|F_pc[0]~11_combout\);

-- Location: FF_X12_Y17_N9
\inst|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[0]~11_combout\,
	asdata => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(0));

-- Location: LCCOMB_X19_Y10_N12
\inst|cmd_xbar_mux_002|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(38) = (\inst|cpu|W_alu_result\(2) & ((\inst|cmd_xbar_mux_002|saved_grant\(1)) # ((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(0))))) # (!\inst|cpu|W_alu_result\(2) & (\inst|cmd_xbar_mux_002|saved_grant\(0) & 
-- (\inst|cpu|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datac => \inst|cpu|F_pc\(0),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_data\(38));

-- Location: LCCOMB_X22_Y10_N4
\inst|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~28_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a45\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a13~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a45\,
	combout => \inst|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X21_Y20_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~18_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X21_Y20_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(13));

-- Location: FF_X22_Y10_N17
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X22_Y10_N2
\inst|cpu|F_iw[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[13]~47_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13) & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \inst|cpu|F_iw[13]~47_combout\);

-- Location: LCCOMB_X22_Y10_N26
\inst|cpu|F_iw[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[13]~48_combout\ = ((\inst|cpu|F_iw[13]~47_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~28_combout\))) # (!\inst|cpu|D_iw[31]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~28_combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|cpu|F_iw[13]~47_combout\,
	combout => \inst|cpu|F_iw[13]~48_combout\);

-- Location: FF_X22_Y10_N27
\inst|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[13]~48_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(13));

-- Location: LCCOMB_X15_Y18_N28
\inst|cpu|R_src2_lo[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[7]~7_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(13)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_lo~0_combout\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[7]~7_combout\);

-- Location: FF_X15_Y18_N29
\inst|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[7]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(7));

-- Location: LCCOMB_X16_Y16_N6
\inst|cpu|F_pc[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[5]~7_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~14_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~14_combout\,
	datab => \inst|cpu|Add1~14_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[5]~7_combout\);

-- Location: FF_X16_Y16_N7
\inst|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[5]~7_combout\,
	asdata => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(5));

-- Location: FF_X14_Y18_N25
\inst|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[8]~12_combout\,
	asdata => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(8));

-- Location: LCCOMB_X16_Y16_N26
\inst|cpu|F_pc[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[6]~6_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~16_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~16_combout\,
	datab => \inst|cpu|Add1~16_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[6]~6_combout\);

-- Location: LCCOMB_X15_Y16_N28
\inst|cpu|W_alu_result[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[8]~12_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[8]~3_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|F_pc[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[8]~3_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|F_pc[6]~6_combout\,
	combout => \inst|cpu|W_alu_result[8]~12_combout\);

-- Location: LCCOMB_X15_Y17_N30
\inst|cpu|E_shift_rot_result_nxt[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_result_nxt[8]~3_combout\ = (\inst|cpu|R_ctrl_shift_rot_right~q\ & (\inst|cpu|E_shift_rot_result\(9))) # (!\inst|cpu|R_ctrl_shift_rot_right~q\ & ((\inst|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_shift_rot_result\(9),
	datab => \inst|cpu|E_shift_rot_result\(7),
	datad => \inst|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|E_shift_rot_result_nxt[8]~3_combout\);

-- Location: FF_X15_Y17_N31
\inst|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_result_nxt[8]~3_combout\,
	asdata => \inst|cpu|E_src1\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_result\(8));

-- Location: FF_X15_Y16_N29
\inst|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[8]~12_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(8),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(8));

-- Location: LCCOMB_X15_Y10_N16
\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: FF_X15_Y10_N17
\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X16_Y13_N30
\inst|watchdog_timer_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|read_latency_shift_reg~3_combout\ = (!\inst|cpu|W_alu_result\(8) & (\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\inst|watchdog_timer_s1_translator|wait_latency_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X14_Y13_N24
\inst|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~0_combout\ = (!\inst|cpu|W_alu_result\(6) & !\inst|cpu|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(6),
	datad => \inst|cpu|W_alu_result\(8),
	combout => \inst|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\inst|watchdog_timer_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|read_latency_shift_reg~2_combout\ = \inst|watchdog_timer_s1_translator|wait_latency_counter\(0) $ (((!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cpu_data_master_translator|uav_write~0_combout\ & \inst|addr_router_001|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0),
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|addr_router_001|Equal2~0_combout\,
	combout => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X16_Y13_N24
\inst|watchdog_timer_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\ = (!\inst|cpu|W_alu_result\(6) & (\inst|addr_router_001|Equal2~3_combout\ & (\inst|watchdog_timer_s1_translator|read_latency_shift_reg~3_combout\ & 
-- \inst|watchdog_timer_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|addr_router_001|Equal2~3_combout\,
	datac => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~3_combout\,
	datad => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X15_Y13_N4
\inst|addr_router_001|src_channel[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[0]~5_combout\ = (\inst|addr_router_001|src_channel[0]~2_combout\) # ((\inst|addr_router_001|Equal14~1_combout\) # ((\inst|addr_router_001|Equal12~0_combout\) # (\inst|addr_router_001|src_channel[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|src_channel[0]~2_combout\,
	datab => \inst|addr_router_001|Equal14~1_combout\,
	datac => \inst|addr_router_001|Equal12~0_combout\,
	datad => \inst|addr_router_001|src_channel[0]~4_combout\,
	combout => \inst|addr_router_001|src_channel[0]~5_combout\);

-- Location: LCCOMB_X20_Y13_N8
\inst|cmd_xbar_demux_001|WideOr0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~7_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~7_combout\);

-- Location: LCCOMB_X20_Y13_N26
\inst|cmd_xbar_demux_001|WideOr0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~8_combout\ = (\inst|addr_router_001|Equal1~1_combout\ & (\inst|memoria_s1_translator|read_latency_shift_reg~2_combout\ & (\inst|cmd_xbar_mux_002|saved_grant\(1)))) # (!\inst|addr_router_001|Equal1~1_combout\ & 
-- (((\inst|cmd_xbar_demux_001|WideOr0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_demux_001|WideOr0~7_combout\,
	datad => \inst|addr_router_001|Equal1~1_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~8_combout\);

-- Location: LCCOMB_X16_Y13_N2
\inst|cmd_xbar_demux_001|WideOr0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~9_combout\ = (\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((!\inst|addr_router_001|src_channel[0]~5_combout\ & \inst|cmd_xbar_demux_001|WideOr0~8_combout\)))) # 
-- (!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\) # ((!\inst|addr_router_001|src_channel[0]~5_combout\ & 
-- \inst|cmd_xbar_demux_001|WideOr0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|watchdog_timer_s1_translator|read_latency_shift_reg~4_combout\,
	datac => \inst|addr_router_001|src_channel[0]~5_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~8_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~9_combout\);

-- Location: LCCOMB_X15_Y11_N16
\inst|entrada_c_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|read_latency_shift_reg~4_combout\ = (\inst|cpu|d_read~q\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_read~q\,
	datac => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \inst|entrada_c_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: FF_X15_Y11_N17
\inst|entrada_c_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator|read_latency_shift_reg~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X15_Y11_N24
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\inst|entrada_c_s1_translator|read_latency_shift_reg\(0) & \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst|entrada_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X15_Y11_N25
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X15_Y11_N28
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|entrada_c_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst|entrada_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X15_Y11_N29
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X15_Y11_N22
\inst|addr_router_001|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal11~0_combout\ = (!\inst|cpu|W_alu_result\(6) & \inst|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datac => \inst|cpu|W_alu_result\(4),
	combout => \inst|addr_router_001|Equal11~0_combout\);

-- Location: LCCOMB_X15_Y11_N18
\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|cpu|W_alu_result\(8) & (!\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal11~0_combout\ & 
-- \inst|addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(8),
	datab => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|addr_router_001|Equal11~0_combout\,
	datad => \inst|addr_router_001|Equal2~3_combout\,
	combout => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X15_Y11_N8
\inst|entrada_c_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|wait_latency_counter~2_combout\ = (\inst|uart_s1_translator|wait_latency_counter~4_combout\ & (\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (!\inst|entrada_c_s1_translator|wait_latency_counter\(0) & !\inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter~4_combout\,
	datab => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst|entrada_c_s1_translator|wait_latency_counter\(0),
	datad => \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst|entrada_c_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X15_Y11_N9
\inst|entrada_c_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|entrada_c_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|entrada_c_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X15_Y11_N14
\inst|entrada_c_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|wait_latency_counter[1]~0_combout\ = ((\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((!\inst|cpu|W_alu_result\(8)) # (!\inst|cpu_data_master_translator|uav_write~0_combout\))) # 
-- (!\inst|addr_router_001|Equal11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal11~0_combout\,
	datab => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|cpu|W_alu_result\(8),
	combout => \inst|entrada_c_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X15_Y11_N0
\inst|entrada_c_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\ = (!\inst|entrada_c_s1_translator|wait_latency_counter\(1) & (\inst|entrada_c_s1_translator|wait_latency_counter\(0) $ (((!\inst|entrada_c_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \inst|addr_router_001|Equal2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|entrada_c_s1_translator|wait_latency_counter\(1),
	datab => \inst|entrada_c_s1_translator|wait_latency_counter\(0),
	datac => \inst|entrada_c_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \inst|addr_router_001|Equal2~3_combout\,
	combout => \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X15_Y11_N2
\inst|entrada_c_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|read_latency_shift_reg~2_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & !\inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|entrada_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|entrada_c_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X15_Y11_N20
\inst|entrada_c_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\ = (\inst|addr_router_001|Equal11~0_combout\ & (\inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst|addr_router_001|Equal10~1_combout\ & 
-- \inst|entrada_c_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal11~0_combout\,
	datab => \inst|entrada_c_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|addr_router_001|Equal10~1_combout\,
	datad => \inst|entrada_c_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X16_Y11_N30
\inst|cmd_xbar_demux_001|WideOr0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~12_combout\ = (\inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\) # ((!\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datad => \inst|entrada_c_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~12_combout\);

-- Location: LCCOMB_X20_Y12_N0
\inst|cmd_xbar_demux_001|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~3_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & ((\inst|cmd_xbar_demux_001|WideOr0~2_combout\) # ((!\inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~2_combout\,
	datab => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|timestamp_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X22_Y12_N28
\inst|timer_geral_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|read_latency_shift_reg~1_combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\ & (\inst|addr_router_001|Equal3~6_combout\ & 
-- \inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datab => \inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \inst|addr_router_001|Equal3~6_combout\,
	datad => \inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \inst|timer_geral_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X21_Y11_N20
\inst|cmd_xbar_demux_001|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~4_combout\ = (\inst|cpu|W_alu_result\(5) & (((!\inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst|cpu|W_alu_result\(5) & 
-- (!\inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|spi_spi_control_port_translator|uav_waitrequest~0_combout\,
	datad => \inst|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X22_Y11_N30
\inst|cmd_xbar_demux_001|WideOr0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~14_combout\ = ((!\inst|uart_s1_translator|wait_latency_counter\(1) & (\inst|uart_s1_translator|wait_latency_counter\(0) & \inst|botoes_s1_translator|waitrequest_reset_override~q\))) # (!\inst|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|wait_latency_counter\(1),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|uart_s1_translator|wait_latency_counter\(0),
	datad => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~14_combout\);

-- Location: LCCOMB_X22_Y11_N20
\inst|cmd_xbar_demux_001|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~5_combout\ = (\inst|addr_router_001|Equal3~4_combout\ & (\inst|cmd_xbar_demux_001|WideOr0~4_combout\ & (\inst|cmd_xbar_demux_001|WideOr0~14_combout\ & \inst|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~4_combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~14_combout\,
	datad => \inst|cpu|W_alu_result\(7),
	combout => \inst|cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X16_Y11_N24
\inst|cmd_xbar_demux_001|WideOr0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~6_combout\ = (\inst|cmd_xbar_demux_001|sink_ready~0_combout\) # ((\inst|cmd_xbar_demux_001|WideOr0~3_combout\) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg~1_combout\) # 
-- (\inst|cmd_xbar_demux_001|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~3_combout\,
	datac => \inst|timer_geral_s1_translator|read_latency_shift_reg~1_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~6_combout\);

-- Location: LCCOMB_X16_Y11_N22
\inst|cmd_xbar_demux_001|WideOr0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~13_combout\ = (\inst|cmd_xbar_demux_001|WideOr0~11_combout\) # ((\inst|cmd_xbar_demux_001|WideOr0~9_combout\) # ((\inst|cmd_xbar_demux_001|WideOr0~12_combout\) # (\inst|cmd_xbar_demux_001|WideOr0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~11_combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~9_combout\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~12_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~6_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~13_combout\);

-- Location: LCCOMB_X14_Y13_N16
\inst|addr_router_001|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal13~0_combout\ = (!\inst|cpu|W_alu_result\(3) & !\inst|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	combout => \inst|addr_router_001|Equal13~0_combout\);

-- Location: LCCOMB_X14_Y13_N20
\inst|addr_router_001|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal13~1_combout\ = (\inst|cpu|W_alu_result\(6) & (\inst|cpu|W_alu_result\(8) & (\inst|addr_router_001|Equal2~3_combout\ & \inst|addr_router_001|Equal13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|cpu|W_alu_result\(8),
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|addr_router_001|Equal13~0_combout\,
	combout => \inst|addr_router_001|Equal13~1_combout\);

-- Location: LCCOMB_X17_Y12_N20
\inst|cmd_xbar_mux_003|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|update_grant~0_combout\ = (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & ((\inst|cmd_xbar_mux_003|saved_grant\(1)) # 
-- (\inst|cmd_xbar_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cmd_xbar_mux_003|saved_grant\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|cmd_xbar_mux_003|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_003|update_grant~0_combout\);

-- Location: LCCOMB_X17_Y12_N14
\inst|cmd_xbar_mux_003|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|update_grant~1_combout\ = (\inst|cmd_xbar_mux_003|WideOr1~combout\ & (((\inst|cmd_xbar_mux_003|update_grant~0_combout\ & \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\)))) # 
-- (!\inst|cmd_xbar_mux_003|WideOr1~combout\ & (!\inst|cmd_xbar_mux_003|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_003|packet_in_progress~q\,
	datab => \inst|cmd_xbar_mux_003|update_grant~0_combout\,
	datac => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \inst|cmd_xbar_mux_003|update_grant~1_combout\);

-- Location: FF_X14_Y13_N31
\inst|cmd_xbar_mux_003|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_003|arb|grant[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_003|saved_grant\(1));

-- Location: LCCOMB_X14_Y11_N24
\inst|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~1_combout\ = (\inst|addr_router_001|Equal13~1_combout\ & \inst|cmd_xbar_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|addr_router_001|Equal13~1_combout\,
	datad => \inst|cmd_xbar_mux_003|saved_grant\(1),
	combout => \inst|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X16_Y11_N0
\inst|cpu_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|write_accepted~0_combout\ = (\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\inst|cmd_xbar_demux_001|WideOr0~13_combout\) # 
-- ((!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \inst|cmd_xbar_demux_001|sink_ready~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~13_combout\,
	datad => \inst|cmd_xbar_demux_001|sink_ready~1_combout\,
	combout => \inst|cpu_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X16_Y11_N10
\inst|cpu_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|read_accepted~0_combout\ = (!\inst|cpu|av_ld_getting_data~9_combout\ & ((\inst|cpu_data_master_translator|read_accepted~q\) # ((\inst|cpu|d_read~q\ & \inst|cpu_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~9_combout\,
	datab => \inst|cpu|d_read~q\,
	datac => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|cpu_data_master_translator|write_accepted~0_combout\,
	combout => \inst|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X16_Y11_N11
\inst|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_data_master_translator|read_accepted~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X16_Y12_N20
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\inst|addr_router_001|Equal8~1_combout\ & (!\inst|porta_b_s1_translator|wait_latency_counter\(1) & (\inst|porta_b_s1_translator|wait_latency_counter\(0) $ 
-- (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal8~1_combout\,
	datab => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	datac => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X16_Y12_N4
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst|cpu|d_read~q\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & 
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X16_Y12_N28
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # (\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datac => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X16_Y12_N29
\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X16_Y12_N16
\inst|porta_b_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cpu_data_master_translator|uav_read~0_combout\ & \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|porta_b_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X16_Y12_N17
\inst|porta_b_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|read_latency_shift_reg\(0));

-- Location: IOIBUF_X14_Y29_N29
\porta_b[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_b(1),
	o => \porta_b[1]~input_o\);

-- Location: FF_X16_Y22_N9
\inst|porta_b|data_dir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(1));

-- Location: LCCOMB_X16_Y22_N8
\inst|porta_b|read_mux_out[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[1]~3_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\porta_b[1]~input_o\) # ((\inst|porta_b|data_dir\(1) & \inst|watchdog_timer|Equal2~2_combout\)))) # (!\inst|watchdog_timer|Equal2~3_combout\ & 
-- (((\inst|porta_b|data_dir\(1) & \inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \porta_b[1]~input_o\,
	datac => \inst|porta_b|data_dir\(1),
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|porta_b|read_mux_out[1]~3_combout\);

-- Location: FF_X17_Y22_N25
\inst|porta_b|irq_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|irq_mask\(1));

-- Location: LCCOMB_X17_Y22_N24
\inst|porta_b|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out~4_combout\ = (!\inst|cpu|W_alu_result\(4) & (!\inst|cpu|W_alu_result\(2) & (\inst|porta_b|irq_mask\(1) & \inst|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|porta_b|irq_mask\(1),
	datad => \inst|cpu|W_alu_result\(3),
	combout => \inst|porta_b|read_mux_out~4_combout\);

-- Location: LCCOMB_X16_Y22_N20
\inst|porta_b|read_mux_out[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|read_mux_out[1]~5_combout\ = (\inst|porta_b|read_mux_out[1]~3_combout\) # ((\inst|porta_b|read_mux_out~4_combout\) # ((\inst|porta_b|edge_capture\(1) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_b|edge_capture\(1),
	datab => \inst|porta_b|read_mux_out[1]~3_combout\,
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|porta_b|read_mux_out~4_combout\,
	combout => \inst|porta_b|read_mux_out[1]~5_combout\);

-- Location: FF_X16_Y22_N21
\inst|porta_b|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|read_mux_out[1]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|readdata\(1));

-- Location: FF_X15_Y14_N11
\inst|porta_b_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_b|readdata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X14_Y12_N26
\inst|porta_a|edge_capture_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture_wr_strobe~combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & (!\inst|porta_a_s1_translator|wait_latency_counter\(1) & (!\inst|porta_a_s1_translator|wait_latency_counter\(0) & \inst|porta_a|wr_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|porta_a_s1_translator|wait_latency_counter\(1),
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_a|wr_strobe~1_combout\,
	combout => \inst|porta_a|edge_capture_wr_strobe~combout\);

-- Location: IOIBUF_X1_Y29_N29
\porta_a[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => porta_a(1),
	o => \porta_a[1]~input_o\);

-- Location: LCCOMB_X14_Y22_N6
\inst|porta_a|d1_data_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d1_data_in[1]~feeder_combout\ = \porta_a[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \porta_a[1]~input_o\,
	combout => \inst|porta_a|d1_data_in[1]~feeder_combout\);

-- Location: FF_X14_Y22_N7
\inst|porta_a|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d1_data_in[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d1_data_in\(1));

-- Location: LCCOMB_X14_Y22_N16
\inst|porta_a|d2_data_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|d2_data_in[1]~feeder_combout\ = \inst|porta_a|d1_data_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|porta_a|d1_data_in\(1),
	combout => \inst|porta_a|d2_data_in[1]~feeder_combout\);

-- Location: FF_X14_Y22_N17
\inst|porta_a|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|d2_data_in[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|d2_data_in\(1));

-- Location: LCCOMB_X14_Y22_N14
\inst|porta_a|edge_capture~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|edge_capture~1_combout\ = (!\inst|porta_a|edge_capture_wr_strobe~combout\ & ((\inst|porta_a|edge_capture\(1)) # ((\inst|porta_a|d1_data_in\(1) & !\inst|porta_a|d2_data_in\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|d1_data_in\(1),
	datab => \inst|porta_a|edge_capture_wr_strobe~combout\,
	datac => \inst|porta_a|edge_capture\(1),
	datad => \inst|porta_a|d2_data_in\(1),
	combout => \inst|porta_a|edge_capture~1_combout\);

-- Location: FF_X14_Y22_N15
\inst|porta_a|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|edge_capture~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|edge_capture\(1));

-- Location: FF_X14_Y22_N21
\inst|porta_a|data_dir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(1));

-- Location: LCCOMB_X14_Y22_N20
\inst|porta_a|read_mux_out[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[1]~2_combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|porta_a|edge_capture\(1)) # ((\inst|porta_a|data_dir\(1) & \inst|watchdog_timer|Equal2~2_combout\)))) # (!\inst|watchdog_timer|Equal2~0_combout\ & 
-- (((\inst|porta_a|data_dir\(1) & \inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|porta_a|edge_capture\(1),
	datac => \inst|porta_a|data_dir\(1),
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|porta_a|read_mux_out[1]~2_combout\);

-- Location: LCCOMB_X14_Y22_N8
\inst|porta_a|read_mux_out[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|read_mux_out[1]~3_combout\ = (\inst|porta_a|read_mux_out[1]~2_combout\) # ((\porta_a[1]~input_o\ & \inst|watchdog_timer|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \porta_a[1]~input_o\,
	datac => \inst|watchdog_timer|Equal2~3_combout\,
	datad => \inst|porta_a|read_mux_out[1]~2_combout\,
	combout => \inst|porta_a|read_mux_out[1]~3_combout\);

-- Location: FF_X14_Y22_N9
\inst|porta_a|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|read_mux_out[1]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|readdata\(1));

-- Location: FF_X15_Y14_N21
\inst|porta_a_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|porta_a|readdata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X15_Y14_N10
\inst|rsp_xbar_mux_001|src_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~3_combout\ = (\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & ((\inst|porta_a_s1_translator|av_readdata_pre\(1)) # ((\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|porta_b_s1_translator|av_readdata_pre\(1))))) # (!\inst|porta_a_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|read_latency_shift_reg\(0) & (\inst|porta_b_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|porta_b_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|porta_b_s1_translator|av_readdata_pre\(1),
	datad => \inst|porta_a_s1_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~3_combout\);

-- Location: FF_X28_Y11_N1
\inst|uart|the_sopc_2_uart_rx|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|uart|the_sopc_2_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_rx|rx_data\(1));

-- Location: LCCOMB_X28_Y11_N0
\inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~3_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|uart|the_sopc_2_uart_rx|rx_data\(1)) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|uart|the_sopc_2_uart_regs|tx_data\(1))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|uart|the_sopc_2_uart_regs|tx_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|uart|the_sopc_2_uart_rx|rx_data\(1),
	datad => \inst|uart|the_sopc_2_uart_regs|tx_data\(1),
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~3_combout\);

-- Location: LCCOMB_X27_Y11_N10
\inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~5_combout\ = (\inst|uart|the_sopc_2_uart_regs|selected_read_data~4_combout\) # ((\inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~3_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(1) & 
-- \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_regs|selected_read_data~4_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|control_reg\(1),
	datac => \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~3_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~5_combout\);

-- Location: FF_X27_Y11_N11
\inst|uart|the_sopc_2_uart_regs|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data[1]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(1));

-- Location: FF_X22_Y14_N7
\inst|uart_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(1));

-- Location: FF_X22_Y16_N13
\inst|saida_c|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|saida_c|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c|data_out\(1));

-- Location: LCCOMB_X22_Y14_N20
\inst|saida_c|readdata[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|saida_c|readdata\(1) = (!\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(2) & \inst|saida_c|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|saida_c|data_out\(1),
	combout => \inst|saida_c|readdata\(1));

-- Location: FF_X22_Y14_N21
\inst|saida_c_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|saida_c|readdata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|saida_c_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X22_Y14_N6
\inst|rsp_xbar_mux_001|src_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~4_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst|uart_s1_translator|av_readdata_pre\(1)) # ((\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|saida_c_s1_translator|av_readdata_pre\(1))))) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|saida_c_s1_translator|read_latency_shift_reg\(0) & ((\inst|saida_c_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|saida_c_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(1),
	datad => \inst|saida_c_s1_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~4_combout\);

-- Location: LCCOMB_X22_Y14_N8
\inst|rsp_xbar_mux_001|src_data[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~5_combout\ = (\inst|rsp_xbar_mux_001|src_data[1]~3_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~4_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~2_combout\ & \inst|rsp_xbar_demux_002|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[1]~2_combout\,
	datab => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[1]~3_combout\,
	datad => \inst|rsp_xbar_mux_001|src_data[1]~4_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[1]~5_combout\);

-- Location: LCCOMB_X17_Y14_N8
\inst|cpu|av_ld_byte0_data_nxt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[1]~5_combout\ = (\inst|cpu|av_ld_rshift8~1_combout\ & ((\inst|rsp_xbar_mux_001|src_data[1]~10_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~5_combout\)))) # (!\inst|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst|cpu|av_ld_byte1_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[1]~10_combout\,
	datab => \inst|rsp_xbar_mux_001|src_data[1]~5_combout\,
	datac => \inst|cpu|av_ld_rshift8~1_combout\,
	datad => \inst|cpu|av_ld_byte1_data\(1),
	combout => \inst|cpu|av_ld_byte0_data_nxt[1]~5_combout\);

-- Location: FF_X17_Y14_N9
\inst|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[1]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X17_Y18_N22
\inst|cpu|W_ienable_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_ienable_reg[1]~feeder_combout\ = \inst|cpu|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_src1\(1),
	combout => \inst|cpu|W_ienable_reg[1]~feeder_combout\);

-- Location: FF_X17_Y18_N23
\inst|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_ienable_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X17_Y18_N26
\inst|cpu|E_control_rd_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_control_rd_data[1]~1_combout\ = (!\inst|cpu|W_control_rd_data[5]~0_combout\ & ((\inst|cpu|D_iw\(8) & (\inst|cpu|W_ipending_reg\(1))) # (!\inst|cpu|D_iw\(8) & ((\inst|cpu|W_ienable_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_ipending_reg\(1),
	datab => \inst|cpu|W_control_rd_data[5]~0_combout\,
	datac => \inst|cpu|W_ienable_reg\(1),
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|E_control_rd_data[1]~1_combout\);

-- Location: FF_X17_Y18_N27
\inst|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_control_rd_data[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X17_Y14_N10
\inst|cpu|W_rf_wr_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[1]~3_combout\ = (\inst|cpu|R_ctrl_rdctl_inst~q\ & ((\inst|cpu|W_control_rd_data\(1)))) # (!\inst|cpu|R_ctrl_rdctl_inst~q\ & (\inst|cpu|W_alu_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(1),
	datab => \inst|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst|cpu|W_control_rd_data\(1),
	combout => \inst|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X17_Y14_N12
\inst|cpu|W_rf_wr_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[1]~4_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte0_data\(1))))) # (!\inst|cpu|R_ctrl_ld~q\ & (!\inst|cpu|R_ctrl_br_cmp~q\ & ((\inst|cpu|W_rf_wr_data[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datab => \inst|cpu|R_ctrl_ld~q\,
	datac => \inst|cpu|av_ld_byte0_data\(1),
	datad => \inst|cpu|W_rf_wr_data[1]~3_combout\,
	combout => \inst|cpu|W_rf_wr_data[1]~4_combout\);

-- Location: FF_X26_Y17_N11
\inst|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(1));

-- Location: LCCOMB_X20_Y10_N4
\inst|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X19_Y10_N18
\inst|jtag_uart|ien_AF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ien_AF~0_combout\ = (\inst|cmd_xbar_mux_001|src_data\(38) & (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|cpu_data_master_translator|uav_write~0_combout\ & \inst|jtag_uart|always2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(38),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst|jtag_uart|always2~3_combout\,
	combout => \inst|jtag_uart|ien_AF~0_combout\);

-- Location: FF_X20_Y10_N5
\inst|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X17_Y8_N8
\inst|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan0~1_combout\ = (!\inst|jtag_uart|LessThan0~0_combout\ & (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|LessThan0~0_combout\,
	datab => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X17_Y8_N9
\inst|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|LessThan0~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_AE~q\);

-- Location: LCCOMB_X20_Y10_N22
\inst|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata\(9) = (\inst|jtag_uart|ien_AE~q\ & \inst|jtag_uart|fifo_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|ien_AE~q\,
	datad => \inst|jtag_uart|fifo_AE~q\,
	combout => \inst|jtag_uart|av_readdata\(9));

-- Location: FF_X20_Y10_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata\(9),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X21_Y14_N26
\inst|cpu|F_iw[9]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[9]~72_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[9]~71_combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & \inst|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[9]~71_combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[9]~72_combout\);

-- Location: FF_X21_Y14_N27
\inst|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[9]~72_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(9));

-- Location: LCCOMB_X14_Y17_N0
\inst|cpu|E_src1[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[5]~15_combout\ = (\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\inst|cpu|R_src1~32_combout\ & (\inst|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|D_iw\(9),
	datad => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|cpu|E_src1[5]~15_combout\);

-- Location: FF_X14_Y17_N1
\inst|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[5]~15_combout\,
	asdata => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(5));

-- Location: LCCOMB_X14_Y17_N10
\inst|cpu|E_arith_result[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[5]~1_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~10_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Add1~10_combout\,
	datac => \inst|cpu|E_alu_sub~q\,
	datad => \inst|cpu|Add2~10_combout\,
	combout => \inst|cpu|E_arith_result[5]~1_combout\);

-- Location: LCCOMB_X15_Y16_N22
\inst|cpu|W_alu_result[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[5]~15_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[5]~15_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_arith_result[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[5]~15_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|E_arith_result[5]~1_combout\,
	combout => \inst|cpu|W_alu_result[5]~15_combout\);

-- Location: FF_X15_Y16_N23
\inst|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[5]~15_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(5),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(5));

-- Location: LCCOMB_X20_Y19_N24
\inst|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(41) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|W_alu_result\(5)) # ((\inst|cpu|F_pc\(3) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (((\inst|cpu|F_pc\(3) & 
-- \inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cpu|W_alu_result\(5),
	datac => \inst|cpu|F_pc\(3),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(41));

-- Location: FF_X20_Y19_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X20_Y19_N14
\inst|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(40) = (\inst|cpu|W_alu_result\(4) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # ((\inst|cpu|F_pc\(2) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cpu|W_alu_result\(4) & (((\inst|cpu|F_pc\(2) & 
-- \inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|F_pc\(2),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(40));

-- Location: FF_X20_Y19_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X20_Y19_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(4) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(3) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(2) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(4),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(3),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(2),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y21_N24
\inst|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(38) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|W_alu_result\(2)) # ((\inst|cpu|F_pc\(0) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (\inst|cpu|F_pc\(0) & 
-- (\inst|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cpu|F_pc\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|cmd_xbar_mux|src_data\(38));

-- Location: FF_X19_Y21_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X21_Y18_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X19_Y17_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~11_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31))))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X19_Y17_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(26));

-- Location: FF_X19_Y17_N11
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(26),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X19_Y17_N20
\inst|cpu|F_iw[26]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[26]~33_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst|cpu|F_iw[26]~33_combout\);

-- Location: LCCOMB_X19_Y17_N24
\inst|cpu|F_iw[26]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[26]~34_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[26]~33_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~3_combout\,
	datab => \inst|cpu|F_iw[26]~33_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	combout => \inst|cpu|F_iw[26]~34_combout\);

-- Location: FF_X19_Y17_N25
\inst|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[26]~34_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(26));

-- Location: LCCOMB_X20_Y20_N0
\inst|cpu|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[24]~0_combout\ = (\inst|cpu|Equal133~0_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\inst|cpu|Equal133~0_combout\ & 
-- ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst|cpu|Equal133~0_combout\,
	combout => \inst|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X20_Y20_N1
\inst|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[24]~0_combout\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(24));

-- Location: LCCOMB_X20_Y20_N16
\inst|cmd_xbar_mux_002|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~5_combout\ = (\inst|cpu|d_writedata\(24) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(24),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~5_combout\);

-- Location: M9K_X25_Y22_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N24
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a24~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\);

-- Location: LCCOMB_X21_Y20_N22
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~9_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8))))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X21_Y20_N23
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(24));

-- Location: FF_X20_Y16_N23
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(24),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X20_Y16_N6
\inst|cpu|F_iw[24]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[24]~100_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[24]~100_combout\);

-- Location: LCCOMB_X20_Y16_N2
\inst|cpu|F_iw[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[24]~30_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[24]~100_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|cpu|F_iw[24]~100_combout\,
	combout => \inst|cpu|F_iw[24]~30_combout\);

-- Location: FF_X20_Y16_N3
\inst|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[24]~30_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(24));

-- Location: LCCOMB_X20_Y20_N14
\inst|cpu|E_st_data[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[23]~1_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu|E_st_data[23]~1_combout\);

-- Location: FF_X20_Y20_N15
\inst|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[23]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(23));

-- Location: LCCOMB_X23_Y20_N26
\inst|cmd_xbar_mux_002|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~4_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datad => \inst|cpu|d_writedata\(23),
	combout => \inst|cmd_xbar_mux_002|src_payload~4_combout\);

-- Location: M9K_X25_Y12_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y14_N16
\inst|cpu|F_iw[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[23]~28_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a55\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a55\,
	combout => \inst|cpu|F_iw[23]~28_combout\);

-- Location: LCCOMB_X20_Y16_N20
\inst|cpu|F_iw[23]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[23]~99_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|F_iw[23]~99_combout\);

-- Location: LCCOMB_X19_Y17_N22
\inst|cpu|F_iw[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[23]~29_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[23]~99_combout\) # ((\inst|cpu|F_iw[23]~28_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~3_combout\,
	datab => \inst|cpu|F_iw[23]~28_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|cpu|F_iw[23]~99_combout\,
	combout => \inst|cpu|F_iw[23]~29_combout\);

-- Location: FF_X19_Y17_N23
\inst|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[23]~29_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(23));

-- Location: LCCOMB_X15_Y18_N26
\inst|cpu|R_src2_lo[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[2]~1_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(8))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(8),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[2]~1_combout\);

-- Location: FF_X15_Y18_N27
\inst|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[2]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(2));

-- Location: FF_X14_Y15_N15
\inst|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \inst|cpu|E_src2\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X14_Y15_N16
\inst|cpu|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_cnt[3]~11_combout\ = (\inst|cpu|E_shift_rot_cnt\(3) & (\inst|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\inst|cpu|E_shift_rot_cnt\(3) & (!\inst|cpu|E_shift_rot_cnt[2]~10\))
-- \inst|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\inst|cpu|E_shift_rot_cnt\(3) & !\inst|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst|cpu|E_shift_rot_cnt[2]~10\,
	combout => \inst|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \inst|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X14_Y15_N17
\inst|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \inst|cpu|E_src2\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X14_Y15_N18
\inst|cpu|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_shift_rot_cnt[4]~13_combout\ = \inst|cpu|E_shift_rot_cnt\(4) $ (\inst|cpu|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_shift_rot_cnt\(4),
	cin => \inst|cpu|E_shift_rot_cnt[3]~12\,
	combout => \inst|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X14_Y15_N19
\inst|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \inst|cpu|E_src2\(4),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X14_Y15_N2
\inst|cpu|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_stall~0_combout\ = (\inst|cpu|R_ctrl_shift_rot~q\ & \inst|cpu|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_shift_rot~q\,
	datad => \inst|cpu|E_valid~q\,
	combout => \inst|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X14_Y15_N28
\inst|cpu|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_stall~2_combout\ = (\inst|cpu|E_stall~0_combout\ & ((\inst|cpu|E_stall~1_combout\) # ((\inst|cpu|E_shift_rot_cnt\(3)) # (\inst|cpu|E_shift_rot_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_stall~1_combout\,
	datab => \inst|cpu|E_shift_rot_cnt\(3),
	datac => \inst|cpu|E_shift_rot_cnt\(4),
	datad => \inst|cpu|E_stall~0_combout\,
	combout => \inst|cpu|E_stall~2_combout\);

-- Location: FF_X17_Y15_N1
\inst|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X17_Y15_N0
\inst|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\inst|cpu|av_ld_waiting_for_data~q\ & (((\inst|cpu|av_ld_getting_data~10_combout\)))) # (!\inst|cpu|av_ld_waiting_for_data~q\ & (\inst|cpu|R_ctrl_ld~q\ & ((\inst|cpu|E_new_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|av_ld_getting_data~10_combout\,
	datac => \inst|cpu|av_ld_waiting_for_data~q\,
	datad => \inst|cpu|E_new_inst~q\,
	combout => \inst|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X17_Y15_N10
\inst|cpu|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_stall~3_combout\ = (\inst|cpu|E_valid~q\ & ((\inst|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((\inst|cpu|av_ld_aligning_data_nxt~2_combout\ & !\inst|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data_nxt~2_combout\,
	datab => \inst|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|E_valid~q\,
	combout => \inst|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X17_Y15_N4
\inst|cpu|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_stall~4_combout\ = (\inst|cpu|E_stall~2_combout\) # ((\inst|cpu|R_ctrl_ld~q\ & ((\inst|cpu|E_new_inst~q\) # (\inst|cpu|E_stall~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_new_inst~q\,
	datab => \inst|cpu|E_stall~2_combout\,
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|E_stall~3_combout\,
	combout => \inst|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X17_Y15_N12
\inst|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_st~0_combout\ = (\inst|cpu|D_iw\(2) & (!\inst|cpu|D_iw\(1) & \inst|cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(2),
	datac => \inst|cpu|D_iw\(1),
	datad => \inst|cpu|D_iw\(0),
	combout => \inst|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X17_Y15_N13
\inst|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_st~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X17_Y15_N28
\inst|cpu|E_valid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_valid~3_combout\ = (\inst|cpu|R_valid~q\) # ((\inst|cpu|E_new_inst~q\ & \inst|cpu|R_ctrl_st~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_new_inst~q\,
	datac => \inst|cpu|R_valid~q\,
	datad => \inst|cpu|R_ctrl_st~q\,
	combout => \inst|cpu|E_valid~3_combout\);

-- Location: LCCOMB_X17_Y15_N2
\inst|cpu|E_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_valid~2_combout\ = (\inst|cpu|E_stall~4_combout\) # ((\inst|cpu|E_valid~3_combout\) # ((\inst|cpu_data_master_translator|av_waitrequest~3_combout\ & \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|av_waitrequest~3_combout\,
	datab => \inst|cpu|E_stall~4_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datad => \inst|cpu|E_valid~3_combout\,
	combout => \inst|cpu|E_valid~2_combout\);

-- Location: FF_X17_Y15_N3
\inst|cpu|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_valid~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_valid~q\);

-- Location: LCCOMB_X17_Y15_N14
\inst|cpu|W_valid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_valid~3_combout\ = (\inst|cpu|E_valid~q\ & ((!\inst|cpu|E_new_inst~q\) # (!\inst|cpu|R_ctrl_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_st~q\,
	datab => \inst|cpu|E_valid~q\,
	datad => \inst|cpu|E_new_inst~q\,
	combout => \inst|cpu|W_valid~3_combout\);

-- Location: LCCOMB_X17_Y15_N16
\inst|cpu|W_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_valid~2_combout\ = (\inst|cpu|W_valid~3_combout\ & (!\inst|cpu|E_stall~4_combout\ & ((!\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\) # (!\inst|cpu_data_master_translator|av_waitrequest~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|av_waitrequest~3_combout\,
	datab => \inst|cpu|W_valid~3_combout\,
	datac => \inst|cpu|E_stall~4_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|cpu|W_valid~2_combout\);

-- Location: FF_X17_Y15_N17
\inst|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_valid~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_valid~q\);

-- Location: LCCOMB_X19_Y13_N20
\inst|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|i_read_nxt~0_combout\ = (!\inst|cpu|W_valid~q\ & ((\inst|cpu|i_read~q\) # (\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_valid~q\,
	datac => \inst|cpu|i_read~q\,
	datad => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	combout => \inst|cpu|i_read_nxt~0_combout\);

-- Location: FF_X19_Y13_N21
\inst|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|i_read_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_read~q\);

-- Location: LCCOMB_X19_Y13_N12
\inst|cmd_xbar_mux|src_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_valid~2_combout\ = (!\inst|cpu_instruction_master_translator|read_accepted~q\ & (!\inst|addr_router|Equal1~1_combout\ & !\inst|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_instruction_master_translator|read_accepted~q\,
	datac => \inst|addr_router|Equal1~1_combout\,
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cmd_xbar_mux|src_valid~2_combout\);

-- Location: LCCOMB_X15_Y13_N16
\inst|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst|cmd_xbar_demux_001|src0_valid~1_combout\ & ((\inst|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux|arb|top_priority_reg\(0) & !\inst|cmd_xbar_mux|src_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_mux|src_valid~2_combout\,
	datac => \inst|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst|cmd_xbar_demux_001|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X15_Y13_N17
\inst|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X17_Y10_N0
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (!\inst|cpu_data_master_translator|write_accepted~q\ & \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu_data_master_translator|write_accepted~q\,
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X17_Y10_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|write~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & 
-- (\inst|cmd_xbar_mux|WideOr1~combout\ & ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~0_combout\);

-- Location: FF_X17_Y10_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X17_Y10_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|read~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\)))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\ & 
-- (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X17_Y10_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X21_Y18_N28
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~0_combout\ = ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X21_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~0_combout\) # ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\ & 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|write~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|read~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X21_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X17_Y10_N16
\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\ & 
-- (\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X17_Y10_N17
\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X20_Y17_N8
\inst|cpu|F_iw[27]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[27]~104_combout\ = (\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \inst|cpu|F_iw[27]~104_combout\);

-- Location: LCCOMB_X20_Y17_N20
\inst|memoria|the_altsyncram|auto_generated|mux2|result_node[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a59\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a27~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a59\,
	combout => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\);

-- Location: LCCOMB_X20_Y17_N24
\inst|cpu|F_iw[27]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[27]~91_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[27]~104_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|cpu|F_iw[27]~104_combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\,
	combout => \inst|cpu|F_iw[27]~91_combout\);

-- Location: FF_X20_Y17_N25
\inst|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[27]~91_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(27));

-- Location: LCCOMB_X14_Y17_N12
\inst|cpu|E_src1[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[4]~0_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src1~32_combout\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|E_src1[4]~0_combout\);

-- Location: FF_X14_Y17_N13
\inst|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[4]~0_combout\,
	asdata => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(4));

-- Location: LCCOMB_X12_Y17_N10
\inst|cpu|F_pc[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[2]~9_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~8_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~8_combout\,
	datab => \inst|cpu|Add2~8_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[2]~9_combout\);

-- Location: FF_X12_Y17_N11
\inst|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[2]~9_combout\,
	asdata => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(2));

-- Location: LCCOMB_X17_Y13_N18
\inst|cmd_xbar_mux_001|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_valid~0_combout\ = (\inst|addr_router|Equal2~2_combout\ & (!\inst|cpu|F_pc\(2) & (\inst|cpu_instruction_master_translator|uav_read~combout\ & \inst|cpu|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal2~2_combout\,
	datab => \inst|cpu|F_pc\(2),
	datac => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datad => \inst|cpu|F_pc\(1),
	combout => \inst|cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X20_Y9_N16
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux_001|src_valid~0_combout\) # ((\inst|addr_router_001|Equal14~1_combout\ & ((\inst|cpu_data_master_translator|uav_write~0_combout\) # 
-- (\inst|cpu_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal14~1_combout\,
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst|cmd_xbar_mux_001|src_valid~0_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: LCCOMB_X20_Y9_N12
\inst|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X20_Y9_N13
\inst|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X20_Y9_N20
\inst|cmd_xbar_mux_001|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|always6~0_combout\ = (!\inst|cmd_xbar_mux_001|src_valid~1_combout\ & (!\inst|cmd_xbar_mux_001|packet_in_progress~q\ & ((!\inst|cmd_xbar_mux_001|src_valid~0_combout\) # (!\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_valid~1_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cmd_xbar_mux_001|src_valid~0_combout\,
	datad => \inst|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst|cmd_xbar_mux_001|always6~0_combout\);

-- Location: LCCOMB_X20_Y9_N14
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = (\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ & ((\inst|cmd_xbar_mux_001|always6~0_combout\) # ((\inst|cmd_xbar_mux_001|update_grant~0_combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	datab => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	datad => \inst|cmd_xbar_mux_001|always6~0_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X21_Y9_N3
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X20_Y9_N28
\inst|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\inst|cmd_xbar_mux_001|src_valid~0_combout\ & (((\inst|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\inst|cmd_xbar_demux_001|src1_valid~0_combout\)) # (!\inst|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \inst|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: LCCOMB_X21_Y9_N16
\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: FF_X21_Y9_N17
\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X20_Y9_N8
\inst|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\inst|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\inst|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux_001|src_valid~0_combout\ & !\inst|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \inst|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X20_Y9_N9
\inst|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X19_Y10_N20
\inst|cmd_xbar_mux_001|src_data[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(57) = (\inst|cpu_instruction_master_translator|uav_read~combout\ & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu_data_master_translator|uav_read~0_combout\)))) # 
-- (!\inst|cpu_instruction_master_translator|uav_read~combout\ & (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|cpu_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(57));

-- Location: LCCOMB_X19_Y10_N26
\inst|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_rd~0_combout\ = (!\inst|cmd_xbar_mux_001|src_data\(38) & (\inst|cmd_xbar_mux_001|src_data\(57) & \inst|jtag_uart|always2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|src_data\(38),
	datab => \inst|cmd_xbar_mux_001|src_data\(57),
	datad => \inst|jtag_uart|always2~3_combout\,
	combout => \inst|jtag_uart|fifo_rd~0_combout\);

-- Location: FF_X19_Y10_N27
\inst|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|fifo_rd~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|read_0~q\);

-- Location: LCCOMB_X20_Y10_N26
\inst|jtag_uart|av_readdata[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[2]~3_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst|jtag_uart|av_readdata[2]~3_combout\);

-- Location: FF_X20_Y10_N27
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[2]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X21_Y14_N0
\inst|cpu|F_iw[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[2]~44_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[2]~43_combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2) & \inst|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[2]~43_combout\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[2]~44_combout\);

-- Location: FF_X21_Y14_N1
\inst|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[2]~44_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(2));

-- Location: LCCOMB_X15_Y19_N8
\inst|cpu|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~11_combout\ = (\inst|cpu|Equal2~3_combout\ & (\inst|cpu|D_iw\(5) & \inst|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~3_combout\,
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|Equal2~11_combout\);

-- Location: LCCOMB_X17_Y19_N30
\inst|cpu|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[1]~0_combout\ = (\inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # ((\inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst|cpu|Equal2~11_combout\) # (!\inst|cpu|D_ctrl_exception~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst|cpu|Equal2~11_combout\,
	datad => \inst|cpu|D_ctrl_exception~1_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X14_Y20_N18
\inst|cpu|D_dst_regnum[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[4]~1_combout\ = (\inst|cpu|D_dst_regnum[1]~0_combout\) # ((\inst|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu|D_iw\(26)))) # (!\inst|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datad => \inst|cpu|D_iw\(26),
	combout => \inst|cpu|D_dst_regnum[4]~1_combout\);

-- Location: FF_X14_Y20_N19
\inst|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[4]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X15_Y18_N0
\inst|cpu|R_src2_lo[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_lo[13]~12_combout\ = (!\inst|cpu|R_src2_lo~0_combout\ & ((\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(19))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(19),
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|cpu|R_src2_lo~0_combout\,
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|R_src2_lo[13]~12_combout\);

-- Location: FF_X15_Y18_N1
\inst|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_lo[13]~12_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(13));

-- Location: LCCOMB_X15_Y15_N4
\inst|cpu|W_alu_result[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[13]~7_combout\ = (\inst|cpu|W_alu_result[13]~25_combout\ & ((\inst|cpu|Add2~26_combout\) # ((\inst|cpu|R_ctrl_logic~q\)))) # (!\inst|cpu|W_alu_result[13]~25_combout\ & (((!\inst|cpu|R_ctrl_logic~q\ & \inst|cpu|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result[13]~25_combout\,
	datab => \inst|cpu|Add2~26_combout\,
	datac => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|Add1~26_combout\,
	combout => \inst|cpu|W_alu_result[13]~7_combout\);

-- Location: LCCOMB_X15_Y15_N6
\inst|cpu|W_alu_result[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[13]~feeder_combout\ = \inst|cpu|W_alu_result[13]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result[13]~7_combout\,
	combout => \inst|cpu|W_alu_result[13]~feeder_combout\);

-- Location: FF_X15_Y15_N7
\inst|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[13]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(13),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(13));

-- Location: LCCOMB_X15_Y12_N16
\inst|addr_router_001|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~3_combout\ = (\inst|addr_router_001|Equal2~2_combout\ & (\inst|addr_router_001|Equal1~0_combout\ & (!\inst|cpu|W_alu_result\(13) & \inst|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~2_combout\,
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|cpu|W_alu_result\(13),
	datad => \inst|addr_router_001|Equal2~1_combout\,
	combout => \inst|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X16_Y13_N16
\inst|watchdog_timer|period_l_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|period_l_wr_strobe~0_combout\ = (!\inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cpu_data_master_translator|uav_write~0_combout\ & (\inst|addr_router_001|Equal2~3_combout\ & 
-- \inst|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|addr_router_001|Equal2~0_combout\,
	combout => \inst|watchdog_timer|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X16_Y13_N14
\inst|watchdog_timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|wait_latency_counter~2_combout\ = (\inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst|watchdog_timer_s1_translator|wait_latency_counter\(0) & 
-- ((\inst|watchdog_timer_s1_translator|wait_latency_counter\(1)) # (!\inst|watchdog_timer|period_l_wr_strobe~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst|watchdog_timer|period_l_wr_strobe~0_combout\,
	datac => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0),
	datad => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|watchdog_timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X16_Y13_N15
\inst|watchdog_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X16_Y13_N28
\inst|watchdog_timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer_s1_translator|wait_latency_counter~3_combout\ = (\inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\ & ((\inst|watchdog_timer_s1_translator|wait_latency_counter\(0) & 
-- (!\inst|watchdog_timer_s1_translator|wait_latency_counter\(1) & \inst|watchdog_timer|period_l_wr_strobe~0_combout\)) # (!\inst|watchdog_timer_s1_translator|wait_latency_counter\(0) & (\inst|watchdog_timer_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0),
	datac => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|watchdog_timer|period_l_wr_strobe~0_combout\,
	combout => \inst|watchdog_timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X16_Y13_N29
\inst|watchdog_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X17_Y17_N12
\inst|watchdog_timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|force_reload~0_combout\ = (\inst|watchdog_timer|period_l_wr_strobe~0_combout\ & (!\inst|watchdog_timer_s1_translator|wait_latency_counter\(1) & (\inst|addr_router_001|Equal14~0_combout\ & 
-- !\inst|watchdog_timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|period_l_wr_strobe~0_combout\,
	datab => \inst|watchdog_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|addr_router_001|Equal14~0_combout\,
	datad => \inst|watchdog_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|watchdog_timer|force_reload~0_combout\);

-- Location: FF_X17_Y17_N13
\inst|watchdog_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|force_reload~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|force_reload~q\);

-- Location: LCCOMB_X17_Y17_N24
\inst|watchdog_timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|counter_is_running~0_combout\ = (\inst|watchdog_timer|counter_is_running~q\) # ((\inst|watchdog_timer|period_l_wr_strobe~1_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & \inst|cpu|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|period_l_wr_strobe~1_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|watchdog_timer|counter_is_running~q\,
	datad => \inst|cpu|d_writedata\(2),
	combout => \inst|watchdog_timer|counter_is_running~0_combout\);

-- Location: FF_X17_Y17_N25
\inst|watchdog_timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|counter_is_running~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|counter_is_running~q\);

-- Location: LCCOMB_X17_Y17_N18
\inst|watchdog_timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|always0~1_combout\ = (\inst|watchdog_timer|force_reload~q\) # (\inst|watchdog_timer|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|watchdog_timer|force_reload~q\,
	datad => \inst|watchdog_timer|counter_is_running~q\,
	combout => \inst|watchdog_timer|always0~1_combout\);

-- Location: FF_X16_Y21_N13
\inst|watchdog_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[1]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(1));

-- Location: LCCOMB_X16_Y21_N8
\inst|watchdog_timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~0_combout\ = (\inst|watchdog_timer|internal_counter\(0) & (\inst|watchdog_timer|internal_counter\(3) & (\inst|watchdog_timer|internal_counter\(2) & \inst|watchdog_timer|internal_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(0),
	datab => \inst|watchdog_timer|internal_counter\(3),
	datac => \inst|watchdog_timer|internal_counter\(2),
	datad => \inst|watchdog_timer|internal_counter\(1),
	combout => \inst|watchdog_timer|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y21_N30
\inst|watchdog_timer|internal_counter[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[10]~43_combout\ = (\inst|watchdog_timer|internal_counter\(10) & ((GND) # (!\inst|watchdog_timer|internal_counter[9]~42\))) # (!\inst|watchdog_timer|internal_counter\(10) & (\inst|watchdog_timer|internal_counter[9]~42\ 
-- $ (GND)))
-- \inst|watchdog_timer|internal_counter[10]~44\ = CARRY((\inst|watchdog_timer|internal_counter\(10)) # (!\inst|watchdog_timer|internal_counter[9]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(10),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[9]~42\,
	combout => \inst|watchdog_timer|internal_counter[10]~43_combout\,
	cout => \inst|watchdog_timer|internal_counter[10]~44\);

-- Location: FF_X16_Y21_N31
\inst|watchdog_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[10]~43_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(10));

-- Location: LCCOMB_X16_Y21_N4
\inst|watchdog_timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~2_combout\ = (\inst|watchdog_timer|internal_counter\(8) & (\inst|watchdog_timer|internal_counter\(11) & (!\inst|watchdog_timer|internal_counter\(10) & \inst|watchdog_timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(8),
	datab => \inst|watchdog_timer|internal_counter\(11),
	datac => \inst|watchdog_timer|internal_counter\(10),
	datad => \inst|watchdog_timer|internal_counter\(9),
	combout => \inst|watchdog_timer|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y21_N22
\inst|watchdog_timer|internal_counter[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[6]~35_combout\ = (\inst|watchdog_timer|internal_counter\(6) & ((GND) # (!\inst|watchdog_timer|internal_counter[5]~34\))) # (!\inst|watchdog_timer|internal_counter\(6) & (\inst|watchdog_timer|internal_counter[5]~34\ $ 
-- (GND)))
-- \inst|watchdog_timer|internal_counter[6]~36\ = CARRY((\inst|watchdog_timer|internal_counter\(6)) # (!\inst|watchdog_timer|internal_counter[5]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(6),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[5]~34\,
	combout => \inst|watchdog_timer|internal_counter[6]~35_combout\,
	cout => \inst|watchdog_timer|internal_counter[6]~36\);

-- Location: FF_X16_Y21_N23
\inst|watchdog_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[6]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(6));

-- Location: LCCOMB_X16_Y21_N2
\inst|watchdog_timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~1_combout\ = (!\inst|watchdog_timer|internal_counter\(7) & (\inst|watchdog_timer|internal_counter\(4) & (!\inst|watchdog_timer|internal_counter\(6) & \inst|watchdog_timer|internal_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(7),
	datab => \inst|watchdog_timer|internal_counter\(4),
	datac => \inst|watchdog_timer|internal_counter\(6),
	datad => \inst|watchdog_timer|internal_counter\(5),
	combout => \inst|watchdog_timer|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y21_N6
\inst|watchdog_timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~4_combout\ = (\inst|watchdog_timer|Equal0~3_combout\ & (\inst|watchdog_timer|Equal0~0_combout\ & (\inst|watchdog_timer|Equal0~2_combout\ & \inst|watchdog_timer|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal0~3_combout\,
	datab => \inst|watchdog_timer|Equal0~0_combout\,
	datac => \inst|watchdog_timer|Equal0~2_combout\,
	datad => \inst|watchdog_timer|Equal0~1_combout\,
	combout => \inst|watchdog_timer|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y17_N22
\inst|watchdog_timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|always0~0_combout\ = (\inst|watchdog_timer|force_reload~q\) # ((\inst|watchdog_timer|Equal0~6_combout\ & (\inst|watchdog_timer|Equal0~4_combout\ & \inst|watchdog_timer|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal0~6_combout\,
	datab => \inst|watchdog_timer|Equal0~4_combout\,
	datac => \inst|watchdog_timer|force_reload~q\,
	datad => \inst|watchdog_timer|Equal0~5_combout\,
	combout => \inst|watchdog_timer|always0~0_combout\);

-- Location: FF_X16_Y21_N15
\inst|watchdog_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[2]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(2));

-- Location: LCCOMB_X16_Y21_N16
\inst|watchdog_timer|internal_counter[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[3]~29_combout\ = (\inst|watchdog_timer|internal_counter\(3) & (\inst|watchdog_timer|internal_counter[2]~28\ $ (GND))) # (!\inst|watchdog_timer|internal_counter\(3) & (!\inst|watchdog_timer|internal_counter[2]~28\ & 
-- VCC))
-- \inst|watchdog_timer|internal_counter[3]~30\ = CARRY((\inst|watchdog_timer|internal_counter\(3) & !\inst|watchdog_timer|internal_counter[2]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(3),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[2]~28\,
	combout => \inst|watchdog_timer|internal_counter[3]~29_combout\,
	cout => \inst|watchdog_timer|internal_counter[3]~30\);

-- Location: FF_X16_Y21_N17
\inst|watchdog_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[3]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(3));

-- Location: LCCOMB_X16_Y21_N18
\inst|watchdog_timer|internal_counter[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[4]~31_combout\ = (\inst|watchdog_timer|internal_counter\(4) & (!\inst|watchdog_timer|internal_counter[3]~30\)) # (!\inst|watchdog_timer|internal_counter\(4) & ((\inst|watchdog_timer|internal_counter[3]~30\) # (GND)))
-- \inst|watchdog_timer|internal_counter[4]~32\ = CARRY((!\inst|watchdog_timer|internal_counter[3]~30\) # (!\inst|watchdog_timer|internal_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(4),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[3]~30\,
	combout => \inst|watchdog_timer|internal_counter[4]~31_combout\,
	cout => \inst|watchdog_timer|internal_counter[4]~32\);

-- Location: FF_X16_Y21_N19
\inst|watchdog_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[4]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(4));

-- Location: LCCOMB_X16_Y21_N20
\inst|watchdog_timer|internal_counter[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[5]~33_combout\ = (\inst|watchdog_timer|internal_counter\(5) & (\inst|watchdog_timer|internal_counter[4]~32\ $ (GND))) # (!\inst|watchdog_timer|internal_counter\(5) & (!\inst|watchdog_timer|internal_counter[4]~32\ & 
-- VCC))
-- \inst|watchdog_timer|internal_counter[5]~34\ = CARRY((\inst|watchdog_timer|internal_counter\(5) & !\inst|watchdog_timer|internal_counter[4]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(5),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[4]~32\,
	combout => \inst|watchdog_timer|internal_counter[5]~33_combout\,
	cout => \inst|watchdog_timer|internal_counter[5]~34\);

-- Location: FF_X16_Y21_N21
\inst|watchdog_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[5]~33_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(5));

-- Location: LCCOMB_X16_Y21_N24
\inst|watchdog_timer|internal_counter[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[7]~37_combout\ = (\inst|watchdog_timer|internal_counter\(7) & (\inst|watchdog_timer|internal_counter[6]~36\ & VCC)) # (!\inst|watchdog_timer|internal_counter\(7) & (!\inst|watchdog_timer|internal_counter[6]~36\))
-- \inst|watchdog_timer|internal_counter[7]~38\ = CARRY((!\inst|watchdog_timer|internal_counter\(7) & !\inst|watchdog_timer|internal_counter[6]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(7),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[6]~36\,
	combout => \inst|watchdog_timer|internal_counter[7]~37_combout\,
	cout => \inst|watchdog_timer|internal_counter[7]~38\);

-- Location: FF_X16_Y21_N25
\inst|watchdog_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[7]~37_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(7));

-- Location: LCCOMB_X16_Y21_N28
\inst|watchdog_timer|internal_counter[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[9]~41_combout\ = (\inst|watchdog_timer|internal_counter\(9) & (\inst|watchdog_timer|internal_counter[8]~40\ $ (GND))) # (!\inst|watchdog_timer|internal_counter\(9) & (!\inst|watchdog_timer|internal_counter[8]~40\ & 
-- VCC))
-- \inst|watchdog_timer|internal_counter[9]~42\ = CARRY((\inst|watchdog_timer|internal_counter\(9) & !\inst|watchdog_timer|internal_counter[8]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(9),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[8]~40\,
	combout => \inst|watchdog_timer|internal_counter[9]~41_combout\,
	cout => \inst|watchdog_timer|internal_counter[9]~42\);

-- Location: FF_X16_Y21_N29
\inst|watchdog_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[9]~41_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(9));

-- Location: LCCOMB_X16_Y20_N0
\inst|watchdog_timer|internal_counter[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[11]~45_combout\ = (\inst|watchdog_timer|internal_counter\(11) & (\inst|watchdog_timer|internal_counter[10]~44\ $ (GND))) # (!\inst|watchdog_timer|internal_counter\(11) & (!\inst|watchdog_timer|internal_counter[10]~44\ 
-- & VCC))
-- \inst|watchdog_timer|internal_counter[11]~46\ = CARRY((\inst|watchdog_timer|internal_counter\(11) & !\inst|watchdog_timer|internal_counter[10]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(11),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[10]~44\,
	combout => \inst|watchdog_timer|internal_counter[11]~45_combout\,
	cout => \inst|watchdog_timer|internal_counter[11]~46\);

-- Location: FF_X16_Y20_N1
\inst|watchdog_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[11]~45_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(11));

-- Location: LCCOMB_X16_Y20_N2
\inst|watchdog_timer|internal_counter[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[12]~47_combout\ = (\inst|watchdog_timer|internal_counter\(12) & ((GND) # (!\inst|watchdog_timer|internal_counter[11]~46\))) # (!\inst|watchdog_timer|internal_counter\(12) & 
-- (\inst|watchdog_timer|internal_counter[11]~46\ $ (GND)))
-- \inst|watchdog_timer|internal_counter[12]~48\ = CARRY((\inst|watchdog_timer|internal_counter\(12)) # (!\inst|watchdog_timer|internal_counter[11]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(12),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[11]~46\,
	combout => \inst|watchdog_timer|internal_counter[12]~47_combout\,
	cout => \inst|watchdog_timer|internal_counter[12]~48\);

-- Location: FF_X16_Y20_N3
\inst|watchdog_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[12]~47_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(12));

-- Location: LCCOMB_X16_Y20_N4
\inst|watchdog_timer|internal_counter[13]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[13]~49_combout\ = (\inst|watchdog_timer|internal_counter\(13) & (\inst|watchdog_timer|internal_counter[12]~48\ & VCC)) # (!\inst|watchdog_timer|internal_counter\(13) & (!\inst|watchdog_timer|internal_counter[12]~48\))
-- \inst|watchdog_timer|internal_counter[13]~50\ = CARRY((!\inst|watchdog_timer|internal_counter\(13) & !\inst|watchdog_timer|internal_counter[12]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(13),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[12]~48\,
	combout => \inst|watchdog_timer|internal_counter[13]~49_combout\,
	cout => \inst|watchdog_timer|internal_counter[13]~50\);

-- Location: FF_X16_Y20_N5
\inst|watchdog_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[13]~49_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(13));

-- Location: LCCOMB_X16_Y20_N8
\inst|watchdog_timer|internal_counter[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[15]~53_combout\ = (\inst|watchdog_timer|internal_counter\(15) & (\inst|watchdog_timer|internal_counter[14]~52\ & VCC)) # (!\inst|watchdog_timer|internal_counter\(15) & (!\inst|watchdog_timer|internal_counter[14]~52\))
-- \inst|watchdog_timer|internal_counter[15]~54\ = CARRY((!\inst|watchdog_timer|internal_counter\(15) & !\inst|watchdog_timer|internal_counter[14]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(15),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[14]~52\,
	combout => \inst|watchdog_timer|internal_counter[15]~53_combout\,
	cout => \inst|watchdog_timer|internal_counter[15]~54\);

-- Location: FF_X16_Y20_N9
\inst|watchdog_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[15]~53_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(15));

-- Location: LCCOMB_X16_Y20_N12
\inst|watchdog_timer|internal_counter[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[17]~57_combout\ = (\inst|watchdog_timer|internal_counter\(17) & (\inst|watchdog_timer|internal_counter[16]~56\ & VCC)) # (!\inst|watchdog_timer|internal_counter\(17) & (!\inst|watchdog_timer|internal_counter[16]~56\))
-- \inst|watchdog_timer|internal_counter[17]~58\ = CARRY((!\inst|watchdog_timer|internal_counter\(17) & !\inst|watchdog_timer|internal_counter[16]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(17),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[16]~56\,
	combout => \inst|watchdog_timer|internal_counter[17]~57_combout\,
	cout => \inst|watchdog_timer|internal_counter[17]~58\);

-- Location: LCCOMB_X16_Y20_N14
\inst|watchdog_timer|internal_counter[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[18]~59_combout\ = (\inst|watchdog_timer|internal_counter\(18) & (!\inst|watchdog_timer|internal_counter[17]~58\)) # (!\inst|watchdog_timer|internal_counter\(18) & ((\inst|watchdog_timer|internal_counter[17]~58\) # 
-- (GND)))
-- \inst|watchdog_timer|internal_counter[18]~60\ = CARRY((!\inst|watchdog_timer|internal_counter[17]~58\) # (!\inst|watchdog_timer|internal_counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(18),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[17]~58\,
	combout => \inst|watchdog_timer|internal_counter[18]~59_combout\,
	cout => \inst|watchdog_timer|internal_counter[18]~60\);

-- Location: FF_X16_Y20_N15
\inst|watchdog_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[18]~59_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(18));

-- Location: LCCOMB_X16_Y20_N16
\inst|watchdog_timer|internal_counter[19]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[19]~61_combout\ = (\inst|watchdog_timer|internal_counter\(19) & (\inst|watchdog_timer|internal_counter[18]~60\ $ (GND))) # (!\inst|watchdog_timer|internal_counter\(19) & (!\inst|watchdog_timer|internal_counter[18]~60\ 
-- & VCC))
-- \inst|watchdog_timer|internal_counter[19]~62\ = CARRY((\inst|watchdog_timer|internal_counter\(19) & !\inst|watchdog_timer|internal_counter[18]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(19),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[18]~60\,
	combout => \inst|watchdog_timer|internal_counter[19]~61_combout\,
	cout => \inst|watchdog_timer|internal_counter[19]~62\);

-- Location: FF_X16_Y20_N17
\inst|watchdog_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[19]~61_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(19));

-- Location: FF_X16_Y20_N13
\inst|watchdog_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[17]~57_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(17));

-- Location: LCCOMB_X16_Y20_N26
\inst|watchdog_timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~5_combout\ = (!\inst|watchdog_timer|internal_counter\(16) & (\inst|watchdog_timer|internal_counter\(19) & (\inst|watchdog_timer|internal_counter\(18) & !\inst|watchdog_timer|internal_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(16),
	datab => \inst|watchdog_timer|internal_counter\(19),
	datac => \inst|watchdog_timer|internal_counter\(18),
	datad => \inst|watchdog_timer|internal_counter\(17),
	combout => \inst|watchdog_timer|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y20_N18
\inst|watchdog_timer|internal_counter[20]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[20]~63_combout\ = (\inst|watchdog_timer|internal_counter\(20) & ((GND) # (!\inst|watchdog_timer|internal_counter[19]~62\))) # (!\inst|watchdog_timer|internal_counter\(20) & 
-- (\inst|watchdog_timer|internal_counter[19]~62\ $ (GND)))
-- \inst|watchdog_timer|internal_counter[20]~64\ = CARRY((\inst|watchdog_timer|internal_counter\(20)) # (!\inst|watchdog_timer|internal_counter[19]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(20),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[19]~62\,
	combout => \inst|watchdog_timer|internal_counter[20]~63_combout\,
	cout => \inst|watchdog_timer|internal_counter[20]~64\);

-- Location: FF_X16_Y20_N19
\inst|watchdog_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[20]~63_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(20));

-- Location: LCCOMB_X16_Y20_N20
\inst|watchdog_timer|internal_counter[21]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[21]~65_combout\ = (\inst|watchdog_timer|internal_counter\(21) & (\inst|watchdog_timer|internal_counter[20]~64\ & VCC)) # (!\inst|watchdog_timer|internal_counter\(21) & (!\inst|watchdog_timer|internal_counter[20]~64\))
-- \inst|watchdog_timer|internal_counter[21]~66\ = CARRY((!\inst|watchdog_timer|internal_counter\(21) & !\inst|watchdog_timer|internal_counter[20]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(21),
	datad => VCC,
	cin => \inst|watchdog_timer|internal_counter[20]~64\,
	combout => \inst|watchdog_timer|internal_counter[21]~65_combout\,
	cout => \inst|watchdog_timer|internal_counter[21]~66\);

-- Location: FF_X16_Y20_N21
\inst|watchdog_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[21]~65_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(21));

-- Location: LCCOMB_X16_Y20_N22
\inst|watchdog_timer|internal_counter[22]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|internal_counter[22]~67_combout\ = \inst|watchdog_timer|internal_counter\(22) $ (\inst|watchdog_timer|internal_counter[21]~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|internal_counter\(22),
	cin => \inst|watchdog_timer|internal_counter[21]~66\,
	combout => \inst|watchdog_timer|internal_counter[22]~67_combout\);

-- Location: FF_X16_Y20_N23
\inst|watchdog_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|internal_counter[22]~67_combout\,
	asdata => \~GND~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|watchdog_timer|always0~0_combout\,
	ena => \inst|watchdog_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|internal_counter\(22));

-- Location: LCCOMB_X16_Y20_N28
\inst|watchdog_timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~6_combout\ = (!\inst|watchdog_timer|internal_counter\(20) & (\inst|watchdog_timer|internal_counter\(22) & !\inst|watchdog_timer|internal_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|internal_counter\(20),
	datac => \inst|watchdog_timer|internal_counter\(22),
	datad => \inst|watchdog_timer|internal_counter\(21),
	combout => \inst|watchdog_timer|Equal0~6_combout\);

-- Location: LCCOMB_X17_Y17_N20
\inst|watchdog_timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|Equal0~7_combout\ = (\inst|watchdog_timer|Equal0~5_combout\ & (\inst|watchdog_timer|Equal0~4_combout\ & \inst|watchdog_timer|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|watchdog_timer|Equal0~5_combout\,
	datac => \inst|watchdog_timer|Equal0~4_combout\,
	datad => \inst|watchdog_timer|Equal0~6_combout\,
	combout => \inst|watchdog_timer|Equal0~7_combout\);

-- Location: FF_X17_Y17_N21
\inst|watchdog_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|Equal0~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X17_Y17_N30
\inst|watchdog_timer|timeout_occurred~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|timeout_occurred~1_combout\ = (\inst|watchdog_timer|timeout_occurred~0_combout\ & ((\inst|watchdog_timer|timeout_occurred~q\) # ((\inst|watchdog_timer|Equal0~7_combout\ & !\inst|watchdog_timer|delayed_unxcounter_is_zeroxx0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|timeout_occurred~0_combout\,
	datab => \inst|watchdog_timer|Equal0~7_combout\,
	datac => \inst|watchdog_timer|timeout_occurred~q\,
	datad => \inst|watchdog_timer|delayed_unxcounter_is_zeroxx0~q\,
	combout => \inst|watchdog_timer|timeout_occurred~1_combout\);

-- Location: FF_X17_Y17_N31
\inst|watchdog_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|timeout_occurred~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|timeout_occurred~q\);

-- Location: FF_X17_Y17_N27
\inst|watchdog_timer|timeout_occurred_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|watchdog_timer|timeout_occurred~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|timeout_occurred_d1~q\);

-- Location: FF_X17_Y17_N29
\inst|watchdog_timer|timeout_occurred_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|watchdog_timer|timeout_occurred_d1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|timeout_occurred_d2~q\);

-- Location: LCCOMB_X17_Y17_N28
\inst|rst_controller|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|merged_reset~0_combout\ = (\inst|watchdog_timer|timeout_occurred_d1~q\) # (((\inst|watchdog_timer|timeout_occurred_d2~q\) # (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest~q\)) # (!\rst_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|timeout_occurred_d1~q\,
	datab => \rst_n~input_o\,
	datac => \inst|watchdog_timer|timeout_occurred_d2~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest~q\,
	combout => \inst|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G13
\inst|rst_controller|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X12_Y20_N29
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X12_Y20_N26
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X12_Y20_N27
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X12_Y20_N25
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \inst|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G14
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X17_Y10_N27
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X17_Y10_N26
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\)) # (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\,
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X17_Y10_N11
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X19_Y17_N30
\inst|cpu|F_iw[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[25]~31_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \inst|cpu|F_iw[25]~31_combout\);

-- Location: LCCOMB_X19_Y17_N18
\inst|cpu|F_iw[25]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[25]~32_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[25]~31_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~3_combout\,
	datab => \inst|cpu|F_iw[25]~31_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	combout => \inst|cpu|F_iw[25]~32_combout\);

-- Location: FF_X19_Y17_N19
\inst|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[25]~32_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(25));

-- Location: LCCOMB_X14_Y20_N0
\inst|cpu|D_dst_regnum[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[3]~6_combout\ = (\inst|cpu|D_dst_regnum[1]~0_combout\) # ((\inst|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu|D_iw\(25))) # (!\inst|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst|cpu|D_iw\(25),
	datac => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datad => \inst|cpu|D_iw\(20),
	combout => \inst|cpu|D_dst_regnum[3]~6_combout\);

-- Location: FF_X14_Y20_N1
\inst|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[3]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X20_Y18_N14
\inst|cpu|E_st_data[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[17]~7_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu|E_st_data[17]~7_combout\);

-- Location: FF_X20_Y18_N15
\inst|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[17]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(17));

-- Location: LCCOMB_X20_Y18_N24
\inst|cmd_xbar_mux_002|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~26_combout\ = (\inst|cpu|d_writedata\(17) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(17),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~26_combout\);

-- Location: LCCOMB_X21_Y16_N8
\inst|rsp_xbar_mux_001|src_payload~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~40_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a51\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a51\,
	combout => \inst|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: LCCOMB_X21_Y16_N12
\inst|cpu|F_iw[19]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[19]~80_combout\ = (\inst|cpu|F_iw[19]~79_combout\) # (((\inst|rsp_xbar_mux_001|src_payload~40_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\)) # (!\inst|cpu|F_iw[19]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[19]~79_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~40_combout\,
	datac => \inst|cpu|F_iw[19]~98_combout\,
	datad => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \inst|cpu|F_iw[19]~80_combout\);

-- Location: FF_X21_Y16_N13
\inst|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[19]~80_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(19));

-- Location: LCCOMB_X14_Y20_N22
\inst|cpu|D_dst_regnum[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[2]~4_combout\ = (\inst|cpu|D_dst_regnum[1]~0_combout\) # ((\inst|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu|D_iw\(24)))) # (!\inst|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst|cpu|D_iw\(19),
	datac => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datad => \inst|cpu|D_iw\(24),
	combout => \inst|cpu|D_dst_regnum[2]~4_combout\);

-- Location: FF_X14_Y20_N23
\inst|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[2]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X20_Y18_N12
\inst|cpu|E_st_data[21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_st_data[21]~3_combout\ = (\inst|cpu|D_iw\(4) & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\inst|cpu|D_iw\(4) & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|cpu|E_st_data[21]~3_combout\);

-- Location: FF_X20_Y18_N13
\inst|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_st_data[21]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(21));

-- Location: LCCOMB_X26_Y17_N12
\inst|cmd_xbar_mux_002|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~22_combout\ = (\inst|cmd_xbar_mux_002|saved_grant\(1) & \inst|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cpu|d_writedata\(21),
	combout => \inst|cmd_xbar_mux_002|src_payload~22_combout\);

-- Location: M9K_X25_Y21_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y14_N2
\inst|rsp_xbar_mux_001|src_payload~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~38_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a53\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a53\,
	combout => \inst|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: FF_X17_Y8_N27
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X21_Y14_N8
\inst|cpu|F_iw[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[21]~75_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & (\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|cpu|F_iw[21]~75_combout\);

-- Location: LCCOMB_X21_Y14_N28
\inst|cpu|F_iw[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[21]~76_combout\ = (\inst|cpu|F_iw[21]~75_combout\) # (((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~38_combout\)) # (!\inst|cpu|D_iw[31]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~38_combout\,
	datac => \inst|cpu|F_iw[21]~75_combout\,
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[21]~76_combout\);

-- Location: FF_X21_Y14_N29
\inst|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[21]~76_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(21));

-- Location: LCCOMB_X12_Y18_N8
\inst|cpu|E_src2[17]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[17]~0_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|D_iw\(21))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu|E_src2[17]~0_combout\);

-- Location: FF_X12_Y18_N9
\inst|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[17]~0_combout\,
	asdata => \inst|cpu|D_iw\(7),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(17));

-- Location: LCCOMB_X12_Y14_N24
\inst|cpu|E_logic_result[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[17]~5_combout\ = (\inst|cpu|E_src2\(17) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(17)))))) # (!\inst|cpu|E_src2\(17) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src1\(17)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|E_src2\(17),
	datad => \inst|cpu|E_src1\(17),
	combout => \inst|cpu|E_logic_result[17]~5_combout\);

-- Location: LCCOMB_X14_Y14_N6
\inst|cpu|W_alu_result[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[17]~18_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[17]~5_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_logic~q\,
	datac => \inst|cpu|E_logic_result[17]~5_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|W_alu_result[17]~18_combout\);

-- Location: LCCOMB_X14_Y14_N8
\inst|cpu|W_alu_result[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[17]~3_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (((\inst|cpu|W_alu_result[17]~18_combout\)))) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|W_alu_result[17]~18_combout\ & ((\inst|cpu|Add1~34_combout\))) # 
-- (!\inst|cpu|W_alu_result[17]~18_combout\ & (\inst|cpu|Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~34_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datac => \inst|cpu|Add1~34_combout\,
	datad => \inst|cpu|W_alu_result[17]~18_combout\,
	combout => \inst|cpu|W_alu_result[17]~3_combout\);

-- Location: LCCOMB_X14_Y14_N4
\inst|cpu|W_alu_result[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[17]~feeder_combout\ = \inst|cpu|W_alu_result[17]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result[17]~3_combout\,
	combout => \inst|cpu|W_alu_result[17]~feeder_combout\);

-- Location: FF_X14_Y14_N5
\inst|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[17]~feeder_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(17));

-- Location: LCCOMB_X14_Y14_N20
\inst|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~0_combout\ = (!\inst|cpu|W_alu_result\(14) & (\inst|cpu|W_alu_result\(17) & (!\inst|cpu|W_alu_result\(16) & !\inst|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(14),
	datab => \inst|cpu|W_alu_result\(17),
	datac => \inst|cpu|W_alu_result\(16),
	datad => \inst|cpu|W_alu_result\(15),
	combout => \inst|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X15_Y12_N8
\inst|addr_router_001|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal10~0_combout\ = (!\inst|cpu|W_alu_result\(13) & \inst|cpu|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(13),
	datac => \inst|cpu|W_alu_result\(8),
	combout => \inst|addr_router_001|Equal10~0_combout\);

-- Location: LCCOMB_X15_Y12_N18
\inst|addr_router_001|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal10~1_combout\ = (\inst|addr_router_001|Equal2~2_combout\ & (\inst|addr_router_001|Equal1~0_combout\ & (\inst|addr_router_001|Equal10~0_combout\ & \inst|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal2~2_combout\,
	datab => \inst|addr_router_001|Equal1~0_combout\,
	datac => \inst|addr_router_001|Equal10~0_combout\,
	datad => \inst|addr_router_001|Equal2~1_combout\,
	combout => \inst|addr_router_001|Equal10~1_combout\);

-- Location: LCCOMB_X14_Y12_N10
\inst|addr_router_001|src_channel[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[0]~3_combout\ = (\inst|addr_router_001|Equal5~4_combout\ & (((\inst|cpu|W_alu_result\(7)) # (\inst|cpu|W_alu_result\(5))))) # (!\inst|addr_router_001|Equal5~4_combout\ & (\inst|addr_router_001|Equal3~4_combout\ & 
-- ((\inst|cpu|W_alu_result\(7)) # (\inst|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal5~4_combout\,
	datab => \inst|addr_router_001|Equal3~4_combout\,
	datac => \inst|cpu|W_alu_result\(7),
	datad => \inst|cpu|W_alu_result\(5),
	combout => \inst|addr_router_001|src_channel[0]~3_combout\);

-- Location: LCCOMB_X15_Y13_N2
\inst|addr_router_001|src_channel[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[0]~4_combout\ = (\inst|addr_router_001|src_channel[0]~3_combout\) # ((!\inst|cpu|W_alu_result\(6) & \inst|addr_router_001|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datac => \inst|addr_router_001|Equal10~1_combout\,
	datad => \inst|addr_router_001|src_channel[0]~3_combout\,
	combout => \inst|addr_router_001|src_channel[0]~4_combout\);

-- Location: LCCOMB_X15_Y13_N20
\inst|cmd_xbar_mux_002|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|WideOr1~3_combout\ = (\inst|cmd_xbar_demux|src2_valid~0_combout\ & (!\inst|cpu|i_read~q\ & (\inst|cmd_xbar_mux_002|saved_grant\(0) & !\inst|cpu_instruction_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src2_valid~0_combout\,
	datab => \inst|cpu|i_read~q\,
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu_instruction_master_translator|read_accepted~q\,
	combout => \inst|cmd_xbar_mux_002|WideOr1~3_combout\);

-- Location: LCCOMB_X15_Y13_N22
\inst|cmd_xbar_mux_002|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|WideOr1~combout\ = (\inst|cmd_xbar_mux_002|WideOr1~3_combout\) # ((\inst|cmd_xbar_mux_002|WideOr1~2_combout\ & (!\inst|addr_router_001|src_channel[0]~4_combout\ & !\inst|addr_router_001|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|WideOr1~2_combout\,
	datab => \inst|addr_router_001|src_channel[0]~4_combout\,
	datac => \inst|addr_router_001|Equal12~0_combout\,
	datad => \inst|cmd_xbar_mux_002|WideOr1~3_combout\,
	combout => \inst|cmd_xbar_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X20_Y13_N0
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & 
-- \inst|cmd_xbar_mux_002|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X20_Y13_N20
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|memoria_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))) # 
-- (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X20_Y13_N21
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X20_Y13_N16
\inst|memoria_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator|read_latency_shift_reg~3_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & \inst|cmd_xbar_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \inst|memoria_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X20_Y13_N17
\inst|memoria_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|memoria_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X19_Y13_N24
\inst|rsp_xbar_demux_002|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_002|src1_valid~combout\ = (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|memoria_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_demux_002|src1_valid~combout\);

-- Location: LCCOMB_X23_Y15_N30
\inst|rsp_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~1_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\) # ((\inst|rsp_xbar_mux_001|src_payload~10_combout\) # ((\inst|rsp_xbar_demux_002|src1_valid~combout\) # (\inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~10_combout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X23_Y15_N26
\inst|rsp_xbar_mux_001|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~3_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0)) # ((\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)) # 
-- (\inst|botoes_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datad => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|WideOr1~3_combout\);

-- Location: LCCOMB_X23_Y15_N20
\inst|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~0_combout\ = (\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0)) # (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\inst|rsp_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~combout\ = (\inst|rsp_xbar_mux_001|WideOr1~2_combout\) # ((\inst|rsp_xbar_mux_001|WideOr1~1_combout\) # ((\inst|rsp_xbar_mux_001|WideOr1~3_combout\) # (\inst|rsp_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|WideOr1~2_combout\,
	datab => \inst|rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \inst|rsp_xbar_mux_001|WideOr1~3_combout\,
	datad => \inst|rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \inst|rsp_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X17_Y15_N22
\inst|cpu|av_ld_getting_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_getting_data~9_combout\ = (\inst|cpu|av_ld_getting_data~0_combout\ & (\inst|rsp_xbar_mux_001|WideOr1~combout\ & \inst|cpu|av_ld_getting_data~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~0_combout\,
	datac => \inst|rsp_xbar_mux_001|WideOr1~combout\,
	datad => \inst|cpu|av_ld_getting_data~8_combout\,
	combout => \inst|cpu|av_ld_getting_data~9_combout\);

-- Location: LCCOMB_X17_Y15_N18
\inst|cpu|d_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_read_nxt~0_combout\ = (\inst|cpu|R_ctrl_ld~q\ & ((\inst|cpu|E_new_inst~q\) # ((\inst|cpu|d_read~q\ & !\inst|cpu|av_ld_getting_data~9_combout\)))) # (!\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|d_read~q\ & 
-- !\inst|cpu|av_ld_getting_data~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_ld~q\,
	datab => \inst|cpu|E_new_inst~q\,
	datac => \inst|cpu|d_read~q\,
	datad => \inst|cpu|av_ld_getting_data~9_combout\,
	combout => \inst|cpu|d_read_nxt~0_combout\);

-- Location: FF_X17_Y15_N19
\inst|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_read_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_read~q\);

-- Location: LCCOMB_X20_Y12_N10
\inst|uart_s1_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart_s1_translator|av_begintransfer~0_combout\ = (\inst|cpu_data_master_translator|read_accepted~q\ & (!\inst|cpu_data_master_translator|write_accepted~q\ & (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\))) # 
-- (!\inst|cpu_data_master_translator|read_accepted~q\ & ((\inst|cpu|d_read~q\) # ((!\inst|cpu_data_master_translator|write_accepted~q\ & \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|uart_s1_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X16_Y11_N28
\inst|cpu_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|end_begintransfer~0_combout\ = (\inst|uart_s1_translator|av_begintransfer~0_combout\) # (\inst|cpu_data_master_translator|end_begintransfer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|cpu_data_master_translator|end_begintransfer~q\,
	combout => \inst|cpu_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCCOMB_X16_Y11_N26
\inst|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (\inst|cmd_xbar_demux_001|sink_ready~1_combout\ & 
-- \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|cmd_xbar_demux_001|sink_ready~1_combout\,
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X16_Y11_N20
\inst|cpu_data_master_translator|end_begintransfer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|end_begintransfer~1_combout\ = (\inst|cpu_data_master_translator|end_begintransfer~0_combout\ & (((!\inst|cmd_xbar_demux_001|WideOr0~13_combout\ & !\inst|cmd_xbar_demux_001|sink_ready~2_combout\)) # 
-- (!\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~13_combout\,
	datab => \inst|cpu_data_master_translator|end_begintransfer~0_combout\,
	datac => \inst|cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \inst|cpu_data_master_translator|end_begintransfer~1_combout\);

-- Location: FF_X16_Y11_N21
\inst|cpu_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_data_master_translator|end_begintransfer~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X16_Y11_N14
\inst|cpu_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|av_waitrequest~0_combout\ = ((!\inst|cpu_data_master_translator|write_accepted~q\ & ((!\inst|cpu_data_master_translator|end_begintransfer~q\) # 
-- (!\inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)))) # (!\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datad => \inst|cpu_data_master_translator|end_begintransfer~q\,
	combout => \inst|cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X16_Y12_N30
\inst|cmd_xbar_demux_001|WideOr0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~10_combout\ = (\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (((!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)) # (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # 
-- (!\inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (!\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~10_combout\);

-- Location: LCCOMB_X16_Y11_N12
\inst|cmd_xbar_demux_001|WideOr0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~11_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & ((\inst|cmd_xbar_demux_001|WideOr0~10_combout\) # ((!\inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~10_combout\,
	datad => \inst|saida_c_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~11_combout\);

-- Location: LCCOMB_X16_Y11_N8
\inst|cpu_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|av_waitrequest~1_combout\ = (\inst|cpu_data_master_translator|write_accepted~q\) # ((\inst|cmd_xbar_demux_001|WideOr0~12_combout\) # (\inst|cmd_xbar_demux_001|WideOr0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|cmd_xbar_demux_001|WideOr0~12_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~11_combout\,
	combout => \inst|cpu_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X16_Y11_N2
\inst|cpu_data_master_translator|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|av_waitrequest~2_combout\ = (\inst|cmd_xbar_demux_001|sink_ready~2_combout\) # ((\inst|cmd_xbar_demux_001|WideOr0~9_combout\) # ((\inst|cpu_data_master_translator|av_waitrequest~1_combout\) # 
-- (\inst|cmd_xbar_demux_001|WideOr0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \inst|cmd_xbar_demux_001|WideOr0~9_combout\,
	datac => \inst|cpu_data_master_translator|av_waitrequest~1_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~6_combout\,
	combout => \inst|cpu_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X16_Y11_N4
\inst|cpu_data_master_translator|av_waitrequest~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|av_waitrequest~3_combout\ = (\inst|cpu|d_read~q\ & (!\inst|cpu|av_ld_getting_data~9_combout\)) # (!\inst|cpu|d_read~q\ & (((\inst|cpu_data_master_translator|av_waitrequest~0_combout\) # 
-- (!\inst|cpu_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_getting_data~9_combout\,
	datab => \inst|cpu_data_master_translator|av_waitrequest~0_combout\,
	datac => \inst|cpu|d_read~q\,
	datad => \inst|cpu_data_master_translator|av_waitrequest~2_combout\,
	combout => \inst|cpu_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X16_Y11_N16
\inst|cpu_data_master_translator|write_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|write_accepted~1_combout\ = (\inst|cpu_data_master_translator|av_waitrequest~3_combout\ & ((\inst|cpu_data_master_translator|write_accepted~q\) # ((\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & 
-- \inst|cpu_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|av_waitrequest~3_combout\,
	datac => \inst|cpu_data_master_translator|write_accepted~q\,
	datad => \inst|cpu_data_master_translator|write_accepted~0_combout\,
	combout => \inst|cpu_data_master_translator|write_accepted~1_combout\);

-- Location: FF_X16_Y11_N17
\inst|cpu_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_data_master_translator|write_accepted~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X16_Y13_N0
\inst|cpu_data_master_translator|uav_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|uav_write~0_combout\ = (!\inst|cpu_data_master_translator|write_accepted~q\ & \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_data_master_translator|write_accepted~q\,
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|cpu_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X19_Y13_N30
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\)))) # (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_002|saved_grant\(1) & 
-- ((\inst|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X20_Y13_N28
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|memoria_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X20_Y13_N22
\inst|memoria_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|botoes_s1_translator|waitrequest_reset_override~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|memoria_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X20_Y13_N6
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (\inst|memoria_s1_translator|read_latency_shift_reg~2_combout\ & \inst|cmd_xbar_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \inst|memoria_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \inst|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X20_Y13_N7
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X19_Y13_N28
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|memoria_s1_translator|read_latency_shift_reg\(0)) # (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X19_Y13_N3
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X19_Y13_N2
\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|rsp_xbar_demux_002|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: FF_X17_Y12_N31
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X17_Y12_N6
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & (!\inst|cpu_data_master_translator|write_accepted~q\ & (\inst|cmd_xbar_mux_003|saved_grant\(1) & 
-- !\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datab => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|cmd_xbar_mux_003|saved_grant\(1),
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\) # 
-- ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X17_Y11_N14
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X23_Y15_N19
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X19_Y13_N4
\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\inst|rsp_xbar_mux|src_payload~0_combout\ & (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\ & 
-- ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst|rsp_xbar_mux|src_payload~0_combout\ & 
-- (((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X19_Y13_N0
\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- (\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & \inst|rsp_xbar_mux|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datad => \inst|rsp_xbar_mux|WideOr1~combout\,
	combout => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: LCCOMB_X19_Y13_N14
\inst|cpu_instruction_master_translator|read_accepted~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|read_accepted~6_combout\ = (!\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ & ((\inst|cpu_instruction_master_translator|read_accepted~q\) # 
-- ((\inst|cpu_instruction_master_translator|read_accepted~5_combout\ & !\inst|cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_instruction_master_translator|read_accepted~5_combout\,
	datab => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	datac => \inst|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cpu_instruction_master_translator|read_accepted~6_combout\);

-- Location: FF_X19_Y13_N15
\inst|cpu_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_instruction_master_translator|read_accepted~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X19_Y13_N8
\inst|cpu_instruction_master_translator|uav_read\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_instruction_master_translator|uav_read~combout\ = (!\inst|cpu_instruction_master_translator|read_accepted~q\ & !\inst|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cpu_instruction_master_translator|uav_read~combout\);

-- Location: LCCOMB_X17_Y13_N20
\inst|cmd_xbar_mux_003|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|WideOr1~0_combout\ = (!\inst|cpu|F_pc\(2) & (\inst|cpu_instruction_master_translator|uav_read~combout\ & (\inst|cmd_xbar_mux_003|saved_grant\(0) & !\inst|cpu|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(2),
	datab => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datac => \inst|cmd_xbar_mux_003|saved_grant\(0),
	datad => \inst|cpu|F_pc\(1),
	combout => \inst|cmd_xbar_mux_003|WideOr1~0_combout\);

-- Location: LCCOMB_X14_Y13_N10
\inst|cmd_xbar_mux_003|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|WideOr1~1_combout\ = (\inst|uart_s1_translator|av_begintransfer~0_combout\ & (\inst|addr_router_001|Equal13~0_combout\ & (\inst|cpu|W_alu_result\(6) & \inst|cmd_xbar_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|addr_router_001|Equal13~0_combout\,
	datac => \inst|cpu|W_alu_result\(6),
	datad => \inst|cmd_xbar_mux_003|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_003|WideOr1~1_combout\);

-- Location: LCCOMB_X17_Y12_N28
\inst|cmd_xbar_mux_003|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|WideOr1~combout\ = (\inst|addr_router_001|Equal10~1_combout\ & ((\inst|cmd_xbar_mux_003|WideOr1~1_combout\) # ((\inst|cmd_xbar_mux_003|WideOr1~0_combout\ & \inst|addr_router|Equal2~2_combout\)))) # 
-- (!\inst|addr_router_001|Equal10~1_combout\ & (\inst|cmd_xbar_mux_003|WideOr1~0_combout\ & ((\inst|addr_router|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal10~1_combout\,
	datab => \inst|cmd_xbar_mux_003|WideOr1~0_combout\,
	datac => \inst|cmd_xbar_mux_003|WideOr1~1_combout\,
	datad => \inst|addr_router|Equal2~2_combout\,
	combout => \inst|cmd_xbar_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X17_Y12_N22
\inst|sysid_control_slave_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & !\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X17_Y12_N16
\inst|sysid_control_slave_translator|wait_latency_counter[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ = (\inst|sysid_control_slave_translator|av_begintransfer~0_combout\ & (\inst|cmd_xbar_mux_003|WideOr1~combout\ & 
-- (\inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ & !\inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|av_begintransfer~0_combout\,
	datab => \inst|cmd_xbar_mux_003|WideOr1~combout\,
	datac => \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCCOMB_X17_Y12_N0
\inst|sysid_control_slave_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\ & (\inst|sysid_control_slave_translator|wait_latency_counter\(0) $ 
-- (\inst|sysid_control_slave_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datab => \inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\,
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	combout => \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\);

-- Location: FF_X17_Y12_N1
\inst|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X17_Y12_N26
\inst|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (!\inst|sysid_control_slave_translator|wait_latency_counter\(0) & \inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[0]~2_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: FF_X17_Y12_N27
\inst|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X17_Y12_N18
\inst|sysid_control_slave_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ = (!\inst|sysid_control_slave_translator|wait_latency_counter\(1) & (\inst|sysid_control_slave_translator|wait_latency_counter\(0) $ 
-- (((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst|cmd_xbar_mux_003|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X17_Y12_N8
\inst|cmd_xbar_mux_003|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|src_payload~0_combout\ = (!\inst|cpu_instruction_master_translator|read_accepted~q\ & (\inst|cmd_xbar_mux_003|saved_grant\(0) & !\inst|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_instruction_master_translator|read_accepted~q\,
	datab => \inst|cmd_xbar_mux_003|saved_grant\(0),
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cmd_xbar_mux_003|src_payload~0_combout\);

-- Location: LCCOMB_X17_Y12_N2
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst|cmd_xbar_mux_003|WideOr1~combout\ & ((\inst|cmd_xbar_mux_003|src_payload~0_combout\) # ((\inst|cpu_data_master_translator|uav_read~0_combout\ & 
-- \inst|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|cmd_xbar_mux_003|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_003|src_payload~0_combout\,
	datad => \inst|cmd_xbar_mux_003|WideOr1~combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X17_Y11_N0
\inst|sysid_control_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X17_Y11_N1
\inst|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X17_Y11_N10
\inst|sysid_control_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & 
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X17_Y11_N4
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\)))) # 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X17_Y11_N5
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X17_Y11_N9
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X17_Y11_N8
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\)) # (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\,
	datad => \inst|cmd_xbar_mux_003|saved_grant\(0),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X17_Y11_N27
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X17_Y11_N16
\inst|rsp_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_payload~0_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\inst|cpu|F_iw[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[5]~53_combout\ = (\inst|cpu|F_iw[5]~101_combout\) # (((\inst|rsp_xbar_mux|src_payload~0_combout\ & \inst|sysid_control_slave_translator|av_readdata_pre\(5))) # (!\inst|cpu|D_iw[31]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[5]~101_combout\,
	datab => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(5),
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[5]~53_combout\);

-- Location: FF_X16_Y15_N15
\inst|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[5]~53_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(5));

-- Location: LCCOMB_X15_Y19_N28
\inst|cpu|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~5_combout\ = (\inst|cpu|D_iw\(5) & (!\inst|cpu|D_iw\(2) & \inst|cpu|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|Equal2~0_combout\,
	combout => \inst|cpu|Equal2~5_combout\);

-- Location: LCCOMB_X16_Y19_N8
\inst|cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_subtract~3_combout\ = (!\inst|cpu|D_iw\(16) & (\inst|cpu|D_iw\(15) $ (\inst|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X16_Y19_N18
\inst|cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_subtract~4_combout\ = ((!\inst|cpu|Equal101~0_combout\) # (!\inst|cpu|D_ctrl_alu_subtract~3_combout\)) # (!\inst|cpu|Equal2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Equal2~5_combout\,
	datac => \inst|cpu|D_ctrl_alu_subtract~3_combout\,
	datad => \inst|cpu|Equal101~0_combout\,
	combout => \inst|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X16_Y19_N12
\inst|cpu|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_subtract~0_combout\ = (\inst|cpu|D_iw\(11) & (\inst|cpu|D_iw\(15) & ((\inst|cpu|D_iw\(14))))) # (!\inst|cpu|D_iw\(11) & (\inst|cpu|D_iw\(16) & (\inst|cpu|D_iw\(15) $ (\inst|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X16_Y19_N6
\inst|cpu|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_alu_subtract~1_combout\ = (!\inst|cpu|D_iw\(12) & (\inst|cpu|Equal2~5_combout\ & (!\inst|cpu|D_iw\(13) & \inst|cpu|D_ctrl_alu_subtract~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|Equal2~5_combout\,
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|D_ctrl_alu_subtract~0_combout\,
	combout => \inst|cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X16_Y19_N24
\inst|cpu|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_alu_sub~0_combout\ = (\inst|cpu|R_valid~q\ & ((\inst|cpu|D_ctrl_alu_subtract~2_combout\) # ((\inst|cpu|D_ctrl_alu_subtract~1_combout\) # (!\inst|cpu|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \inst|cpu|D_ctrl_alu_subtract~4_combout\,
	datac => \inst|cpu|R_valid~q\,
	datad => \inst|cpu|D_ctrl_alu_subtract~1_combout\,
	combout => \inst|cpu|E_alu_sub~0_combout\);

-- Location: FF_X16_Y19_N25
\inst|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_alu_sub~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X16_Y16_N16
\inst|cpu|F_pc[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[13]~0_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~30_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~30_combout\,
	datab => \inst|cpu|E_alu_sub~q\,
	datad => \inst|cpu|Add2~30_combout\,
	combout => \inst|cpu|F_pc[13]~0_combout\);

-- Location: FF_X16_Y16_N17
\inst|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[13]~0_combout\,
	asdata => \inst|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(13));

-- Location: LCCOMB_X19_Y16_N8
\inst|cmd_xbar_mux_002|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_data\(51) = (\inst|cpu|W_alu_result\(15) & ((\inst|cmd_xbar_mux_002|saved_grant\(1)) # ((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(13))))) # (!\inst|cpu|W_alu_result\(15) & 
-- (((\inst|cmd_xbar_mux_002|saved_grant\(0) & \inst|cpu|F_pc\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(15),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datad => \inst|cpu|F_pc\(13),
	combout => \inst|cmd_xbar_mux_002|src_data\(51));

-- Location: FF_X19_Y16_N9
\inst|memoria|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_002|src_data\(51),
	ena => \inst|rst_controller_001|r_sync_rst_dly~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X22_Y14_N2
\inst|rsp_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~12_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a36\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a4~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a36\,
	combout => \inst|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X22_Y14_N16
\inst|cpu|F_iw[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[4]~20_combout\ = (\inst|cpu|F_iw[4]~18_combout\) # (((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|rsp_xbar_mux_001|src_payload~12_combout\)) # (!\inst|cpu|F_iw[1]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[4]~18_combout\,
	datab => \inst|cpu|F_iw[1]~19_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \inst|cpu|F_iw[4]~20_combout\);

-- Location: FF_X22_Y14_N17
\inst|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[4]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(4));

-- Location: LCCOMB_X19_Y20_N8
\inst|cpu|Equal133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal133~0_combout\ = (!\inst|cpu|D_iw\(4) & !\inst|cpu|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(4),
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|Equal133~0_combout\);

-- Location: LCCOMB_X15_Y19_N14
\inst|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\inst|cpu|D_iw\(0) & (\inst|cpu|Equal133~0_combout\ & (!\inst|cpu|D_iw\(5) & !\inst|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(0),
	datab => \inst|cpu|Equal133~0_combout\,
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X14_Y20_N4
\inst|cpu|D_dst_regnum[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[1]~2_combout\ = (\inst|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu|D_iw\(23)))) # (!\inst|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \inst|cpu|D_iw\(18),
	datad => \inst|cpu|D_iw\(23),
	combout => \inst|cpu|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X14_Y20_N20
\inst|cpu|D_dst_regnum[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[1]~3_combout\ = (\inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\inst|cpu|D_dst_regnum[1]~0_combout\ & \inst|cpu|D_dst_regnum[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datab => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst|cpu|D_dst_regnum[1]~2_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~3_combout\);

-- Location: FF_X14_Y20_N21
\inst|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[1]~3_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_dst_regnum\(1));

-- Location: FF_X23_Y18_N17
\inst|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(3));

-- Location: LCCOMB_X23_Y18_N24
\inst|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~7_combout\ = (\inst|cpu|d_writedata\(3) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(3),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X23_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X22_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3)))) 
-- # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(3),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X22_Y18_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X22_Y18_N2
\inst|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|wait_for_one_post_bret_inst~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\inst|cpu|hbreak_enabled~q\) # ((!\inst|cpu|F_valid~0_combout\ & 
-- \inst|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_valid~0_combout\,
	datab => \inst|cpu|hbreak_enabled~q\,
	datac => \inst|cpu|wait_for_one_post_bret_inst~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X22_Y18_N3
\inst|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X22_Y18_N4
\inst|cpu|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|hbreak_pending_nxt~0_combout\ = (!\inst|cpu|hbreak_enabled~q\ & ((\inst|cpu|hbreak_pending~q\) # (!\inst|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_req~0_combout\,
	datab => \inst|cpu|hbreak_enabled~q\,
	datac => \inst|cpu|hbreak_pending~q\,
	combout => \inst|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X22_Y18_N5
\inst|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X22_Y18_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ = !\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: FF_X22_Y18_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X22_Y18_N20
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X22_Y18_N21
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X22_Y18_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~q\)) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|break_on_reset~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X28_Y19_N30
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~1_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\ & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(21),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCCOMB_X22_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X22_Y18_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X22_Y18_N30
\inst|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|hbreak_req~0_combout\ = (\inst|cpu|W_valid~q\ & (((!\inst|cpu|hbreak_pending~q\ & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\)))) # (!\inst|cpu|W_valid~q\ & ((\inst|cpu|wait_for_one_post_bret_inst~q\) # 
-- ((!\inst|cpu|hbreak_pending~q\ & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_valid~q\,
	datab => \inst|cpu|wait_for_one_post_bret_inst~q\,
	datac => \inst|cpu|hbreak_pending~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|jtag_break~q\,
	combout => \inst|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X22_Y17_N18
\inst|cpu|D_iw[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_iw[31]~3_combout\ = (\inst|cpu|D_iw[31]~2_combout\ & ((\inst|cpu|hbreak_req~0_combout\) # (\inst|cpu|hbreak_enabled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~2_combout\,
	datac => \inst|cpu|hbreak_req~0_combout\,
	datad => \inst|cpu|hbreak_enabled~q\,
	combout => \inst|cpu|D_iw[31]~3_combout\);

-- Location: LCCOMB_X20_Y16_N0
\inst|cpu|F_iw[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[22]~27_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[22]~26_combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[22]~26_combout\,
	datab => \inst|cpu|D_iw[31]~3_combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \inst|cpu|F_iw[22]~27_combout\);

-- Location: FF_X20_Y16_N1
\inst|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[22]~27_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(22));

-- Location: LCCOMB_X14_Y20_N2
\inst|cpu|D_dst_regnum[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_dst_regnum[0]~5_combout\ = (\inst|cpu|D_dst_regnum[1]~0_combout\) # ((\inst|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu|D_iw\(22)))) # (!\inst|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(17),
	datab => \inst|cpu|D_iw\(22),
	datac => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datad => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu|D_dst_regnum[0]~5_combout\);

-- Location: FF_X14_Y20_N3
\inst|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[0]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_dst_regnum\(0));

-- Location: FF_X26_Y17_N25
\inst|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(0));

-- Location: LCCOMB_X26_Y17_N24
\inst|cmd_xbar_mux_002|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~10_combout\ = (\inst|cpu|d_writedata\(0) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(0),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~10_combout\);

-- Location: M9K_X13_Y9_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y13_N14
\inst|cpu|F_iw[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[0]~39_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \inst|cpu|F_iw[0]~39_combout\);

-- Location: LCCOMB_X22_Y13_N0
\inst|cpu|F_iw[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[0]~40_combout\ = (\inst|cpu|F_iw[0]~38_combout\) # ((\inst|rsp_xbar_mux|src_payload~1_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|cpu|F_iw[0]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[0]~38_combout\,
	datab => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \inst|cpu|F_iw[0]~39_combout\,
	datad => \inst|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst|cpu|F_iw[0]~40_combout\);

-- Location: FF_X20_Y10_N1
\inst|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X20_Y11_N8
\inst|jtag_uart|av_readdata[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[0]~5_combout\ = (\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|read_0~q\,
	datac => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datad => \inst|jtag_uart|ien_AF~q\,
	combout => \inst|jtag_uart|av_readdata[0]~5_combout\);

-- Location: FF_X20_Y11_N9
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[0]~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y13_N24
\inst|cpu|F_iw[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[0]~41_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[0]~40_combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu|F_iw[0]~40_combout\,
	datac => \inst|cpu|D_iw[31]~3_combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst|cpu|F_iw[0]~41_combout\);

-- Location: FF_X22_Y13_N25
\inst|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[0]~41_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(0));

-- Location: LCCOMB_X16_Y15_N30
\inst|cpu|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_logic~9_combout\ = (\inst|cpu|D_iw\(0)) # ((\inst|cpu|D_iw\(1)) # (\inst|cpu|D_iw\(4) $ (!\inst|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X19_Y19_N4
\inst|cpu|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~8_combout\ = (\inst|cpu|D_ctrl_retaddr~0_combout\ & (\inst|cpu|D_iw\(12) & (!\inst|cpu|D_iw\(16) & !\inst|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|Equal2~8_combout\);

-- Location: LCCOMB_X16_Y15_N8
\inst|cpu|D_ctrl_logic~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_logic~8_combout\ = (\inst|cpu|Equal2~8_combout\) # ((\inst|cpu|D_iw\(2) & ((\inst|cpu|Equal2~4_combout\) # (!\inst|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal2~4_combout\,
	datab => \inst|cpu|D_ctrl_logic~9_combout\,
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|Equal2~8_combout\,
	combout => \inst|cpu|D_ctrl_logic~8_combout\);

-- Location: FF_X16_Y15_N9
\inst|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_logic~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X15_Y16_N24
\inst|cpu|W_alu_result[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[3]~1_combout\ = (\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|E_logic_result[3]~1_combout\)) # (!\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|F_pc[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[3]~1_combout\,
	datab => \inst|cpu|R_ctrl_logic~q\,
	datad => \inst|cpu|F_pc[1]~10_combout\,
	combout => \inst|cpu|W_alu_result[3]~1_combout\);

-- Location: FF_X15_Y16_N25
\inst|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[3]~1_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(3),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(3));

-- Location: LCCOMB_X14_Y13_N18
\inst|addr_router_001|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal14~0_combout\ = (\inst|cpu|W_alu_result\(3) & !\inst|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(4),
	combout => \inst|addr_router_001|Equal14~0_combout\);

-- Location: LCCOMB_X14_Y13_N4
\inst|addr_router_001|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal14~1_combout\ = (\inst|cpu|W_alu_result\(6) & (\inst|addr_router_001|Equal14~0_combout\ & (\inst|addr_router_001|Equal2~3_combout\ & \inst|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(6),
	datab => \inst|addr_router_001|Equal14~0_combout\,
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|cpu|W_alu_result\(8),
	combout => \inst|addr_router_001|Equal14~1_combout\);

-- Location: LCCOMB_X15_Y13_N18
\inst|cmd_xbar_demux_001|src2_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src2_valid~1_combout\ = (\inst|cmd_xbar_demux_001|src2_valid~0_combout\ & (!\inst|addr_router_001|Equal14~1_combout\ & (!\inst|addr_router_001|Equal12~0_combout\ & !\inst|addr_router_001|src_channel[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \inst|addr_router_001|Equal14~1_combout\,
	datac => \inst|addr_router_001|Equal12~0_combout\,
	datad => \inst|addr_router_001|src_channel[0]~4_combout\,
	combout => \inst|cmd_xbar_demux_001|src2_valid~1_combout\);

-- Location: LCCOMB_X20_Y13_N18
\inst|cmd_xbar_mux_002|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|arb|grant[1]~0_combout\ = (\inst|cmd_xbar_demux_001|src2_valid~1_combout\ & ((\inst|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux_002|arb|top_priority_reg\(0) & !\inst|cmd_xbar_demux|src2_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datac => \inst|cmd_xbar_demux|src2_valid~1_combout\,
	datad => \inst|cmd_xbar_demux_001|src2_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_002|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X20_Y13_N4
\inst|cmd_xbar_mux_002|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \inst|cmd_xbar_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X20_Y13_N5
\inst|cmd_xbar_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_002|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X20_Y13_N2
\inst|cmd_xbar_mux_002|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|update_grant~0_combout\ = (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & ((\inst|cmd_xbar_mux_002|saved_grant\(0)) # 
-- (\inst|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X20_Y13_N14
\inst|cmd_xbar_mux_002|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|update_grant~1_combout\ = (\inst|cmd_xbar_mux_002|WideOr1~combout\ & ((\inst|cmd_xbar_mux_002|update_grant~0_combout\))) # (!\inst|cmd_xbar_mux_002|WideOr1~combout\ & (!\inst|cmd_xbar_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_002|WideOr1~combout\,
	datac => \inst|cmd_xbar_mux_002|packet_in_progress~q\,
	datad => \inst|cmd_xbar_mux_002|update_grant~0_combout\,
	combout => \inst|cmd_xbar_mux_002|update_grant~1_combout\);

-- Location: FF_X20_Y13_N19
\inst|cmd_xbar_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_002|saved_grant\(1));

-- Location: LCCOMB_X23_Y21_N24
\inst|cmd_xbar_mux_002|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~8_combout\ = (\inst|cpu|d_writedata\(10) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(10),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~8_combout\);

-- Location: M9K_X25_Y4_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N8
\inst|cpu|F_iw[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[12]~50_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a44\)) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a44\,
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	combout => \inst|cpu|F_iw[12]~50_combout\);

-- Location: LCCOMB_X21_Y20_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~19_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8) & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31) & \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X21_Y20_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(12));

-- Location: FF_X21_Y10_N15
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(12),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: FF_X21_Y10_N29
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X21_Y10_N28
\inst|cpu|F_iw[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[12]~49_combout\ = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- \inst|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|cpu|F_iw[12]~49_combout\);

-- Location: LCCOMB_X21_Y10_N0
\inst|cpu|F_iw[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[12]~51_combout\ = (\inst|cpu|D_iw[31]~3_combout\ & ((\inst|cpu|F_iw[12]~49_combout\) # ((\inst|cpu|F_iw[12]~50_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[31]~3_combout\,
	datab => \inst|cpu|F_iw[12]~50_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|cpu|F_iw[12]~49_combout\,
	combout => \inst|cpu|F_iw[12]~51_combout\);

-- Location: FF_X21_Y10_N1
\inst|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[12]~51_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(12));

-- Location: LCCOMB_X19_Y19_N2
\inst|cpu|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_exception~0_combout\ = ((\inst|cpu|D_iw\(14) & !\inst|cpu|D_iw\(15))) # (!\inst|cpu|D_iw\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X19_Y19_N28
\inst|cpu|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_exception~1_combout\ = (((\inst|cpu|D_iw\(16)) # (\inst|cpu|D_ctrl_exception~0_combout\)) # (!\inst|cpu|D_iw\(12))) # (!\inst|cpu|D_ctrl_retaddr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_retaddr~0_combout\,
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_ctrl_exception~0_combout\,
	combout => \inst|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X17_Y19_N20
\inst|cpu|D_ctrl_exception\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_exception~combout\ = (\inst|cpu|D_ctrl_exception~4_combout\) # (((\inst|cpu|Equal2~11_combout\) # (!\inst|cpu|D_ctrl_exception~2_combout\)) # (!\inst|cpu|D_ctrl_exception~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_exception~4_combout\,
	datab => \inst|cpu|D_ctrl_exception~1_combout\,
	datac => \inst|cpu|Equal2~11_combout\,
	datad => \inst|cpu|D_ctrl_exception~2_combout\,
	combout => \inst|cpu|D_ctrl_exception~combout\);

-- Location: FF_X17_Y19_N21
\inst|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_exception~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X17_Y19_N22
\inst|cpu|F_pc_no_crst_nxt[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc_no_crst_nxt[9]~5_combout\ = (!\inst|cpu|R_ctrl_exception~q\ & ((\inst|cpu|F_pc_no_crst_nxt[9]~4_combout\) # (\inst|cpu|R_ctrl_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_no_crst_nxt[9]~4_combout\,
	datab => \inst|cpu|R_ctrl_exception~q\,
	datad => \inst|cpu|R_ctrl_break~q\,
	combout => \inst|cpu|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: FF_X17_Y19_N23
\inst|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc_no_crst_nxt[9]~5_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(9));

-- Location: LCCOMB_X12_Y17_N6
\inst|cpu|F_pc[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_pc[10]~3_combout\ = (\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add1~24_combout\))) # (!\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add2~24_combout\,
	datab => \inst|cpu|Add1~24_combout\,
	datad => \inst|cpu|E_alu_sub~q\,
	combout => \inst|cpu|F_pc[10]~3_combout\);

-- Location: FF_X12_Y17_N7
\inst|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_pc[10]~3_combout\,
	asdata => \inst|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(10));

-- Location: LCCOMB_X17_Y13_N8
\inst|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal1~1_combout\ = (\inst|cpu|F_pc\(11)) # (((\inst|cpu|F_pc\(10)) # (!\inst|addr_router|Equal1~0_combout\)) # (!\inst|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(11),
	datab => \inst|cpu|F_pc\(9),
	datac => \inst|addr_router|Equal1~0_combout\,
	datad => \inst|cpu|F_pc\(10),
	combout => \inst|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y13_N6
\inst|cmd_xbar_demux|src2_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src2_valid~1_combout\ = (\inst|addr_router|Equal1~1_combout\ & (\inst|cpu_instruction_master_translator|uav_read~combout\ & ((\inst|cpu|F_pc\(2)) # (!\inst|addr_router|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal2~2_combout\,
	datab => \inst|addr_router|Equal1~1_combout\,
	datac => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datad => \inst|cpu|F_pc\(2),
	combout => \inst|cmd_xbar_demux|src2_valid~1_combout\);

-- Location: LCCOMB_X20_Y13_N30
\inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux_002|update_grant~1_combout\ & ((\inst|cmd_xbar_demux|src2_valid~1_combout\) # (\inst|cmd_xbar_demux_001|src2_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_demux|src2_valid~1_combout\,
	datac => \inst|cmd_xbar_mux_002|update_grant~1_combout\,
	datad => \inst|cmd_xbar_demux_001|src2_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X21_Y13_N17
\inst|cmd_xbar_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X20_Y13_N12
\inst|cmd_xbar_mux_002|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|arb|grant[0]~1_combout\ = (\inst|cmd_xbar_demux|src2_valid~1_combout\ & (((\inst|cmd_xbar_mux_002|arb|top_priority_reg\(1) & !\inst|cmd_xbar_demux_001|src2_valid~1_combout\)) # (!\inst|cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	datac => \inst|cmd_xbar_demux|src2_valid~1_combout\,
	datad => \inst|cmd_xbar_demux_001|src2_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_002|arb|grant[0]~1_combout\);

-- Location: FF_X20_Y13_N13
\inst|cmd_xbar_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_002|saved_grant\(0));

-- Location: FF_X19_Y13_N27
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X19_Y13_N26
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\))) 
-- # (!\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cmd_xbar_mux_002|saved_grant\(0),
	datac => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~q\,
	combout => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X19_Y13_N25
\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X22_Y15_N2
\inst|rsp_xbar_demux_002|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_002|src0_valid~combout\ = (\inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & \inst|memoria_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \inst|memoria_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_demux_002|src0_valid~combout\);

-- Location: LCCOMB_X19_Y13_N18
\inst|rsp_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|WideOr1~combout\ = (\inst|rsp_xbar_mux|src_payload~0_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\) # (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X19_Y13_N6
\inst|cpu|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_valid~0_combout\ = (!\inst|cpu|i_read~q\ & (\inst|rsp_xbar_mux|WideOr1~combout\ & (\inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & 
-- \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|i_read~q\,
	datab => \inst|rsp_xbar_mux|WideOr1~combout\,
	datac => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datad => \inst|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \inst|cpu|F_valid~0_combout\);

-- Location: FF_X19_Y13_N7
\inst|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_valid~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_valid~q\);

-- Location: FF_X17_Y15_N29
\inst|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|D_valid~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_valid~q\);

-- Location: FF_X10_Y14_N25
\inst|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|R_valid~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_new_inst~q\);

-- Location: LCCOMB_X17_Y15_N8
\inst|cpu|d_write_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_write_nxt~combout\ = (\inst|cpu|R_ctrl_st~q\ & ((\inst|cpu|E_new_inst~q\) # ((\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & \inst|cpu_data_master_translator|av_waitrequest~3_combout\)))) # (!\inst|cpu|R_ctrl_st~q\ & 
-- (((\inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\ & \inst|cpu_data_master_translator|av_waitrequest~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_st~q\,
	datab => \inst|cpu|E_new_inst~q\,
	datac => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	datad => \inst|cpu_data_master_translator|av_waitrequest~3_combout\,
	combout => \inst|cpu|d_write_nxt~combout\);

-- Location: FF_X17_Y15_N9
\inst|cpu|the_sopc_2_cpu_test_bench|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_write_nxt~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\);

-- Location: LCCOMB_X17_Y12_N24
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\inst|cpu_data_master_translator|write_accepted~q\ & (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|write_accepted~q\,
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|cpu|the_sopc_2_cpu_test_bench|d_write~q\,
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X22_Y12_N8
\inst|timer_geral_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\ = \inst|timer_geral_s1_translator|wait_latency_counter\(0) $ (((\inst|addr_router_001|Equal3~4_combout\ & 
-- (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \inst|addr_router_001|Equal3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal3~4_combout\,
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|addr_router_001|Equal3~5_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X22_Y12_N12
\inst|timer_geral_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|wait_latency_counter~2_combout\ = (\inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst|timer_geral_s1_translator|wait_latency_counter\(1) $ 
-- (\inst|timer_geral_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X22_Y12_N13
\inst|timer_geral_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X22_Y12_N22
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ = (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\ & 
-- (\inst|addr_router_001|Equal3~6_combout\ & !\inst|timer_geral_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst|timer_geral_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \inst|addr_router_001|Equal3~6_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X20_Y12_N16
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\) # (\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X20_Y12_N17
\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X22_Y12_N2
\inst|timer_geral_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|botoes_s1_translator|waitrequest_reset_override~q\ & !\inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|botoes_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|timer_geral_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X22_Y12_N30
\inst|timer_geral_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|read_latency_shift_reg~2_combout\ = (\inst|cpu_data_master_translator|uav_read~0_combout\ & (\inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\ & (\inst|addr_router_001|Equal3~6_combout\ & 
-- \inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|timer_geral_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|addr_router_001|Equal3~6_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|timer_geral_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X22_Y12_N31
\inst|timer_geral_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X17_Y17_N2
\inst|watchdog_timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|watchdog_timer|read_mux_out\(0) = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|watchdog_timer|timeout_occurred~q\) # ((\inst|watchdog_timer|control_register~q\ & \inst|watchdog_timer|Equal2~2_combout\)))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|control_register~q\ & ((\inst|watchdog_timer|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|control_register~q\,
	datac => \inst|watchdog_timer|timeout_occurred~q\,
	datad => \inst|watchdog_timer|Equal2~2_combout\,
	combout => \inst|watchdog_timer|read_mux_out\(0));

-- Location: FF_X17_Y17_N3
\inst|watchdog_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|watchdog_timer|read_mux_out\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer|readdata\(0));

-- Location: FF_X17_Y11_N21
\inst|watchdog_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|watchdog_timer|readdata\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|watchdog_timer_s1_translator|av_readdata_pre\(0));

-- Location: FF_X24_Y9_N17
\inst|timer_geral|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(16),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(16));

-- Location: LCCOMB_X24_Y9_N2
\inst|timer_geral|counter_snapshot[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[0]~3_combout\ = !\inst|timer_geral|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(0),
	combout => \inst|timer_geral|counter_snapshot[0]~3_combout\);

-- Location: FF_X24_Y9_N3
\inst|timer_geral|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(0));

-- Location: LCCOMB_X24_Y9_N16
\inst|timer_geral|read_mux_out[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[0]~12_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(16))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|timer_geral|counter_snapshot\(16),
	datad => \inst|timer_geral|counter_snapshot\(0),
	combout => \inst|timer_geral|read_mux_out[0]~12_combout\);

-- Location: FF_X26_Y9_N7
\inst|timer_geral|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|Equal0~10_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X26_Y9_N16
\inst|timer_geral|timeout_pulse\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|timeout_pulse~combout\ = (\inst|timer_geral|Equal0~10_combout\ & !\inst|timer_geral|delayed_unxcounter_is_zeroxx0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_geral|Equal0~10_combout\,
	datad => \inst|timer_geral|delayed_unxcounter_is_zeroxx0~q\,
	combout => \inst|timer_geral|timeout_pulse~combout\);

-- Location: LCCOMB_X22_Y12_N4
\inst|timer_geral|period_l_wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|period_l_wr_strobe~1_combout\ = (!\inst|timer_geral_s1_translator|wait_latency_counter\(1) & (\inst|timer_geral|period_l_wr_strobe~0_combout\ & !\inst|timer_geral_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral_s1_translator|wait_latency_counter\(1),
	datac => \inst|timer_geral|period_l_wr_strobe~0_combout\,
	datad => \inst|timer_geral_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_geral|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X26_Y9_N28
\inst|timer_geral|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|timeout_occurred~0_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & (!\inst|timer_geral|period_l_wr_strobe~1_combout\ & ((\inst|timer_geral|timeout_pulse~combout\) # (\inst|timer_geral|timeout_occurred~q\)))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|timer_geral|timeout_pulse~combout\) # ((\inst|timer_geral|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|timer_geral|timeout_pulse~combout\,
	datac => \inst|timer_geral|timeout_occurred~q\,
	datad => \inst|timer_geral|period_l_wr_strobe~1_combout\,
	combout => \inst|timer_geral|timeout_occurred~0_combout\);

-- Location: FF_X26_Y9_N29
\inst|timer_geral|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|timeout_occurred~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|timeout_occurred~q\);

-- Location: LCCOMB_X26_Y9_N30
\inst|timer_geral|read_mux_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[0]~13_combout\ = (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|timer_geral|timeout_occurred~q\) # ((\inst|watchdog_timer|Equal2~2_combout\ & \inst|timer_geral|control_register\(0))))) # 
-- (!\inst|watchdog_timer|Equal2~3_combout\ & (\inst|watchdog_timer|Equal2~2_combout\ & (\inst|timer_geral|control_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~3_combout\,
	datab => \inst|watchdog_timer|Equal2~2_combout\,
	datac => \inst|timer_geral|control_register\(0),
	datad => \inst|timer_geral|timeout_occurred~q\,
	combout => \inst|timer_geral|read_mux_out[0]~13_combout\);

-- Location: LCCOMB_X27_Y12_N0
\inst|timer_geral|read_mux_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[0]~11_combout\ = (\inst|timer_geral|period_l_register\(0) & (((\inst|timer_geral|period_h_register\(0) & \inst|watchdog_timer|Equal2~0_combout\)))) # (!\inst|timer_geral|period_l_register\(0) & 
-- ((\inst|watchdog_timer|Equal2~1_combout\) # ((\inst|timer_geral|period_h_register\(0) & \inst|watchdog_timer|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_l_register\(0),
	datab => \inst|watchdog_timer|Equal2~1_combout\,
	datac => \inst|timer_geral|period_h_register\(0),
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[0]~11_combout\);

-- Location: LCCOMB_X24_Y9_N10
\inst|timer_geral|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out\(0) = (\inst|timer_geral|read_mux_out[0]~12_combout\) # ((\inst|timer_geral|read_mux_out[0]~13_combout\) # (\inst|timer_geral|read_mux_out[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_geral|read_mux_out[0]~12_combout\,
	datac => \inst|timer_geral|read_mux_out[0]~13_combout\,
	datad => \inst|timer_geral|read_mux_out[0]~11_combout\,
	combout => \inst|timer_geral|read_mux_out\(0));

-- Location: FF_X24_Y9_N11
\inst|timer_geral|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(0));

-- Location: LCCOMB_X24_Y9_N28
\inst|timer_geral_s1_translator|av_readdata_pre[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst|timer_geral|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|readdata\(0),
	combout => \inst|timer_geral_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X24_Y9_N29
\inst|timer_geral_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X17_Y11_N20
\inst|rsp_xbar_mux_001|src_data[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~18_combout\ = (\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|watchdog_timer_s1_translator|av_readdata_pre\(0)) # ((\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_geral_s1_translator|av_readdata_pre\(0))))) # (!\inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_geral_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_geral_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|watchdog_timer_s1_translator|av_readdata_pre\(0),
	datad => \inst|timer_geral_s1_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~18_combout\);

-- Location: LCCOMB_X23_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[0]~8_combout\ = !\inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[0]~8_combout\);

-- Location: FF_X23_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable[0]~8_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X21_Y18_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0) & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y18_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~15_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\ & ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\))) # (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~2_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~15_combout\);

-- Location: LCCOMB_X22_Y18_N14
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~16_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~15_combout\) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & 
-- !\inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|sopc_2_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|address\(8),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~15_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X22_Y18_N15
\inst|cpu|the_sopc_2_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(0));

-- Location: FF_X22_Y13_N27
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|readdata\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y13_N26
\inst|rsp_xbar_mux_001|src_data[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~17_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~17_combout\);

-- Location: LCCOMB_X24_Y16_N2
\inst|botoes|readdata[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|readdata[0]~2_combout\ = (\inst|cpu|W_alu_result\(2) & ((\inst|botoes|edge_capture\(0)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|botoes|irq_mask\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|botoes|irq_mask\(0),
	datad => \inst|botoes|edge_capture\(0),
	combout => \inst|botoes|readdata[0]~2_combout\);

-- Location: LCCOMB_X24_Y16_N4
\inst|botoes|read_mux_out[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|botoes|read_mux_out[0]~2_combout\ = (\botoes[0]~input_o\ & !\inst|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \botoes[0]~input_o\,
	datac => \inst|cpu|W_alu_result\(2),
	combout => \inst|botoes|read_mux_out[0]~2_combout\);

-- Location: FF_X24_Y16_N3
\inst|botoes|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|botoes|readdata[0]~2_combout\,
	asdata => \inst|botoes|read_mux_out[0]~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes|readdata\(0));

-- Location: FF_X24_Y14_N25
\inst|botoes_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|botoes|readdata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|botoes_s1_translator|av_readdata_pre\(0));

-- Location: FF_X28_Y13_N17
\inst|spi|endofpacketvalue_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|endofpacketvalue_reg\(0));

-- Location: LCCOMB_X27_Y13_N26
\inst|spi|spi_slave_select_holding_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[0]~0_combout\ = !\inst|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|d_writedata\(0),
	combout => \inst|spi|spi_slave_select_holding_reg[0]~0_combout\);

-- Location: FF_X27_Y13_N27
\inst|spi|spi_slave_select_holding_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[0]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(0));

-- Location: FF_X28_Y13_N21
\inst|spi|spi_slave_select_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(0));

-- Location: LCCOMB_X28_Y13_N16
\inst|spi|p1_data_to_cpu[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[0]~11_combout\ = (\inst|cpu|W_alu_result\(2) & ((!\inst|spi|spi_slave_select_reg\(0)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|spi|endofpacketvalue_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datac => \inst|spi|endofpacketvalue_reg\(0),
	datad => \inst|spi|spi_slave_select_reg\(0),
	combout => \inst|spi|p1_data_to_cpu[0]~11_combout\);

-- Location: FF_X24_Y10_N27
\inst|spi|tx_holding_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|tx_holding_reg\(1));

-- Location: LCCOMB_X28_Y12_N14
\inst|spi|shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~3_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|tx_holding_reg\(1)))) # (!\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|shift_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|shift_reg\(2),
	datab => \inst|spi|tx_holding_reg\(1),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~3_combout\);

-- Location: FF_X28_Y12_N15
\inst|spi|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(1));

-- Location: LCCOMB_X28_Y12_N2
\inst|spi|shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|shift_reg~1_combout\ = (\inst|spi|shift_reg[0]~0_combout\ & (\inst|spi|tx_holding_reg\(0))) # (!\inst|spi|shift_reg[0]~0_combout\ & ((\inst|spi|shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|tx_holding_reg\(0),
	datab => \inst|spi|shift_reg\(1),
	datad => \inst|spi|shift_reg[0]~0_combout\,
	combout => \inst|spi|shift_reg~1_combout\);

-- Location: FF_X28_Y12_N3
\inst|spi|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|shift_reg~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|shift_reg\(0));

-- Location: LCCOMB_X28_Y12_N28
\inst|spi|rx_holding_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|rx_holding_reg[0]~feeder_combout\ = \inst|spi|shift_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|spi|shift_reg\(0),
	combout => \inst|spi|rx_holding_reg[0]~feeder_combout\);

-- Location: FF_X28_Y12_N29
\inst|spi|rx_holding_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|rx_holding_reg[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|transmitting~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|rx_holding_reg\(0));

-- Location: LCCOMB_X23_Y14_N14
\inst|spi|data_to_cpu[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|data_to_cpu[1]~2_combout\ = \inst|cpu|W_alu_result\(3) $ (((\inst|cpu|W_alu_result\(2) & \inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|spi|data_to_cpu[1]~2_combout\);

-- Location: LCCOMB_X24_Y14_N22
\inst|spi|p1_data_to_cpu[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[0]~12_combout\ = (\inst|spi|data_to_cpu[1]~2_combout\ & (\inst|cpu|W_alu_result\(4) & (\inst|spi|p1_data_to_cpu[0]~11_combout\))) # (!\inst|spi|data_to_cpu[1]~2_combout\ & (((\inst|spi|rx_holding_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(4),
	datab => \inst|spi|p1_data_to_cpu[0]~11_combout\,
	datac => \inst|spi|rx_holding_reg\(0),
	datad => \inst|spi|data_to_cpu[1]~2_combout\,
	combout => \inst|spi|p1_data_to_cpu[0]~12_combout\);

-- Location: FF_X24_Y14_N23
\inst|spi|data_to_cpu[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[0]~12_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(0));

-- Location: FF_X24_Y14_N31
\inst|spi_spi_control_port_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X24_Y14_N30
\inst|rsp_xbar_mux_001|src_data[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~14_combout\ = (\inst|botoes_s1_translator|read_latency_shift_reg\(0) & ((\inst|botoes_s1_translator|av_readdata_pre\(0)) # ((\inst|spi_spi_control_port_translator|av_readdata_pre\(0) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst|botoes_s1_translator|read_latency_shift_reg\(0) & (((\inst|spi_spi_control_port_translator|av_readdata_pre\(0) & 
-- \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|botoes_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|botoes_s1_translator|av_readdata_pre\(0),
	datac => \inst|spi_spi_control_port_translator|av_readdata_pre\(0),
	datad => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~14_combout\);

-- Location: FF_X26_Y22_N5
\inst|timestamp_timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|internal_counter\(16),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(16));

-- Location: LCCOMB_X26_Y22_N6
\inst|timestamp_timer|counter_snapshot[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|counter_snapshot[0]~3_combout\ = !\inst|timestamp_timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timestamp_timer|internal_counter\(0),
	combout => \inst|timestamp_timer|counter_snapshot[0]~3_combout\);

-- Location: FF_X26_Y22_N7
\inst|timestamp_timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|counter_snapshot[0]~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timestamp_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|counter_snapshot\(0));

-- Location: LCCOMB_X26_Y22_N4
\inst|timestamp_timer|read_mux_out[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[0]~12_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timestamp_timer|counter_snapshot\(16))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timestamp_timer|counter_snapshot\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timestamp_timer|counter_snapshot\(16),
	datad => \inst|timestamp_timer|counter_snapshot\(0),
	combout => \inst|timestamp_timer|read_mux_out[0]~12_combout\);

-- Location: FF_X27_Y17_N13
\inst|timestamp_timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timestamp_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|control_register\(0));

-- Location: LCCOMB_X27_Y17_N12
\inst|timestamp_timer|read_mux_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[0]~13_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|timestamp_timer|control_register\(0)) # ((\inst|watchdog_timer|Equal2~3_combout\ & \inst|timestamp_timer|timeout_occurred~q\)))) # 
-- (!\inst|watchdog_timer|Equal2~2_combout\ & (\inst|watchdog_timer|Equal2~3_combout\ & ((\inst|timestamp_timer|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|watchdog_timer|Equal2~3_combout\,
	datac => \inst|timestamp_timer|control_register\(0),
	datad => \inst|timestamp_timer|timeout_occurred~q\,
	combout => \inst|timestamp_timer|read_mux_out[0]~13_combout\);

-- Location: LCCOMB_X26_Y21_N26
\inst|timestamp_timer|read_mux_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out[0]~11_combout\ = (\inst|watchdog_timer|Equal2~1_combout\ & (((\inst|watchdog_timer|Equal2~0_combout\ & \inst|timestamp_timer|period_h_register\(0))) # (!\inst|timestamp_timer|period_l_register\(0)))) # 
-- (!\inst|watchdog_timer|Equal2~1_combout\ & (\inst|watchdog_timer|Equal2~0_combout\ & (\inst|timestamp_timer|period_h_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|watchdog_timer|Equal2~0_combout\,
	datac => \inst|timestamp_timer|period_h_register\(0),
	datad => \inst|timestamp_timer|period_l_register\(0),
	combout => \inst|timestamp_timer|read_mux_out[0]~11_combout\);

-- Location: LCCOMB_X22_Y21_N30
\inst|timestamp_timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timestamp_timer|read_mux_out\(0) = (\inst|timestamp_timer|read_mux_out[0]~12_combout\) # ((\inst|timestamp_timer|read_mux_out[0]~13_combout\) # (\inst|timestamp_timer|read_mux_out[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timestamp_timer|read_mux_out[0]~12_combout\,
	datac => \inst|timestamp_timer|read_mux_out[0]~13_combout\,
	datad => \inst|timestamp_timer|read_mux_out[0]~11_combout\,
	combout => \inst|timestamp_timer|read_mux_out\(0));

-- Location: FF_X22_Y21_N31
\inst|timestamp_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timestamp_timer|read_mux_out\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer|readdata\(0));

-- Location: FF_X22_Y21_N27
\inst|timestamp_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timestamp_timer|readdata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timestamp_timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y14_N16
\inst|sys_clk_timer|read_mux_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[0]~13_combout\ = (\inst|watchdog_timer|Equal2~2_combout\ & ((\inst|sys_clk_timer|control_register~q\) # ((\inst|watchdog_timer|Equal2~3_combout\ & \inst|sys_clk_timer|timeout_occurred~q\)))) # 
-- (!\inst|watchdog_timer|Equal2~2_combout\ & (((\inst|watchdog_timer|Equal2~3_combout\ & \inst|sys_clk_timer|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~2_combout\,
	datab => \inst|sys_clk_timer|control_register~q\,
	datac => \inst|watchdog_timer|Equal2~3_combout\,
	datad => \inst|sys_clk_timer|timeout_occurred~q\,
	combout => \inst|sys_clk_timer|read_mux_out[0]~13_combout\);

-- Location: FF_X28_Y17_N5
\inst|sys_clk_timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|sys_clk_timer|internal_counter\(16),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|counter_snapshot\(16));

-- Location: LCCOMB_X28_Y17_N4
\inst|sys_clk_timer|read_mux_out[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[0]~12_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & ((\inst|sys_clk_timer|counter_snapshot\(16)))) # (!\inst|cpu|W_alu_result\(2) & (\inst|sys_clk_timer|counter_snapshot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer|counter_snapshot\(0),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|sys_clk_timer|counter_snapshot\(16),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|sys_clk_timer|read_mux_out[0]~12_combout\);

-- Location: LCCOMB_X28_Y14_N6
\inst|sys_clk_timer|read_mux_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out[0]~11_combout\ = (\inst|watchdog_timer|Equal2~0_combout\ & ((\inst|sys_clk_timer|period_h_register\(0)) # ((!\inst|sys_clk_timer|period_l_register\(0) & \inst|watchdog_timer|Equal2~1_combout\)))) # 
-- (!\inst|watchdog_timer|Equal2~0_combout\ & (!\inst|sys_clk_timer|period_l_register\(0) & ((\inst|watchdog_timer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~0_combout\,
	datab => \inst|sys_clk_timer|period_l_register\(0),
	datac => \inst|sys_clk_timer|period_h_register\(0),
	datad => \inst|watchdog_timer|Equal2~1_combout\,
	combout => \inst|sys_clk_timer|read_mux_out[0]~11_combout\);

-- Location: LCCOMB_X28_Y14_N22
\inst|sys_clk_timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer|read_mux_out\(0) = (\inst|sys_clk_timer|read_mux_out[0]~13_combout\) # ((\inst|sys_clk_timer|read_mux_out[0]~12_combout\) # (\inst|sys_clk_timer|read_mux_out[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sys_clk_timer|read_mux_out[0]~13_combout\,
	datac => \inst|sys_clk_timer|read_mux_out[0]~12_combout\,
	datad => \inst|sys_clk_timer|read_mux_out[0]~11_combout\,
	combout => \inst|sys_clk_timer|read_mux_out\(0));

-- Location: FF_X28_Y14_N23
\inst|sys_clk_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer|read_mux_out\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer|readdata\(0));

-- Location: LCCOMB_X22_Y21_N0
\inst|sys_clk_timer_s1_translator|av_readdata_pre[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sys_clk_timer_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst|sys_clk_timer|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sys_clk_timer|readdata\(0),
	combout => \inst|sys_clk_timer_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X22_Y21_N1
\inst|sys_clk_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sys_clk_timer_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y21_N26
\inst|rsp_xbar_mux_001|src_data[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~15_combout\ = (\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|sys_clk_timer_s1_translator|av_readdata_pre\(0)) # ((\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timestamp_timer_s1_translator|av_readdata_pre\(0))))) # (!\inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timestamp_timer_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timestamp_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timestamp_timer_s1_translator|av_readdata_pre\(0),
	datad => \inst|sys_clk_timer_s1_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~15_combout\);

-- Location: LCCOMB_X22_Y13_N6
\inst|rsp_xbar_mux_001|src_data[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~16_combout\ = (\inst|rsp_xbar_mux_001|src_data[0]~14_combout\) # (\inst|rsp_xbar_mux_001|src_data[0]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|rsp_xbar_mux_001|src_data[0]~14_combout\,
	datad => \inst|rsp_xbar_mux_001|src_data[0]~15_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[0]~16_combout\);

-- Location: LCCOMB_X22_Y13_N8
\inst|rsp_xbar_mux_001|src_data[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~19_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|rsp_xbar_mux_001|src_data[0]~18_combout\) # ((\inst|rsp_xbar_mux_001|src_data[0]~17_combout\) # (\inst|rsp_xbar_mux_001|src_data[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|rsp_xbar_mux_001|src_data[0]~18_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[0]~17_combout\,
	datad => \inst|rsp_xbar_mux_001|src_data[0]~16_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[0]~19_combout\);

-- Location: LCCOMB_X21_Y17_N24
\inst|rsp_xbar_mux_001|src_payload~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~79_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datac => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~79_combout\);

-- Location: LCCOMB_X26_Y16_N28
\inst|timer_geral|read_mux_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out~28_combout\ = (\inst|cpu|W_alu_result\(3) & (!\inst|cpu|W_alu_result\(4) & (!\inst|timer_geral|period_l_register\(8) & !\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|timer_geral|period_l_register\(8),
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|timer_geral|read_mux_out~28_combout\);

-- Location: FF_X26_Y10_N25
\inst|timer_geral|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|internal_counter\(24),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(24));

-- Location: LCCOMB_X26_Y10_N18
\inst|timer_geral|counter_snapshot[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|counter_snapshot[8]~6_combout\ = !\inst|timer_geral|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer_geral|internal_counter\(8),
	combout => \inst|timer_geral|counter_snapshot[8]~6_combout\);

-- Location: FF_X26_Y10_N19
\inst|timer_geral|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|counter_snapshot[8]~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|timer_geral|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|counter_snapshot\(8));

-- Location: LCCOMB_X26_Y10_N24
\inst|timer_geral|read_mux_out[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[8]~29_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|W_alu_result\(2) & (\inst|timer_geral|counter_snapshot\(24))) # (!\inst|cpu|W_alu_result\(2) & ((\inst|timer_geral|counter_snapshot\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(2),
	datab => \inst|porta_a|data_out[2]~0_combout\,
	datac => \inst|timer_geral|counter_snapshot\(24),
	datad => \inst|timer_geral|counter_snapshot\(8),
	combout => \inst|timer_geral|read_mux_out[8]~29_combout\);

-- Location: LCCOMB_X27_Y12_N22
\inst|timer_geral|read_mux_out[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_geral|read_mux_out[8]~30_combout\ = (\inst|timer_geral|read_mux_out~28_combout\) # ((\inst|timer_geral|read_mux_out[8]~29_combout\) # ((\inst|timer_geral|period_h_register\(8) & \inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_geral|period_h_register\(8),
	datab => \inst|timer_geral|read_mux_out~28_combout\,
	datac => \inst|timer_geral|read_mux_out[8]~29_combout\,
	datad => \inst|watchdog_timer|Equal2~0_combout\,
	combout => \inst|timer_geral|read_mux_out[8]~30_combout\);

-- Location: FF_X27_Y12_N23
\inst|timer_geral|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|timer_geral|read_mux_out[8]~30_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral|readdata\(8));

-- Location: FF_X26_Y14_N11
\inst|timer_geral_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|timer_geral|readdata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_geral_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y14_N10
\inst|rsp_xbar_mux_001|src_payload~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~83_combout\ = (\inst|rsp_xbar_mux_001|src_payload~82_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst|timer_geral_s1_translator|av_readdata_pre\(8) & 
-- \inst|timer_geral_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~82_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst|timer_geral_s1_translator|av_readdata_pre\(8),
	datad => \inst|timer_geral_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~83_combout\);

-- Location: LCCOMB_X27_Y11_N8
\inst|uart|the_sopc_2_uart_regs|selected_read_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_regs|selected_read_data\(8) = (\inst|watchdog_timer|Equal2~1_combout\ & ((\inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\) # ((\inst|uart|the_sopc_2_uart_regs|control_reg\(8) & \inst|watchdog_timer|Equal2~0_combout\)))) 
-- # (!\inst|watchdog_timer|Equal2~1_combout\ & (\inst|uart|the_sopc_2_uart_regs|control_reg\(8) & (\inst|watchdog_timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|watchdog_timer|Equal2~1_combout\,
	datab => \inst|uart|the_sopc_2_uart_regs|control_reg\(8),
	datac => \inst|watchdog_timer|Equal2~0_combout\,
	datad => \inst|uart|the_sopc_2_uart_regs|status_reg[8]~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_regs|selected_read_data\(8));

-- Location: FF_X27_Y11_N9
\inst|uart|the_sopc_2_uart_regs|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_regs|selected_read_data\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_regs|readdata\(8));

-- Location: FF_X26_Y14_N17
\inst|uart_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|uart|the_sopc_2_uart_regs|readdata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart_s1_translator|av_readdata_pre\(8));

-- Location: FF_X24_Y13_N1
\inst|spi|iE_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|iE_reg~q\);

-- Location: FF_X27_Y13_N23
\inst|spi|spi_slave_select_holding_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(8));

-- Location: FF_X27_Y13_N25
\inst|spi|spi_slave_select_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(8));

-- Location: LCCOMB_X27_Y13_N24
\inst|spi|p1_data_to_cpu[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[8]~28_combout\ = (\inst|cpu|W_alu_result\(4) & \inst|spi|spi_slave_select_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|W_alu_result\(4),
	datac => \inst|spi|spi_slave_select_reg\(8),
	combout => \inst|spi|p1_data_to_cpu[8]~28_combout\);

-- Location: LCCOMB_X24_Y13_N0
\inst|spi|p1_data_to_cpu[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[8]~30_combout\ = (\inst|spi|p1_data_to_cpu[8]~29_combout\ & (((\inst|spi|p1_data_to_cpu[8]~28_combout\)) # (!\inst|spi|data_to_cpu[9]~4_combout\))) # (!\inst|spi|p1_data_to_cpu[8]~29_combout\ & (\inst|spi|data_to_cpu[9]~4_combout\ 
-- & (\inst|spi|iE_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|p1_data_to_cpu[8]~29_combout\,
	datab => \inst|spi|data_to_cpu[9]~4_combout\,
	datac => \inst|spi|iE_reg~q\,
	datad => \inst|spi|p1_data_to_cpu[8]~28_combout\,
	combout => \inst|spi|p1_data_to_cpu[8]~30_combout\);

-- Location: LCCOMB_X24_Y13_N30
\inst|spi|p1_data_to_cpu[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|p1_data_to_cpu[8]~31_combout\ = (\inst|spi|p1_data_to_cpu[8]~30_combout\ & ((\inst|cpu|W_alu_result\(3)) # (\inst|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datac => \inst|spi|p1_data_to_cpu[8]~30_combout\,
	datad => \inst|cpu|W_alu_result\(2),
	combout => \inst|spi|p1_data_to_cpu[8]~31_combout\);

-- Location: FF_X24_Y13_N31
\inst|spi|data_to_cpu[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|p1_data_to_cpu[8]~31_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|data_to_cpu\(8));

-- Location: FF_X24_Y13_N15
\inst|spi_spi_control_port_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|data_to_cpu\(8),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi_spi_control_port_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y14_N16
\inst|rsp_xbar_mux_001|src_payload~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~80_combout\ = (\inst|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst|uart_s1_translator|av_readdata_pre\(8)) # ((\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst|spi_spi_control_port_translator|av_readdata_pre\(8))))) # (!\inst|uart_s1_translator|read_latency_shift_reg\(0) & (\inst|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst|spi_spi_control_port_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst|uart_s1_translator|av_readdata_pre\(8),
	datad => \inst|spi_spi_control_port_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux_001|src_payload~80_combout\);

-- Location: LCCOMB_X21_Y17_N26
\inst|rsp_xbar_mux_001|src_payload~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~84_combout\ = (\inst|rsp_xbar_mux_001|src_payload~81_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~79_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~83_combout\) # (\inst|rsp_xbar_mux_001|src_payload~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~81_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~79_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~83_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~80_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~84_combout\);

-- Location: LCCOMB_X20_Y14_N4
\inst|cpu|av_ld_byte1_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte1_data[0]~2_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (\inst|cpu|av_fill_bit~1_combout\)) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|rsp_xbar_mux_001|src_payload~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_fill_bit~1_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~84_combout\,
	datad => \inst|cpu|av_ld_aligning_data~q\,
	combout => \inst|cpu|av_ld_byte1_data[0]~2_combout\);

-- Location: LCCOMB_X19_Y15_N18
\inst|cpu|av_ld_byte2_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte2_data[0]~2_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_fill_bit~1_combout\))) # (!\inst|cpu|av_ld_aligning_data~q\ & (\inst|rsp_xbar_mux_001|src_payload~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~114_combout\,
	datab => \inst|cpu|av_ld_aligning_data~q\,
	datad => \inst|cpu|av_fill_bit~1_combout\,
	combout => \inst|cpu|av_ld_byte2_data[0]~2_combout\);

-- Location: LCCOMB_X20_Y16_N8
\inst|cpu|av_ld_byte3_data_nxt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~18_combout\ = (\inst|rsp_xbar_demux_002|src1_valid~combout\ & ((\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a24~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst|memoria|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datac => \inst|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X20_Y16_N22
\inst|cpu|av_ld_byte3_data_nxt~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~30_combout\ = (\inst|rsp_xbar_mux_001|src_payload~20_combout\) # ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24) 
-- & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu|av_ld_byte3_data_nxt~30_combout\);

-- Location: LCCOMB_X19_Y15_N26
\inst|cpu|av_ld_byte3_data_nxt~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte3_data_nxt~19_combout\ = (\inst|cpu|av_ld_aligning_data~q\ & (((\inst|cpu|av_fill_bit~1_combout\)))) # (!\inst|cpu|av_ld_aligning_data~q\ & ((\inst|cpu|av_ld_byte3_data_nxt~18_combout\) # 
-- ((\inst|cpu|av_ld_byte3_data_nxt~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_aligning_data~q\,
	datab => \inst|cpu|av_ld_byte3_data_nxt~18_combout\,
	datac => \inst|cpu|av_ld_byte3_data_nxt~30_combout\,
	datad => \inst|cpu|av_fill_bit~1_combout\,
	combout => \inst|cpu|av_ld_byte3_data_nxt~19_combout\);

-- Location: FF_X19_Y15_N27
\inst|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data_nxt~19_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte3_data\(0));

-- Location: FF_X19_Y15_N19
\inst|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[0]~2_combout\,
	asdata => \inst|cpu|av_ld_byte3_data\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte2_data\(0));

-- Location: FF_X20_Y14_N5
\inst|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte1_data[0]~2_combout\,
	asdata => \inst|cpu|av_ld_byte2_data\(0),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X17_Y14_N16
\inst|cpu|av_ld_byte0_data_nxt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|av_ld_byte0_data_nxt[0]~6_combout\ = (\inst|cpu|av_ld_rshift8~1_combout\ & ((\inst|rsp_xbar_mux_001|src_data[0]~13_combout\) # ((\inst|rsp_xbar_mux_001|src_data[0]~19_combout\)))) # (!\inst|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst|cpu|av_ld_byte1_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[0]~13_combout\,
	datab => \inst|rsp_xbar_mux_001|src_data[0]~19_combout\,
	datac => \inst|cpu|av_ld_rshift8~1_combout\,
	datad => \inst|cpu|av_ld_byte1_data\(0),
	combout => \inst|cpu|av_ld_byte0_data_nxt[0]~6_combout\);

-- Location: FF_X17_Y14_N17
\inst|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|av_ld_byte0_data_nxt[0]~6_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X12_Y18_N14
\inst|cpu|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_hi[15]~1_combout\ = (\inst|cpu|R_src2_use_imm~q\ & (((\inst|cpu|D_iw\(21))))) # (!\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|R_ctrl_hi_imm16~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_ctrl_hi_imm16~q\ & 
-- (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_src2_use_imm~q\,
	datab => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_ctrl_hi_imm16~q\,
	combout => \inst|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X12_Y18_N4
\inst|cpu|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src2_hi[15]~2_combout\ = (!\inst|cpu|R_ctrl_force_src2_zero~q\ & (!\inst|cpu|R_ctrl_unsigned_lo_imm16~q\ & \inst|cpu|R_src2_hi[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_force_src2_zero~q\,
	datab => \inst|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datac => \inst|cpu|R_src2_hi[15]~1_combout\,
	combout => \inst|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X12_Y18_N5
\inst|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|R_src2_hi[15]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(31));

-- Location: LCCOMB_X14_Y19_N2
\inst|cpu|E_logic_result[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[31]~32_combout\ = (\inst|cpu|E_src1\(31) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(31) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(31) & ((\inst|cpu|R_logic_op\(1) & (\inst|cpu|E_src2\(31))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|E_src2\(31) & !\inst|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(31),
	datab => \inst|cpu|R_logic_op\(1),
	datac => \inst|cpu|E_src2\(31),
	datad => \inst|cpu|R_logic_op\(0),
	combout => \inst|cpu|E_logic_result[31]~32_combout\);

-- Location: LCCOMB_X15_Y18_N22
\inst|cpu|E_src2[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[19]~13_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[19]~13_combout\);

-- Location: FF_X15_Y18_N23
\inst|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[19]~13_combout\,
	asdata => \inst|cpu|D_iw\(9),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(19));

-- Location: LCCOMB_X11_Y18_N0
\inst|cpu|E_logic_result[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[19]~30_combout\ = (\inst|cpu|E_src2\(19) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(19)))))) # (!\inst|cpu|E_src2\(19) & ((\inst|cpu|E_src1\(19) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(19) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(0),
	datab => \inst|cpu|E_src2\(19),
	datac => \inst|cpu|E_src1\(19),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[19]~30_combout\);

-- Location: LCCOMB_X11_Y18_N28
\inst|cpu|Equal122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~8_combout\ = (!\inst|cpu|E_logic_result[18]~31_combout\ & (!\inst|cpu|E_logic_result[19]~30_combout\ & (!\inst|cpu|E_logic_result[20]~29_combout\ & !\inst|cpu|E_logic_result[21]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[18]~31_combout\,
	datab => \inst|cpu|E_logic_result[19]~30_combout\,
	datac => \inst|cpu|E_logic_result[20]~29_combout\,
	datad => \inst|cpu|E_logic_result[21]~28_combout\,
	combout => \inst|cpu|Equal122~8_combout\);

-- Location: LCCOMB_X11_Y14_N18
\inst|cpu|E_logic_result[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[22]~27_combout\ = (\inst|cpu|E_src2\(22) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(22) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(22) & ((\inst|cpu|E_src1\(22) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(22) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(22),
	datab => \inst|cpu|E_src1\(22),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[22]~27_combout\);

-- Location: LCCOMB_X11_Y15_N22
\inst|cpu|E_logic_result[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[24]~25_combout\ = (\inst|cpu|E_src1\(24) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src2\(24)))))) # (!\inst|cpu|E_src1\(24) & ((\inst|cpu|E_src2\(24) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(24) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(24),
	datab => \inst|cpu|R_logic_op\(0),
	datac => \inst|cpu|E_src2\(24),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[24]~25_combout\);

-- Location: LCCOMB_X11_Y14_N8
\inst|cpu|E_logic_result[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[23]~26_combout\ = (\inst|cpu|E_src2\(23) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(23) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(23) & ((\inst|cpu|E_src1\(23) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(23) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(23),
	datab => \inst|cpu|E_src1\(23),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[23]~26_combout\);

-- Location: LCCOMB_X11_Y14_N20
\inst|cpu|Equal122~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~7_combout\ = (!\inst|cpu|E_logic_result[25]~24_combout\ & (!\inst|cpu|E_logic_result[22]~27_combout\ & (!\inst|cpu|E_logic_result[24]~25_combout\ & !\inst|cpu|E_logic_result[23]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[25]~24_combout\,
	datab => \inst|cpu|E_logic_result[22]~27_combout\,
	datac => \inst|cpu|E_logic_result[24]~25_combout\,
	datad => \inst|cpu|E_logic_result[23]~26_combout\,
	combout => \inst|cpu|Equal122~7_combout\);

-- Location: LCCOMB_X11_Y17_N12
\inst|cpu|E_logic_result[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[1]~16_combout\ = (\inst|cpu|E_src2\(1) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(1) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(1) & ((\inst|cpu|E_src1\(1) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src1\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(1),
	datab => \inst|cpu|E_src1\(1),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[1]~16_combout\);

-- Location: LCCOMB_X11_Y15_N18
\inst|cpu|E_logic_result[30]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[30]~19_combout\ = (\inst|cpu|E_src1\(30) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(30) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(30) & ((\inst|cpu|E_src2\(30) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(30) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(30),
	datab => \inst|cpu|E_src2\(30),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[30]~19_combout\);

-- Location: LCCOMB_X11_Y18_N10
\inst|cpu|Equal122~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~5_combout\ = (!\inst|cpu|E_logic_result[5]~15_combout\ & (!\inst|cpu|E_logic_result[6]~4_combout\ & (!\inst|cpu|E_logic_result[1]~16_combout\ & !\inst|cpu|E_logic_result[30]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[5]~15_combout\,
	datab => \inst|cpu|E_logic_result[6]~4_combout\,
	datac => \inst|cpu|E_logic_result[1]~16_combout\,
	datad => \inst|cpu|E_logic_result[30]~19_combout\,
	combout => \inst|cpu|Equal122~5_combout\);

-- Location: LCCOMB_X11_Y18_N6
\inst|cpu|Equal122~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~9_combout\ = (\inst|cpu|Equal122~6_combout\ & (\inst|cpu|Equal122~8_combout\ & (\inst|cpu|Equal122~7_combout\ & \inst|cpu|Equal122~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal122~6_combout\,
	datab => \inst|cpu|Equal122~8_combout\,
	datac => \inst|cpu|Equal122~7_combout\,
	datad => \inst|cpu|Equal122~5_combout\,
	combout => \inst|cpu|Equal122~9_combout\);

-- Location: LCCOMB_X11_Y17_N2
\inst|cpu|E_logic_result[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[3]~1_combout\ = (\inst|cpu|E_src2\(3) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(3) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(3) & ((\inst|cpu|E_src1\(3) & ((\inst|cpu|R_logic_op\(1)))) # (!\inst|cpu|E_src1\(3) 
-- & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(3),
	datab => \inst|cpu|E_src1\(3),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[3]~1_combout\);

-- Location: LCCOMB_X12_Y14_N12
\inst|cpu|E_logic_result[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[15]~7_combout\ = (\inst|cpu|E_src1\(15) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src2\(15) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src1\(15) & ((\inst|cpu|E_src2\(15) & ((\inst|cpu|R_logic_op\(1)))) # 
-- (!\inst|cpu|E_src2\(15) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1\(15),
	datab => \inst|cpu|E_src2\(15),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[15]~7_combout\);

-- Location: LCCOMB_X14_Y14_N12
\inst|cpu|Equal122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~0_combout\ = (!\inst|cpu|E_logic_result[17]~5_combout\ & (!\inst|cpu|E_logic_result[15]~7_combout\ & (!\inst|cpu|E_logic_result[2]~0_combout\ & !\inst|cpu|E_logic_result[16]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[17]~5_combout\,
	datab => \inst|cpu|E_logic_result[15]~7_combout\,
	datac => \inst|cpu|E_logic_result[2]~0_combout\,
	datad => \inst|cpu|E_logic_result[16]~6_combout\,
	combout => \inst|cpu|Equal122~0_combout\);

-- Location: LCCOMB_X15_Y16_N0
\inst|cpu|Equal122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~1_combout\ = (!\inst|cpu|E_logic_result[4]~2_combout\ & (!\inst|cpu|E_logic_result[0]~18_combout\ & (!\inst|cpu|E_logic_result[3]~1_combout\ & \inst|cpu|Equal122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[4]~2_combout\,
	datab => \inst|cpu|E_logic_result[0]~18_combout\,
	datac => \inst|cpu|E_logic_result[3]~1_combout\,
	datad => \inst|cpu|Equal122~0_combout\,
	combout => \inst|cpu|Equal122~1_combout\);

-- Location: LCCOMB_X14_Y16_N30
\inst|cpu|E_logic_result[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[11]~10_combout\ = (\inst|cpu|E_src2\(11) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(11) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(11) & ((\inst|cpu|E_src1\(11) & (\inst|cpu|R_logic_op\(1))) # 
-- (!\inst|cpu|E_src1\(11) & (!\inst|cpu|R_logic_op\(1) & !\inst|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(11),
	datab => \inst|cpu|E_src1\(11),
	datac => \inst|cpu|R_logic_op\(1),
	datad => \inst|cpu|R_logic_op\(0),
	combout => \inst|cpu|E_logic_result[11]~10_combout\);

-- Location: LCCOMB_X15_Y15_N20
\inst|cpu|Equal122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~2_combout\ = (!\inst|cpu|E_logic_result[13]~13_combout\ & (!\inst|cpu|E_logic_result[14]~8_combout\ & (!\inst|cpu|E_logic_result[11]~10_combout\ & !\inst|cpu|E_logic_result[12]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[13]~13_combout\,
	datab => \inst|cpu|E_logic_result[14]~8_combout\,
	datac => \inst|cpu|E_logic_result[11]~10_combout\,
	datad => \inst|cpu|E_logic_result[12]~9_combout\,
	combout => \inst|cpu|Equal122~2_combout\);

-- Location: LCCOMB_X14_Y18_N16
\inst|cpu|E_logic_result[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[8]~3_combout\ = (\inst|cpu|E_src2\(8) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|R_logic_op\(0) & \inst|cpu|E_src1\(8)))))) # (!\inst|cpu|E_src2\(8) & ((\inst|cpu|R_logic_op\(1) & ((\inst|cpu|E_src1\(8)))) # 
-- (!\inst|cpu|R_logic_op\(1) & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_logic_op\(1),
	datab => \inst|cpu|E_src2\(8),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|E_src1\(8),
	combout => \inst|cpu|E_logic_result[8]~3_combout\);

-- Location: LCCOMB_X15_Y16_N2
\inst|cpu|Equal122~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~3_combout\ = (!\inst|cpu|E_logic_result[10]~11_combout\ & (!\inst|cpu|E_logic_result[7]~14_combout\ & (!\inst|cpu|E_logic_result[8]~3_combout\ & !\inst|cpu|E_logic_result[9]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_logic_result[10]~11_combout\,
	datab => \inst|cpu|E_logic_result[7]~14_combout\,
	datac => \inst|cpu|E_logic_result[8]~3_combout\,
	datad => \inst|cpu|E_logic_result[9]~12_combout\,
	combout => \inst|cpu|Equal122~3_combout\);

-- Location: LCCOMB_X15_Y16_N4
\inst|cpu|Equal122~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~4_combout\ = (\inst|cpu|Equal122~1_combout\ & (\inst|cpu|Equal122~2_combout\ & \inst|cpu|Equal122~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Equal122~1_combout\,
	datac => \inst|cpu|Equal122~2_combout\,
	datad => \inst|cpu|Equal122~3_combout\,
	combout => \inst|cpu|Equal122~4_combout\);

-- Location: LCCOMB_X14_Y19_N4
\inst|cpu|Equal122~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal122~10_combout\ = (!\inst|cpu|E_logic_result[31]~32_combout\ & (\inst|cpu|Equal122~9_combout\ & \inst|cpu|Equal122~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_logic_result[31]~32_combout\,
	datac => \inst|cpu|Equal122~9_combout\,
	datad => \inst|cpu|Equal122~4_combout\,
	combout => \inst|cpu|Equal122~10_combout\);

-- Location: LCCOMB_X16_Y15_N0
\inst|cpu|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~1_combout\ = (!\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (\inst|cpu|D_iw\(3) & \inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~1_combout\);

-- Location: LCCOMB_X16_Y15_N18
\inst|cpu|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal2~6_combout\ = (\inst|cpu|D_iw\(4) & (!\inst|cpu|D_iw\(0) & (!\inst|cpu|D_iw\(3) & \inst|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(4),
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal2~6_combout\);

-- Location: LCCOMB_X16_Y15_N12
\inst|cpu|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_invert_arith_src_msb~0_combout\ = (\inst|cpu|D_iw\(2) & ((\inst|cpu|Equal2~1_combout\) # ((\inst|cpu|Equal2~6_combout\)))) # (!\inst|cpu|D_iw\(2) & (((!\inst|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|Equal2~1_combout\,
	datac => \inst|cpu|D_ctrl_logic~9_combout\,
	datad => \inst|cpu|Equal2~6_combout\,
	combout => \inst|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X16_Y19_N26
\inst|cpu|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_invert_arith_src_msb~1_combout\ = (\inst|cpu|R_valid~q\ & (((!\inst|cpu|D_iw\(5) & \inst|cpu|E_invert_arith_src_msb~0_combout\)) # (!\inst|cpu|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|E_invert_arith_src_msb~0_combout\,
	datac => \inst|cpu|R_valid~q\,
	datad => \inst|cpu|D_ctrl_alu_subtract~4_combout\,
	combout => \inst|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X16_Y19_N27
\inst|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X14_Y19_N30
\inst|cpu|E_arith_src2[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_src2\(31) = \inst|cpu|E_src2\(31) $ (\inst|cpu|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src2\(31),
	datad => \inst|cpu|E_invert_arith_src_msb~q\,
	combout => \inst|cpu|E_arith_src2\(31));

-- Location: LCCOMB_X12_Y18_N0
\inst|cpu|E_src2[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src2[27]~5_combout\ = (\inst|cpu|R_src2_use_imm~q\ & ((\inst|cpu|D_iw\(21)))) # (!\inst|cpu|R_src2_use_imm~q\ & (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|R_src2_use_imm~q\,
	combout => \inst|cpu|E_src2[27]~5_combout\);

-- Location: FF_X12_Y18_N1
\inst|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src2[27]~5_combout\,
	asdata => \inst|cpu|D_iw\(17),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|R_src2_hi~0_combout\,
	sload => \inst|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2\(27));

-- Location: LCCOMB_X11_Y15_N16
\inst|cpu|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add1~64_combout\ = \inst|cpu|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|cpu|Add1~63\,
	combout => \inst|cpu|Add1~64_combout\);

-- Location: LCCOMB_X14_Y19_N24
\inst|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_src1\(31) = \inst|cpu|E_src1\(31) $ (\inst|cpu|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_src1\(31),
	datad => \inst|cpu|E_invert_arith_src_msb~q\,
	combout => \inst|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X12_Y15_N16
\inst|cpu|Add2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Add2~64_combout\ = !\inst|cpu|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|cpu|Add2~63\,
	combout => \inst|cpu|Add2~64_combout\);

-- Location: LCCOMB_X12_Y15_N18
\inst|cpu|E_arith_result[32]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_arith_result[32]~5_combout\ = (\inst|cpu|E_alu_sub~q\ & (\inst|cpu|Add1~64_combout\)) # (!\inst|cpu|E_alu_sub~q\ & ((\inst|cpu|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_sub~q\,
	datac => \inst|cpu|Add1~64_combout\,
	datad => \inst|cpu|Add2~64_combout\,
	combout => \inst|cpu|E_arith_result[32]~5_combout\);

-- Location: LCCOMB_X14_Y19_N22
\inst|cpu|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_logic_op_raw[0]~1_combout\ = (\inst|cpu|Equal2~9_combout\ & ((\inst|cpu|Equal2~0_combout\ & (\inst|cpu|D_iw\(14))) # (!\inst|cpu|Equal2~0_combout\ & ((\inst|cpu|D_iw\(3)))))) # (!\inst|cpu|Equal2~9_combout\ & (((\inst|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|Equal2~9_combout\,
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|Equal2~0_combout\,
	combout => \inst|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X14_Y19_N23
\inst|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_compare_op\(0));

-- Location: LCCOMB_X14_Y19_N8
\inst|cpu|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_cmp_result~0_combout\ = (\inst|cpu|R_compare_op\(1) & ((\inst|cpu|R_compare_op\(0) & (!\inst|cpu|Equal122~10_combout\)) # (!\inst|cpu|R_compare_op\(0) & ((\inst|cpu|E_arith_result[32]~5_combout\))))) # (!\inst|cpu|R_compare_op\(1) & 
-- ((\inst|cpu|R_compare_op\(0) & ((!\inst|cpu|E_arith_result[32]~5_combout\))) # (!\inst|cpu|R_compare_op\(0) & (\inst|cpu|Equal122~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_compare_op\(1),
	datab => \inst|cpu|Equal122~10_combout\,
	datac => \inst|cpu|E_arith_result[32]~5_combout\,
	datad => \inst|cpu|R_compare_op\(0),
	combout => \inst|cpu|E_cmp_result~0_combout\);

-- Location: FF_X14_Y19_N9
\inst|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_cmp_result~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X17_Y14_N2
\inst|cpu|W_rf_wr_data[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[0]~6_combout\ = (\inst|cpu|R_ctrl_br_cmp~q\ & \inst|cpu|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_br_cmp~q\,
	datac => \inst|cpu|W_cmp_result~q\,
	combout => \inst|cpu|W_rf_wr_data[0]~6_combout\);

-- Location: LCCOMB_X17_Y14_N24
\inst|cpu|W_rf_wr_data[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_rf_wr_data[0]~8_combout\ = (\inst|cpu|R_ctrl_ld~q\ & (((\inst|cpu|av_ld_byte0_data\(0))))) # (!\inst|cpu|R_ctrl_ld~q\ & ((\inst|cpu|W_rf_wr_data[0]~7_combout\) # ((\inst|cpu|W_rf_wr_data[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_rf_wr_data[0]~7_combout\,
	datab => \inst|cpu|av_ld_byte0_data\(0),
	datac => \inst|cpu|R_ctrl_ld~q\,
	datad => \inst|cpu|W_rf_wr_data[0]~6_combout\,
	combout => \inst|cpu|W_rf_wr_data[0]~8_combout\);

-- Location: LCCOMB_X15_Y18_N4
\inst|cpu|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|d_writedata[31]~7_combout\ = (\inst|cpu|Equal133~0_combout\ & ((\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\inst|cpu|Equal133~0_combout\ & 
-- (\inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal133~0_combout\,
	datac => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|cpu|sopc_2_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X15_Y18_N5
\inst|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|d_writedata[31]~7_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_writedata\(15));

-- Location: LCCOMB_X26_Y16_N8
\inst|cmd_xbar_mux_002|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_002|src_payload~17_combout\ = (\inst|cpu|d_writedata\(15) & \inst|cmd_xbar_mux_002|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_writedata\(15),
	datad => \inst|cmd_xbar_mux_002|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_002|src_payload~17_combout\);

-- Location: M9K_X13_Y4_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N16
\inst|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~31_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a47\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst|memoria|the_altsyncram|auto_generated|ram_block1a15~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \inst|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X21_Y10_N18
\inst|cpu|F_iw[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[15]~60_combout\ = (\inst|cpu|F_iw[15]~59_combout\) # (((\inst|rsp_xbar_mux_001|src_payload~31_combout\ & \inst|rsp_xbar_demux_002|src0_valid~combout\)) # (!\inst|cpu|D_iw[31]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_iw[15]~59_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~31_combout\,
	datac => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \inst|cpu|D_iw[31]~3_combout\,
	combout => \inst|cpu|F_iw[15]~60_combout\);

-- Location: FF_X21_Y10_N19
\inst|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[15]~60_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(15));

-- Location: LCCOMB_X14_Y16_N26
\inst|cpu|Equal101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|Equal101~4_combout\ = (!\inst|cpu|D_iw\(13) & (!\inst|cpu|D_iw\(15) & (\inst|cpu|Equal101~3_combout\ & !\inst|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|Equal101~3_combout\,
	datad => \inst|cpu|D_iw\(12),
	combout => \inst|cpu|Equal101~4_combout\);

-- Location: LCCOMB_X16_Y18_N10
\inst|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|hbreak_enabled~0_combout\ = (\inst|cpu|R_ctrl_break~q\) # ((\inst|cpu|hbreak_enabled~q\ & ((!\inst|cpu|D_iw\(14)) # (!\inst|cpu|Equal101~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|R_ctrl_break~q\,
	datab => \inst|cpu|Equal101~4_combout\,
	datac => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X16_Y18_N11
\inst|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|hbreak_enabled~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X27_Y18_N6
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \inst|cpu|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|hbreak_enabled~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X27_Y18_N7
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X27_Y18_N12
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X27_Y18_N13
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X27_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X19_Y7_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCCOMB_X19_Y7_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X19_Y7_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: FF_X19_Y7_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X19_Y7_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y7_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X19_Y7_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X19_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X19_Y7_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X19_Y7_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X20_Y7_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X20_Y7_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X20_Y7_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X21_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X21_Y7_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: FF_X29_Y19_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X21_Y19_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0)) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35)) 
-- # (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1)))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X26_Y19_N0
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25) & \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X23_Y18_N10
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\) # ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|writedata\(0),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X23_Y18_N11
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X29_Y18_N29
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X29_Y18_N26
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X29_Y18_N27
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X29_Y18_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~10_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(0))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(0),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X28_Y18_N25
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X11_Y8_N24
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|t_dav~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X11_Y8_N25
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X14_Y7_N0
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X12_Y8_N16
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datab => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	datad => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X12_Y8_N17
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: FF_X14_Y7_N25
\inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X16_Y7_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(0),
	datac => \inst|jtag_uart|sopc_2_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X20_Y7_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X20_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X16_Y9_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X16_Y9_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X16_Y9_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X22_Y7_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X22_Y7_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: FF_X23_Y6_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X23_Y6_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X23_Y6_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X23_Y6_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X23_Y6_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X23_Y6_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X23_Y6_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X23_Y6_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X23_Y6_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X23_Y6_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X23_Y6_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X23_Y6_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X23_Y6_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: FF_X23_Y6_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X23_Y6_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X23_Y6_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X22_Y6_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X22_Y6_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X24_Y18_N2
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X27_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~12_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(22),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X27_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X26_Y20_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~44_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(22)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_ocimem|MonDReg\(22),
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_break|break_readreg\(22),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCCOMB_X26_Y19_N4
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~45_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(24))))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- ((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~44_combout\) # 
-- ((!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~44_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(24),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X26_Y19_N5
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~45_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X28_Y19_N18
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~33_combout\ = 
-- (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32_combout\ & (((\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(23) 
-- & !\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32_combout\ & (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(23) & 
-- (!\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~32_combout\,
	datab => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(23),
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|sopc_2_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~33_combout\);

-- Location: FF_X28_Y19_N19
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr~33_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X28_Y19_N8
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = 
-- \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_tck|sr\(22),
	combout => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X28_Y19_N9
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X17_Y17_N1
\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_jtag_debug_module_wrapper|the_sopc_2_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X17_Y17_N0
\inst|rst_controller_001|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|merged_reset~0_combout\ = (\inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datac => \inst|cpu|the_sopc_2_cpu_nios2_oci|the_sopc_2_cpu_nios2_oci_debug|resetrequest~q\,
	combout => \inst|rst_controller_001|merged_reset~0_combout\);

-- Location: CLKCTRL_G10
\inst|rst_controller_001|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller_001|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller_001|merged_reset~0clkctrl_outclk\);

-- Location: FF_X20_Y21_N25
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X20_Y21_N6
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X20_Y21_N7
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X20_Y21_N28
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X20_Y21_N29
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst|rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X20_Y21_N26
\inst|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X20_Y21_N27
\inst|rst_controller_001|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X20_Y21_N17
\inst|rst_controller_001|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X20_Y21_N22
\inst|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X20_Y21_N23
\inst|rst_controller_001|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X20_Y21_N3
\inst|rst_controller_001|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|r_sync_rst_chain\(1));

-- Location: LCCOMB_X20_Y21_N0
\inst|rst_controller_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|WideOr0~0_combout\ = (\inst|rst_controller_001|r_sync_rst_dly~q\ & ((\inst|rst_controller_001|r_sync_rst~q\) # (\inst|rst_controller_001|r_sync_rst_chain\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller_001|r_sync_rst_dly~q\,
	datac => \inst|rst_controller_001|r_sync_rst~q\,
	datad => \inst|rst_controller_001|r_sync_rst_chain\(1),
	combout => \inst|rst_controller_001|WideOr0~0_combout\);

-- Location: FF_X20_Y21_N1
\inst|rst_controller_001|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller_001|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|r_sync_rst~q\);

-- Location: CLKCTRL_G11
\inst|rst_controller_001|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y13_N12
\inst|cmd_xbar_demux_001|src3_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src3_valid~0_combout\ = (\inst|cpu|W_alu_result\(6) & \inst|cpu|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|W_alu_result\(6),
	datad => \inst|cpu|W_alu_result\(8),
	combout => \inst|cmd_xbar_demux_001|src3_valid~0_combout\);

-- Location: LCCOMB_X14_Y13_N22
\inst|cmd_xbar_demux_001|src3_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src3_valid~1_combout\ = (\inst|uart_s1_translator|av_begintransfer~0_combout\ & (\inst|addr_router_001|Equal13~0_combout\ & (\inst|addr_router_001|Equal2~3_combout\ & \inst|cmd_xbar_demux_001|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|addr_router_001|Equal13~0_combout\,
	datac => \inst|addr_router_001|Equal2~3_combout\,
	datad => \inst|cmd_xbar_demux_001|src3_valid~0_combout\,
	combout => \inst|cmd_xbar_demux_001|src3_valid~1_combout\);

-- Location: LCCOMB_X17_Y13_N12
\inst|cmd_xbar_mux_003|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|src_valid~0_combout\ = (\inst|addr_router|Equal2~1_combout\ & (!\inst|cpu|F_pc\(1) & (!\inst|cpu|F_pc\(2) & !\inst|cpu|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal2~1_combout\,
	datab => \inst|cpu|F_pc\(1),
	datac => \inst|cpu|F_pc\(2),
	datad => \inst|cpu|F_pc\(11),
	combout => \inst|cmd_xbar_mux_003|src_valid~0_combout\);

-- Location: LCCOMB_X17_Y13_N14
\inst|cmd_xbar_mux_003|src_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|src_valid~1_combout\ = (\inst|addr_router|Equal1~0_combout\ & (\inst|addr_router|Equal2~0_combout\ & (\inst|cpu_instruction_master_translator|uav_read~combout\ & \inst|cmd_xbar_mux_003|src_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal1~0_combout\,
	datab => \inst|addr_router|Equal2~0_combout\,
	datac => \inst|cpu_instruction_master_translator|uav_read~combout\,
	datad => \inst|cmd_xbar_mux_003|src_valid~0_combout\,
	combout => \inst|cmd_xbar_mux_003|src_valid~1_combout\);

-- Location: LCCOMB_X14_Y13_N2
\inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux_003|update_grant~1_combout\ & ((\inst|cmd_xbar_demux_001|src3_valid~1_combout\) # (\inst|cmd_xbar_mux_003|src_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_003|update_grant~1_combout\,
	datac => \inst|cmd_xbar_demux_001|src3_valid~1_combout\,
	datad => \inst|cmd_xbar_mux_003|src_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X14_Y13_N27
\inst|cmd_xbar_mux_003|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_003|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X14_Y13_N30
\inst|cmd_xbar_mux_003|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|arb|grant[1]~1_combout\ = (\inst|cmd_xbar_demux_001|src3_valid~1_combout\ & ((\inst|cmd_xbar_mux_003|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux_003|arb|top_priority_reg\(0) & !\inst|cmd_xbar_mux_003|src_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|src3_valid~1_combout\,
	datab => \inst|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \inst|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datad => \inst|cmd_xbar_mux_003|src_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_003|arb|grant[1]~1_combout\);

-- Location: LCCOMB_X14_Y13_N0
\inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\ = !\inst|cmd_xbar_mux_003|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_003|arb|grant[1]~1_combout\,
	combout => \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X14_Y13_N1
\inst|cmd_xbar_mux_003|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X14_Y13_N26
\inst|cmd_xbar_mux_003|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|arb|grant[0]~0_combout\ = (\inst|cmd_xbar_mux_003|src_valid~1_combout\ & (((!\inst|cmd_xbar_demux_001|src3_valid~1_combout\ & \inst|cmd_xbar_mux_003|arb|top_priority_reg\(1))) # (!\inst|cmd_xbar_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|src3_valid~1_combout\,
	datab => \inst|cmd_xbar_mux_003|arb|top_priority_reg\(0),
	datac => \inst|cmd_xbar_mux_003|arb|top_priority_reg\(1),
	datad => \inst|cmd_xbar_mux_003|src_valid~1_combout\,
	combout => \inst|cmd_xbar_mux_003|arb|grant[0]~0_combout\);

-- Location: FF_X17_Y13_N21
\inst|cmd_xbar_mux_003|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_003|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cmd_xbar_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_003|saved_grant\(0));

-- Location: LCCOMB_X14_Y11_N12
\inst|cmd_xbar_mux_003|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_003|src_data\(38) = (\inst|cpu|F_pc\(0) & ((\inst|cmd_xbar_mux_003|saved_grant\(0)) # ((\inst|cpu|W_alu_result\(2) & \inst|cmd_xbar_mux_003|saved_grant\(1))))) # (!\inst|cpu|F_pc\(0) & (\inst|cpu|W_alu_result\(2) & 
-- ((\inst|cmd_xbar_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(0),
	datab => \inst|cpu|W_alu_result\(2),
	datac => \inst|cmd_xbar_mux_003|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_003|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_003|src_data\(38));

-- Location: LCCOMB_X14_Y11_N18
\inst|sysid_control_slave_translator|av_readdata_pre[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_readdata_pre[7]~0_combout\ = !\inst|cmd_xbar_mux_003|src_data\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_003|src_data\(38),
	combout => \inst|sysid_control_slave_translator|av_readdata_pre[7]~0_combout\);

-- Location: FF_X14_Y11_N19
\inst|sysid_control_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|av_readdata_pre[7]~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X22_Y17_N10
\inst|cpu|F_iw[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[1]~19_combout\ = (\inst|cpu|D_iw[31]~2_combout\ & (\inst|cpu|hbreak_req~combout\ & ((!\inst|sysid_control_slave_translator|av_readdata_pre\(7)) # (!\inst|rsp_xbar_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst|sysid_control_slave_translator|av_readdata_pre\(7),
	datac => \inst|cpu|D_iw[31]~2_combout\,
	datad => \inst|cpu|hbreak_req~combout\,
	combout => \inst|cpu|F_iw[1]~19_combout\);

-- Location: M9K_X13_Y3_N0
\inst|memoria|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sopc_2_memoria.hex",
	init_file_layout => "port_a",
	logical_ram_name => "sopc_2:inst|sopc_2_memoria:memoria|altsyncram:the_altsyncram|altsyncram_e5c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|memoria|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller_001|r_sync_rst_dly~q\,
	portadatain => \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|memoria|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y14_N26
\inst|rsp_xbar_mux_001|src_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~2_combout\ = (\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst|memoria|the_altsyncram|auto_generated|ram_block1a33~portadataout\))) # (!\inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0) 
-- & (\inst|memoria|the_altsyncram|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|memoria|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst|memoria|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datad => \inst|memoria|the_altsyncram|auto_generated|ram_block1a33~portadataout\,
	combout => \inst|rsp_xbar_mux_001|src_data[1]~2_combout\);

-- Location: LCCOMB_X20_Y10_N2
\inst|jtag_uart|av_readdata[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[1]~4_combout\ = (\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1)))) # (!\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|ien_AE~q\,
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_sopc_2_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	combout => \inst|jtag_uart|av_readdata[1]~4_combout\);

-- Location: FF_X20_Y10_N3
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[1]~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X20_Y10_N14
\inst|cpu|F_iw[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[1]~36_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & (((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \inst|cpu|F_iw[1]~36_combout\);

-- Location: LCCOMB_X22_Y14_N28
\inst|cpu|F_iw[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|F_iw[1]~37_combout\ = ((\inst|cpu|F_iw[1]~36_combout\) # ((\inst|rsp_xbar_demux_002|src0_valid~combout\ & \inst|rsp_xbar_mux_001|src_data[1]~2_combout\))) # (!\inst|cpu|F_iw[1]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \inst|cpu|F_iw[1]~19_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[1]~2_combout\,
	datad => \inst|cpu|F_iw[1]~36_combout\,
	combout => \inst|cpu|F_iw[1]~37_combout\);

-- Location: FF_X22_Y14_N29
\inst|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|F_iw[1]~37_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(1));

-- Location: LCCOMB_X14_Y16_N12
\inst|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|D_ctrl_jmp_direct~0_combout\ = (!\inst|cpu|D_iw\(5) & (!\inst|cpu|D_iw\(1) & (\inst|cpu|Equal133~0_combout\ & !\inst|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(1),
	datac => \inst|cpu|Equal133~0_combout\,
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X14_Y16_N13
\inst|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|D_ctrl_jmp_direct~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X14_Y16_N6
\inst|cpu|R_src1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|R_src1~32_combout\ = (!\inst|cpu|E_valid~q\) # (!\inst|cpu|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|R_ctrl_jmp_direct~q\,
	datac => \inst|cpu|E_valid~q\,
	combout => \inst|cpu|R_src1~32_combout\);

-- Location: LCCOMB_X14_Y17_N24
\inst|cpu|E_src1[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_src1[2]~2_combout\ = (\inst|cpu|R_src1~32_combout\ & (\inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\inst|cpu|R_src1~32_combout\ & ((\inst|cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|sopc_2_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|cpu|R_src1~32_combout\,
	datad => \inst|cpu|D_iw\(6),
	combout => \inst|cpu|E_src1[2]~2_combout\);

-- Location: FF_X14_Y17_N25
\inst|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|E_src1[2]~2_combout\,
	asdata => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1\(2));

-- Location: LCCOMB_X11_Y17_N0
\inst|cpu|E_logic_result[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|E_logic_result[2]~0_combout\ = (\inst|cpu|E_src2\(2) & (\inst|cpu|R_logic_op\(1) $ (((\inst|cpu|E_src1\(2) & \inst|cpu|R_logic_op\(0)))))) # (!\inst|cpu|E_src2\(2) & ((\inst|cpu|E_src1\(2) & ((\inst|cpu|R_logic_op\(1)))) # (!\inst|cpu|E_src1\(2) 
-- & (!\inst|cpu|R_logic_op\(0) & !\inst|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2\(2),
	datab => \inst|cpu|E_src1\(2),
	datac => \inst|cpu|R_logic_op\(0),
	datad => \inst|cpu|R_logic_op\(1),
	combout => \inst|cpu|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X14_Y14_N16
\inst|cpu|W_alu_result[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu|W_alu_result[2]~2_combout\ = (\inst|cpu|R_ctrl_logic~q\ & ((\inst|cpu|E_logic_result[2]~0_combout\))) # (!\inst|cpu|R_ctrl_logic~q\ & (\inst|cpu|F_pc[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[0]~11_combout\,
	datab => \inst|cpu|E_logic_result[2]~0_combout\,
	datad => \inst|cpu|R_ctrl_logic~q\,
	combout => \inst|cpu|W_alu_result[2]~2_combout\);

-- Location: FF_X14_Y14_N17
\inst|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu|W_alu_result[2]~2_combout\,
	asdata => \inst|cpu|E_shift_rot_result\(2),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|E_alu_result~28_combout\,
	sload => \inst|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_alu_result\(2));

-- Location: LCCOMB_X27_Y16_N14
\inst|porta_a|data_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out[2]~1_combout\ = (!\inst|cpu|W_alu_result\(3) & (\inst|cpu|W_alu_result\(2) $ (!\inst|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_alu_result\(3),
	datac => \inst|cpu|W_alu_result\(2),
	datad => \inst|cpu|W_alu_result\(4),
	combout => \inst|porta_a|data_out[2]~1_combout\);

-- Location: LCCOMB_X14_Y21_N16
\inst|porta_a|data_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~2_combout\ = (\inst|porta_a|data_out\(7) & ((\inst|cpu|d_writedata\(7) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_a|data_out\(7) & (\inst|cpu|d_writedata\(7) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(7),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(7),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_a|data_out~2_combout\);

-- Location: LCCOMB_X14_Y12_N30
\inst|porta_a|wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|wr_strobe~0_combout\ = (\inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & (!\inst|porta_a_s1_translator|wait_latency_counter\(1) & (!\inst|porta_a_s1_translator|wait_latency_counter\(0) & 
-- \inst|addr_router_001|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|porta_a_s1_translator|wait_latency_counter\(1),
	datac => \inst|porta_a_s1_translator|wait_latency_counter\(0),
	datad => \inst|addr_router_001|Equal9~0_combout\,
	combout => \inst|porta_a|wr_strobe~0_combout\);

-- Location: FF_X14_Y21_N17
\inst|porta_a|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(7));

-- Location: LCCOMB_X14_Y21_N10
\inst|porta_a|data_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~3_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|d_writedata\(6) & (!\inst|porta_a|data_out[2]~1_combout\)) # (!\inst|cpu|d_writedata\(6) & ((\inst|porta_a|data_out\(6)))))) # (!\inst|porta_a|data_out[2]~0_combout\ & 
-- ((\inst|porta_a|data_out[2]~1_combout\ & ((\inst|cpu|d_writedata\(6)))) # (!\inst|porta_a|data_out[2]~1_combout\ & (\inst|porta_a|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(6),
	datad => \inst|cpu|d_writedata\(6),
	combout => \inst|porta_a|data_out~3_combout\);

-- Location: FF_X14_Y21_N11
\inst|porta_a|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(6));

-- Location: LCCOMB_X14_Y21_N28
\inst|porta_a|data_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~4_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|d_writedata\(5) & (!\inst|porta_a|data_out[2]~1_combout\)) # (!\inst|cpu|d_writedata\(5) & ((\inst|porta_a|data_out\(5)))))) # (!\inst|porta_a|data_out[2]~0_combout\ & 
-- ((\inst|porta_a|data_out[2]~1_combout\ & ((\inst|cpu|d_writedata\(5)))) # (!\inst|porta_a|data_out[2]~1_combout\ & (\inst|porta_a|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(5),
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|porta_a|data_out~4_combout\);

-- Location: FF_X14_Y21_N29
\inst|porta_a|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(5));

-- Location: FF_X15_Y22_N27
\inst|porta_a|data_dir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(5));

-- Location: LCCOMB_X14_Y21_N6
\inst|porta_a|data_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~5_combout\ = (\inst|porta_a|data_out\(4) & ((\inst|cpu|d_writedata\(4) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_a|data_out\(4) & (\inst|cpu|d_writedata\(4) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(4),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(4),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_a|data_out~5_combout\);

-- Location: FF_X14_Y21_N7
\inst|porta_a|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(4));

-- Location: FF_X15_Y22_N13
\inst|porta_a|data_dir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(4));

-- Location: LCCOMB_X14_Y21_N0
\inst|porta_a|data_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~6_combout\ = (\inst|porta_a|data_out\(3) & ((\inst|cpu|d_writedata\(3) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_a|data_out\(3) & (\inst|cpu|d_writedata\(3) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(3),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(3),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_a|data_out~6_combout\);

-- Location: FF_X14_Y21_N1
\inst|porta_a|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(3));

-- Location: FF_X14_Y22_N25
\inst|porta_a|data_dir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(3));

-- Location: LCCOMB_X14_Y21_N18
\inst|porta_a|data_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~7_combout\ = (\inst|porta_a|data_out\(2) & ((\inst|cpu|d_writedata\(2) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_a|data_out\(2) & (\inst|cpu|d_writedata\(2) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(2),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(2),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_a|data_out~7_combout\);

-- Location: FF_X14_Y21_N19
\inst|porta_a|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(2));

-- Location: LCCOMB_X14_Y21_N12
\inst|porta_a|data_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~8_combout\ = (\inst|porta_a|data_out\(1) & ((\inst|cpu|d_writedata\(1) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_a|data_out\(1) & (\inst|cpu|d_writedata\(1) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(1),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(1),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_a|data_out~8_combout\);

-- Location: FF_X14_Y21_N13
\inst|porta_a|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~8_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(1));

-- Location: LCCOMB_X14_Y21_N14
\inst|porta_a|data_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_a|data_out~9_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|d_writedata\(0) & (!\inst|porta_a|data_out[2]~1_combout\)) # (!\inst|cpu|d_writedata\(0) & ((\inst|porta_a|data_out\(0)))))) # (!\inst|porta_a|data_out[2]~0_combout\ & 
-- ((\inst|porta_a|data_out[2]~1_combout\ & ((\inst|cpu|d_writedata\(0)))) # (!\inst|porta_a|data_out[2]~1_combout\ & (\inst|porta_a|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_a|data_out\(0),
	datad => \inst|cpu|d_writedata\(0),
	combout => \inst|porta_a|data_out~9_combout\);

-- Location: FF_X14_Y21_N15
\inst|porta_a|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_a|data_out~9_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_a|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_out\(0));

-- Location: FF_X15_Y21_N11
\inst|porta_a|data_dir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_a|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_a|data_dir\(0));

-- Location: LCCOMB_X24_Y10_N4
\inst|porta_b|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~0_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|d_writedata\(7) & (!\inst|porta_a|data_out[2]~1_combout\)) # (!\inst|cpu|d_writedata\(7) & ((\inst|porta_b|data_out\(7)))))) # (!\inst|porta_a|data_out[2]~0_combout\ & 
-- ((\inst|porta_a|data_out[2]~1_combout\ & ((\inst|cpu|d_writedata\(7)))) # (!\inst|porta_a|data_out[2]~1_combout\ & (\inst|porta_b|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(7),
	datad => \inst|cpu|d_writedata\(7),
	combout => \inst|porta_b|data_out~0_combout\);

-- Location: LCCOMB_X16_Y12_N8
\inst|porta_b|wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|wr_strobe~0_combout\ = (\inst|addr_router_001|Equal8~1_combout\ & (!\inst|porta_b_s1_translator|wait_latency_counter\(1) & (!\inst|porta_b_s1_translator|wait_latency_counter\(0) & 
-- \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal8~1_combout\,
	datab => \inst|porta_b_s1_translator|wait_latency_counter\(1),
	datac => \inst|porta_b_s1_translator|wait_latency_counter\(0),
	datad => \inst|porta_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|porta_b|wr_strobe~0_combout\);

-- Location: FF_X24_Y10_N5
\inst|porta_b|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(7));

-- Location: LCCOMB_X24_Y10_N6
\inst|porta_b|data_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~1_combout\ = (\inst|porta_b|data_out\(6) & ((\inst|cpu|d_writedata\(6) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_b|data_out\(6) & (\inst|cpu|d_writedata\(6) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(6),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(6),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_b|data_out~1_combout\);

-- Location: FF_X24_Y10_N7
\inst|porta_b|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(6));

-- Location: FF_X21_Y22_N1
\inst|porta_b|data_dir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(6),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(6));

-- Location: LCCOMB_X24_Y10_N16
\inst|porta_b|data_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~2_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|d_writedata\(5) & (!\inst|porta_a|data_out[2]~1_combout\)) # (!\inst|cpu|d_writedata\(5) & ((\inst|porta_b|data_out\(5)))))) # (!\inst|porta_a|data_out[2]~0_combout\ & 
-- ((\inst|porta_a|data_out[2]~1_combout\ & ((\inst|cpu|d_writedata\(5)))) # (!\inst|porta_a|data_out[2]~1_combout\ & (\inst|porta_b|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(5),
	datad => \inst|cpu|d_writedata\(5),
	combout => \inst|porta_b|data_out~2_combout\);

-- Location: FF_X24_Y10_N17
\inst|porta_b|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~2_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(5));

-- Location: FF_X21_Y22_N3
\inst|porta_b|data_dir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(5),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(5));

-- Location: LCCOMB_X24_Y10_N10
\inst|porta_b|data_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~3_combout\ = (\inst|porta_b|data_out\(4) & ((\inst|cpu|d_writedata\(4) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_b|data_out\(4) & (\inst|cpu|d_writedata\(4) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(4),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(4),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_b|data_out~3_combout\);

-- Location: FF_X24_Y10_N11
\inst|porta_b|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(4));

-- Location: FF_X21_Y22_N13
\inst|porta_b|data_dir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(4),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(4));

-- Location: LCCOMB_X24_Y10_N12
\inst|porta_b|data_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~4_combout\ = (\inst|porta_a|data_out[2]~0_combout\ & ((\inst|cpu|d_writedata\(3) & (!\inst|porta_a|data_out[2]~1_combout\)) # (!\inst|cpu|d_writedata\(3) & ((\inst|porta_b|data_out\(3)))))) # (!\inst|porta_a|data_out[2]~0_combout\ & 
-- ((\inst|porta_a|data_out[2]~1_combout\ & ((\inst|cpu|d_writedata\(3)))) # (!\inst|porta_a|data_out[2]~1_combout\ & (\inst|porta_b|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|porta_a|data_out[2]~0_combout\,
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(3),
	datad => \inst|cpu|d_writedata\(3),
	combout => \inst|porta_b|data_out~4_combout\);

-- Location: FF_X24_Y10_N13
\inst|porta_b|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~4_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(3));

-- Location: FF_X17_Y22_N19
\inst|porta_b|data_dir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(3),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(3));

-- Location: LCCOMB_X24_Y10_N22
\inst|porta_b|data_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~5_combout\ = (\inst|porta_b|data_out\(2) & ((\inst|cpu|d_writedata\(2) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_b|data_out\(2) & (\inst|cpu|d_writedata\(2) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(2),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(2),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_b|data_out~5_combout\);

-- Location: FF_X24_Y10_N23
\inst|porta_b|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~5_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(2));

-- Location: FF_X17_Y22_N13
\inst|porta_b|data_dir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(2),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(2));

-- Location: LCCOMB_X24_Y10_N8
\inst|porta_b|data_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~6_combout\ = (\inst|porta_b|data_out\(1) & ((\inst|cpu|d_writedata\(1) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_b|data_out\(1) & (\inst|cpu|d_writedata\(1) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(1),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(1),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_b|data_out~6_combout\);

-- Location: FF_X24_Y10_N9
\inst|porta_b|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~6_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(1));

-- Location: LCCOMB_X24_Y10_N18
\inst|porta_b|data_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|porta_b|data_out~7_combout\ = (\inst|porta_b|data_out\(0) & ((\inst|cpu|d_writedata\(0) $ (\inst|porta_a|data_out[2]~0_combout\)) # (!\inst|porta_a|data_out[2]~1_combout\))) # (!\inst|porta_b|data_out\(0) & (\inst|cpu|d_writedata\(0) & 
-- (\inst|porta_a|data_out[2]~1_combout\ $ (\inst|porta_a|data_out[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_writedata\(0),
	datab => \inst|porta_a|data_out[2]~1_combout\,
	datac => \inst|porta_b|data_out\(0),
	datad => \inst|porta_a|data_out[2]~0_combout\,
	combout => \inst|porta_b|data_out~7_combout\);

-- Location: FF_X24_Y10_N19
\inst|porta_b|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|porta_b|data_out~7_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|porta_b|wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_out\(0));

-- Location: FF_X17_Y21_N19
\inst|porta_b|data_dir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu|d_writedata\(0),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|porta_b|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|porta_b|data_dir\(0));

-- Location: LCCOMB_X24_Y11_N2
\inst|uart|the_sopc_2_uart_tx|pre_txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\ = (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9) & (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & 
-- (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & !\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datab => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	combout => \inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X23_Y11_N22
\inst|uart|the_sopc_2_uart_tx|pre_txd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|pre_txd~2_combout\ = (!\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (!\inst|uart|the_sopc_2_uart_tx|pre_txd~q\ & (\inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\ & 
-- \inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \inst|uart|the_sopc_2_uart_tx|pre_txd~q\,
	datac => \inst|uart|the_sopc_2_uart_tx|pre_txd~1_combout\,
	datad => \inst|uart|the_sopc_2_uart_tx|pre_txd~0_combout\,
	combout => \inst|uart|the_sopc_2_uart_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X23_Y11_N24
\inst|uart|the_sopc_2_uart_tx|pre_txd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|pre_txd~3_combout\ = (!\inst|uart|the_sopc_2_uart_tx|pre_txd~2_combout\ & !\inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|uart|the_sopc_2_uart_tx|pre_txd~2_combout\,
	datad => \inst|uart|the_sopc_2_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \inst|uart|the_sopc_2_uart_tx|pre_txd~3_combout\);

-- Location: FF_X23_Y11_N25
\inst|uart|the_sopc_2_uart_tx|pre_txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|pre_txd~3_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|pre_txd~q\);

-- Location: LCCOMB_X23_Y11_N4
\inst|uart|the_sopc_2_uart_tx|txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|uart|the_sopc_2_uart_tx|txd~0_combout\ = (\inst|uart|the_sopc_2_uart_tx|pre_txd~q\) # (\inst|uart|the_sopc_2_uart_regs|control_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|uart|the_sopc_2_uart_tx|pre_txd~q\,
	datac => \inst|uart|the_sopc_2_uart_regs|control_reg\(9),
	combout => \inst|uart|the_sopc_2_uart_tx|txd~0_combout\);

-- Location: FF_X23_Y11_N5
\inst|uart|the_sopc_2_uart_tx|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|uart|the_sopc_2_uart_tx|txd~0_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|uart|the_sopc_2_uart_tx|txd~q\);

-- Location: FF_X29_Y21_N3
\inst|spi|stateZero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|Equal9~1_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|stateZero~q\);

-- Location: LCCOMB_X27_Y13_N6
\inst|spi|spi_slave_select_holding_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|spi_slave_select_holding_reg[1]~feeder_combout\ = \inst|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|d_writedata\(1),
	combout => \inst|spi|spi_slave_select_holding_reg[1]~feeder_combout\);

-- Location: FF_X27_Y13_N7
\inst|spi|spi_slave_select_holding_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|spi|spi_slave_select_holding_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	ena => \inst|spi|slaveselect_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_holding_reg\(1));

-- Location: FF_X28_Y13_N25
\inst|spi|spi_slave_select_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|spi|spi_slave_select_holding_reg\(1),
	clrn => \inst|rst_controller_001|r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|spi|spi_slave_select_reg\(1));

-- Location: LCCOMB_X28_Y13_N2
\inst|spi|SS_n[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|SS_n[1]~0_combout\ = ((!\inst|spi|SSO_reg~q\ & ((!\inst|spi|transmitting~q\) # (!\inst|spi|stateZero~q\)))) # (!\inst|spi|spi_slave_select_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|stateZero~q\,
	datab => \inst|spi|SSO_reg~q\,
	datac => \inst|spi|transmitting~q\,
	datad => \inst|spi|spi_slave_select_reg\(1),
	combout => \inst|spi|SS_n[1]~0_combout\);

-- Location: LCCOMB_X28_Y13_N20
\inst|spi|SS_n[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|spi|SS_n[0]~1_combout\ = (\inst|spi|spi_slave_select_reg\(0)) # ((!\inst|spi|SSO_reg~q\ & ((!\inst|spi|transmitting~q\) # (!\inst|spi|stateZero~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|spi|stateZero~q\,
	datab => \inst|spi|transmitting~q\,
	datac => \inst|spi|spi_slave_select_reg\(0),
	datad => \inst|spi|SSO_reg~q\,
	combout => \inst|spi|SS_n[0]~1_combout\);

-- Location: IOIBUF_X0_Y16_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X12_Y4_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X21_Y7_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X22_Y6_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


