<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.03.02.06:22:32"
 outputDirectory="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEBA4F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface
     name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master"
     kind="avalon"
     start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="bladerf_oc_i2c_master_0_clock_sink" />
   <property name="associatedReset" value="bladerf_oc_i2c_master_0_reset_sink" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_writedata"
       direction="input"
       role="writedata"
       width="8" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_readdata"
       direction="output"
       role="readdata"
       width="8" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_byteenable"
       direction="input"
       role="byteenable"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_waitrequest_n"
       direction="output"
       role="waitrequest_n"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_bladerf_oc_i2c_master_address"
       direction="input"
       role="address"
       width="3" />
  </interface>
  <interface name="bladerf_oc_i2c_master_0_clock_sink" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="bladerf_oc_i2c_master_0_clock_sink_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="bladerf_oc_i2c_master_0_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_scl_pad_o"
       direction="output"
       role="scl_pad_o"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_scl_padoen_o"
       direction="output"
       role="scl_padoen_o"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_sda_pad_i"
       direction="input"
       role="sda_pad_i"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_sda_pad_o"
       direction="output"
       role="sda_pad_o"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_sda_padoen_o"
       direction="output"
       role="sda_padoen_o"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_arst_i"
       direction="input"
       role="arst_i"
       width="1" />
   <port
       name="bladerf_oc_i2c_master_0_conduit_end_scl_pad_i"
       direction="input"
       role="scl_pad_i"
       width="1" />
  </interface>
  <interface
     name="bladerf_oc_i2c_master_0_interrupt_sender"
     kind="interrupt"
     start="0">
   <property
       name="associatedAddressablePoint"
       value="i2c_sys.bladerf_oc_i2c_master_0_bladerf_oc_i2c_master" />
   <property name="associatedClock" value="bladerf_oc_i2c_master_0_clock_sink" />
   <property name="associatedReset" value="bladerf_oc_i2c_master_0_reset_sink" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="bladerf_oc_i2c_master_0_interrupt_sender_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="bladerf_oc_i2c_master_0_reset_sink" kind="reset" start="0">
   <property name="associatedClock" value="bladerf_oc_i2c_master_0_clock_sink" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="bladerf_oc_i2c_master_0_reset_sink_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="i2c_sys:1.0:AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_CLOCK_DOMAIN=-1,AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_CLOCK_RATE=-1,AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEBA4F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1614662551,AUTO_UNIQUE_ID=(bladerf_oc_i2c_master:1.0:ARST_LVL=1)"
   instancePathKey="i2c_sys"
   kind="i2c_sys"
   version="1.0"
   name="i2c_sys">
  <parameter name="AUTO_GENERATION_ID" value="1614662551" />
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_BLADERF_OC_I2C_MASTER_0_CLOCK_SINK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/qsys/oc_i2c_master_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="i2c_sys">queue size: 0 starting:i2c_sys "i2c_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="i2c_sys"><![CDATA["<b>i2c_sys</b>" reuses <b>bladerf_oc_i2c_master</b> "<b>submodules/i2c_master_top</b>"]]></message>
   <message level="Debug" culprit="i2c_sys">queue size: 0 starting:bladerf_oc_i2c_master "submodules/i2c_master_top"</message>
   <message level="Info" culprit="bladerf_oc_i2c_master_0"><![CDATA["<b>i2c_sys</b>" instantiated <b>bladerf_oc_i2c_master</b> "<b>bladerf_oc_i2c_master_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="bladerf_oc_i2c_master:1.0:ARST_LVL=1"
   instancePathKey="i2c_sys:.:bladerf_oc_i2c_master_0"
   kind="bladerf_oc_i2c_master"
   version="1.0"
   name="i2c_master_top">
  <parameter name="ARST_LVL" value="1" />
  <generatedFiles>
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Salukat/Development/Software/Quartus/bladerf_micro/fpga/ip/opencores/i2c/qsys/oc_i2c_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="i2c_sys" as="bladerf_oc_i2c_master_0" />
  <messages>
   <message level="Debug" culprit="i2c_sys">queue size: 0 starting:bladerf_oc_i2c_master "submodules/i2c_master_top"</message>
   <message level="Info" culprit="bladerf_oc_i2c_master_0"><![CDATA["<b>i2c_sys</b>" instantiated <b>bladerf_oc_i2c_master</b> "<b>bladerf_oc_i2c_master_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
