(kicad_pcb (version 20171130) (host pcbnew 5.1.5-52549c5~84~ubuntu18.04.1)

  (general
    (thickness 1.6)
    (drawings 11)
    (tracks 0)
    (zones 0)
    (modules 2)
    (nets 83)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.00254)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.7272 1.7272)
    (pad_drill 1.016)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (grid_origin 116.3701 62.3824)
    (visible_elements 7FFFFFFF)
    (pcbplotparams
      (layerselection 0x01030_80000001)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 4)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 GNDD)
  (net 2 +3V3)
  (net 3 +5V)
  (net 4 SYS_5V)
  (net 5 PWR_BUT)
  (net 6 SYS_RESETN)
  (net 7 VDD_ADC)
  (net 8 GNDA_ADC)
  (net 9 /MMC1_DAT6)
  (net 10 /MMC1_DAT7)
  (net 11 /MMC1_DAT2)
  (net 12 /MMC1_DAT3)
  (net 13 /GPIO_66)
  (net 14 /GPIO_67)
  (net 15 /GPIO_69)
  (net 16 /GPIO_68)
  (net 17 /GPIO_45)
  (net 18 /GPIO_44)
  (net 19 /ETHRPWM2B)
  (net 20 /GPIO_26)
  (net 21 /GPIO_47)
  (net 22 /GPIO_46)
  (net 23 /GPIO_27)
  (net 24 /GPIO_65)
  (net 25 /ETHRPWM2A)
  (net 26 /MMC1_CMD)
  (net 27 /MMC1_CLK)
  (net 28 /MMC1_DAT5)
  (net 29 /MMC1_DAT4)
  (net 30 /MMC1_DAT1)
  (net 31 /MMC1_DATO)
  (net 32 /GPIO_61)
  (net 33 /LCD_VSYNC)
  (net 34 /LCD_PCLK)
  (net 35 /LCD_HSYNC)
  (net 36 /LCD_AC_BIAS)
  (net 37 /LCD_DATA14)
  (net 38 /LCD_DATA15)
  (net 39 /LCD_DATA13)
  (net 40 /LCD_DATA11)
  (net 41 /LCD_DATA12)
  (net 42 /LCD_DATA10)
  (net 43 /LCD_DATA8)
  (net 44 /LCD_DATA9)
  (net 45 /LCD_DATA6)
  (net 46 /LCD_DATA7)
  (net 47 /LCD_DATA4)
  (net 48 /LCD_DATA5)
  (net 49 /LCD_DATA2)
  (net 50 /LCD_DATA3)
  (net 51 /LCD_DATA0)
  (net 52 /LCD_DATA1)
  (net 53 /UART4_RXD)
  (net 54 /GPIO_60)
  (net 55 /UART4_TXD)
  (net 56 /ETHRPWM1A)
  (net 57 /GPIO_48)
  (net 58 /ETHRPWM1B)
  (net 59 /SPIO_CSO)
  (net 60 /SPIO_D1)
  (net 61 /I2C2_SCL)
  (net 62 /I2C_SDA)
  (net 63 /SPIO_DO)
  (net 64 /SPIO_SCLK)
  (net 65 /GPIO_49)
  (net 66 /UART1_TXD)
  (net 67 /GPIO_117)
  (net 68 /UART1_RXD)
  (net 69 /GPIO_115)
  (net 70 /SP11_CSO)
  (net 71 /SP11_DO)
  (net 72 /GPIO_112)
  (net 73 /SP11_SCLK)
  (net 74 /AIN4)
  (net 75 /AIN6)
  (net 76 /AIN5)
  (net 77 /AIN2)
  (net 78 /AIN3)
  (net 79 /AIN0)
  (net 80 /AIN1)
  (net 81 /GPI0_20)
  (net 82 /ECAPWMO)

  (net_class Default "To jest domyślna klasa połączeń."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +3V3)
    (add_net +5V)
    (add_net /AIN0)
    (add_net /AIN1)
    (add_net /AIN2)
    (add_net /AIN3)
    (add_net /AIN4)
    (add_net /AIN5)
    (add_net /AIN6)
    (add_net /ECAPWMO)
    (add_net /ETHRPWM1A)
    (add_net /ETHRPWM1B)
    (add_net /ETHRPWM2A)
    (add_net /ETHRPWM2B)
    (add_net /GPI0_20)
    (add_net /GPIO_112)
    (add_net /GPIO_115)
    (add_net /GPIO_117)
    (add_net /GPIO_26)
    (add_net /GPIO_27)
    (add_net /GPIO_44)
    (add_net /GPIO_45)
    (add_net /GPIO_46)
    (add_net /GPIO_47)
    (add_net /GPIO_48)
    (add_net /GPIO_49)
    (add_net /GPIO_60)
    (add_net /GPIO_61)
    (add_net /GPIO_65)
    (add_net /GPIO_66)
    (add_net /GPIO_67)
    (add_net /GPIO_68)
    (add_net /GPIO_69)
    (add_net /I2C2_SCL)
    (add_net /I2C_SDA)
    (add_net /LCD_AC_BIAS)
    (add_net /LCD_DATA0)
    (add_net /LCD_DATA1)
    (add_net /LCD_DATA10)
    (add_net /LCD_DATA11)
    (add_net /LCD_DATA12)
    (add_net /LCD_DATA13)
    (add_net /LCD_DATA14)
    (add_net /LCD_DATA15)
    (add_net /LCD_DATA2)
    (add_net /LCD_DATA3)
    (add_net /LCD_DATA4)
    (add_net /LCD_DATA5)
    (add_net /LCD_DATA6)
    (add_net /LCD_DATA7)
    (add_net /LCD_DATA8)
    (add_net /LCD_DATA9)
    (add_net /LCD_HSYNC)
    (add_net /LCD_PCLK)
    (add_net /LCD_VSYNC)
    (add_net /MMC1_CLK)
    (add_net /MMC1_CMD)
    (add_net /MMC1_DAT1)
    (add_net /MMC1_DAT2)
    (add_net /MMC1_DAT3)
    (add_net /MMC1_DAT4)
    (add_net /MMC1_DAT5)
    (add_net /MMC1_DAT6)
    (add_net /MMC1_DAT7)
    (add_net /MMC1_DATO)
    (add_net /SP11_CSO)
    (add_net /SP11_DO)
    (add_net /SP11_SCLK)
    (add_net /SPIO_CSO)
    (add_net /SPIO_D1)
    (add_net /SPIO_DO)
    (add_net /SPIO_SCLK)
    (add_net /UART1_RXD)
    (add_net /UART1_TXD)
    (add_net /UART4_RXD)
    (add_net /UART4_TXD)
    (add_net GNDA_ADC)
    (add_net GNDD)
    (add_net PWR_BUT)
    (add_net SYS_5V)
    (add_net SYS_RESETN)
    (add_net VDD_ADC)
  )

  (module Socket_BeagleBone_Black:Socket_BeagleBone_Black (layer F.Cu) (tedit 55DF76F9) (tstamp 55DF7717)
    (at 164.6301 62.3824)
    (descr "Through hole pin header")
    (tags "pin header")
    (path /55DF7DE1)
    (fp_text reference P8 (at 0 -5.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BeagleBone_Black_Header (at 0 -3.1) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.75 -1.75) (end -1.75 57.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.3 -1.75) (end 4.3 57.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 -1.75) (end 4.3 -1.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 57.65) (end 4.3 57.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.81 57.15) (end 3.81 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.27 57.15) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 57.15) (end -1.27 57.15) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 0 -1.55) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.55 -1.55) (end -1.55 0) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole rect (at 0 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 2 thru_hole oval (at 2.54 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 3 thru_hole oval (at 0 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 9 /MMC1_DAT6))
    (pad 4 thru_hole oval (at 2.54 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 10 /MMC1_DAT7))
    (pad 5 thru_hole oval (at 0 5.08) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 11 /MMC1_DAT2))
    (pad 6 thru_hole oval (at 2.54 5.08) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 12 /MMC1_DAT3))
    (pad 7 thru_hole oval (at 0 7.62) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 13 /GPIO_66))
    (pad 8 thru_hole oval (at 2.54 7.62) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 14 /GPIO_67))
    (pad 9 thru_hole oval (at 0 10.16) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 15 /GPIO_69))
    (pad 10 thru_hole oval (at 2.54 10.16) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 16 /GPIO_68))
    (pad 11 thru_hole oval (at 0 12.7) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 17 /GPIO_45))
    (pad 12 thru_hole oval (at 2.54 12.7) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 18 /GPIO_44))
    (pad 13 thru_hole oval (at 0 15.24) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 19 /ETHRPWM2B))
    (pad 14 thru_hole oval (at 2.54 15.24) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 20 /GPIO_26))
    (pad 15 thru_hole oval (at 0 17.78) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 21 /GPIO_47))
    (pad 16 thru_hole oval (at 2.54 17.78) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 22 /GPIO_46))
    (pad 17 thru_hole oval (at 0 20.32) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 23 /GPIO_27))
    (pad 18 thru_hole oval (at 2.54 20.32) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 24 /GPIO_65))
    (pad 19 thru_hole oval (at 0 22.86) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 25 /ETHRPWM2A))
    (pad 20 thru_hole oval (at 2.54 22.86) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 26 /MMC1_CMD))
    (pad 21 thru_hole oval (at 0 25.4) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 27 /MMC1_CLK))
    (pad 22 thru_hole oval (at 2.54 25.4) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 28 /MMC1_DAT5))
    (pad 23 thru_hole oval (at 0 27.94) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 29 /MMC1_DAT4))
    (pad 24 thru_hole oval (at 2.54 27.94) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 30 /MMC1_DAT1))
    (pad 25 thru_hole oval (at 0 30.48) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 31 /MMC1_DATO))
    (pad 26 thru_hole oval (at 2.54 30.48) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 32 /GPIO_61))
    (pad 27 thru_hole oval (at 0 33.02) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 33 /LCD_VSYNC))
    (pad 28 thru_hole oval (at 2.54 33.02) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 34 /LCD_PCLK))
    (pad 29 thru_hole oval (at 0 35.56) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 35 /LCD_HSYNC))
    (pad 30 thru_hole oval (at 2.54 35.56) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 36 /LCD_AC_BIAS))
    (pad 31 thru_hole oval (at 0 38.1) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 37 /LCD_DATA14))
    (pad 32 thru_hole oval (at 2.54 38.1) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 38 /LCD_DATA15))
    (pad 33 thru_hole oval (at 0 40.64) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 39 /LCD_DATA13))
    (pad 34 thru_hole oval (at 2.54 40.64) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 40 /LCD_DATA11))
    (pad 35 thru_hole oval (at 0 43.18) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 41 /LCD_DATA12))
    (pad 36 thru_hole oval (at 2.54 43.18) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 42 /LCD_DATA10))
    (pad 37 thru_hole oval (at 0 45.72) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 43 /LCD_DATA8))
    (pad 38 thru_hole oval (at 2.54 45.72) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 44 /LCD_DATA9))
    (pad 39 thru_hole oval (at 0 48.26) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 45 /LCD_DATA6))
    (pad 40 thru_hole oval (at 2.54 48.26) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 46 /LCD_DATA7))
    (pad 41 thru_hole oval (at 0 50.8) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 47 /LCD_DATA4))
    (pad 42 thru_hole oval (at 2.54 50.8) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 48 /LCD_DATA5))
    (pad 43 thru_hole oval (at 0 53.34) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 49 /LCD_DATA2))
    (pad 44 thru_hole oval (at 2.54 53.34) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 50 /LCD_DATA3))
    (pad 45 thru_hole oval (at 0 55.88) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 51 /LCD_DATA0))
    (pad 46 thru_hole oval (at 2.54 55.88) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 52 /LCD_DATA1))
    (model ${KIPRJMOD}/Socket_BeagleBone_Black.3dshapes/Socket_BeagleBone_Black.wrl
      (offset (xyz 1.269999980926514 -27.9399995803833 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module Socket_BeagleBone_Black:Socket_BeagleBone_Black (layer F.Cu) (tedit 0) (tstamp 55DF7748)
    (at 116.3701 62.3824)
    (descr "Through hole pin header")
    (tags "pin header")
    (path /55DF7DBA)
    (fp_text reference P9 (at 0 -5.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BeagleBone_Black_Header (at 0 -3.1) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.75 -1.75) (end -1.75 57.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.3 -1.75) (end 4.3 57.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 -1.75) (end 4.3 -1.75) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.75 57.65) (end 4.3 57.65) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.81 57.15) (end 3.81 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.27 57.15) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 57.15) (end -1.27 57.15) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 0 -1.55) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.55 -1.55) (end -1.55 0) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole rect (at 0 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 2 thru_hole oval (at 2.54 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 3 thru_hole oval (at 0 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 2 +3V3))
    (pad 4 thru_hole oval (at 2.54 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 2 +3V3))
    (pad 5 thru_hole oval (at 0 5.08) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 3 +5V))
    (pad 6 thru_hole oval (at 2.54 5.08) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 3 +5V))
    (pad 7 thru_hole oval (at 0 7.62) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 4 SYS_5V))
    (pad 8 thru_hole oval (at 2.54 7.62) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 4 SYS_5V))
    (pad 9 thru_hole oval (at 0 10.16) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 5 PWR_BUT))
    (pad 10 thru_hole oval (at 2.54 10.16) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 6 SYS_RESETN))
    (pad 11 thru_hole oval (at 0 12.7) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 53 /UART4_RXD))
    (pad 12 thru_hole oval (at 2.54 12.7) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 54 /GPIO_60))
    (pad 13 thru_hole oval (at 0 15.24) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 55 /UART4_TXD))
    (pad 14 thru_hole oval (at 2.54 15.24) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 56 /ETHRPWM1A))
    (pad 15 thru_hole oval (at 0 17.78) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 57 /GPIO_48))
    (pad 16 thru_hole oval (at 2.54 17.78) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 58 /ETHRPWM1B))
    (pad 17 thru_hole oval (at 0 20.32) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 59 /SPIO_CSO))
    (pad 18 thru_hole oval (at 2.54 20.32) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 60 /SPIO_D1))
    (pad 19 thru_hole oval (at 0 22.86) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 61 /I2C2_SCL))
    (pad 20 thru_hole oval (at 2.54 22.86) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 62 /I2C_SDA))
    (pad 21 thru_hole oval (at 0 25.4) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 63 /SPIO_DO))
    (pad 22 thru_hole oval (at 2.54 25.4) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 64 /SPIO_SCLK))
    (pad 23 thru_hole oval (at 0 27.94) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 65 /GPIO_49))
    (pad 24 thru_hole oval (at 2.54 27.94) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 66 /UART1_TXD))
    (pad 25 thru_hole oval (at 0 30.48) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 67 /GPIO_117))
    (pad 26 thru_hole oval (at 2.54 30.48) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 68 /UART1_RXD))
    (pad 27 thru_hole oval (at 0 33.02) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 69 /GPIO_115))
    (pad 28 thru_hole oval (at 2.54 33.02) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 70 /SP11_CSO))
    (pad 29 thru_hole oval (at 0 35.56) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 71 /SP11_DO))
    (pad 30 thru_hole oval (at 2.54 35.56) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 72 /GPIO_112))
    (pad 31 thru_hole oval (at 0 38.1) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 73 /SP11_SCLK))
    (pad 32 thru_hole oval (at 2.54 38.1) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 7 VDD_ADC))
    (pad 33 thru_hole oval (at 0 40.64) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 74 /AIN4))
    (pad 34 thru_hole oval (at 2.54 40.64) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 8 GNDA_ADC))
    (pad 35 thru_hole oval (at 0 43.18) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 75 /AIN6))
    (pad 36 thru_hole oval (at 2.54 43.18) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 76 /AIN5))
    (pad 37 thru_hole oval (at 0 45.72) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 77 /AIN2))
    (pad 38 thru_hole oval (at 2.54 45.72) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 78 /AIN3))
    (pad 39 thru_hole oval (at 0 48.26) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 79 /AIN0))
    (pad 40 thru_hole oval (at 2.54 48.26) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 80 /AIN1))
    (pad 41 thru_hole oval (at 0 50.8) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 81 /GPI0_20))
    (pad 42 thru_hole oval (at 2.54 50.8) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 82 /ECAPWMO))
    (pad 43 thru_hole oval (at 0 53.34) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 44 thru_hole oval (at 2.54 53.34) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 45 thru_hole oval (at 0 55.88) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (pad 46 thru_hole oval (at 2.54 55.88) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
      (net 1 GNDD))
    (model ${KIPRJMOD}/Socket_BeagleBone_Black.3dshapes/Socket_BeagleBone_Black.wrl
      (offset (xyz 1.269999980926514 -27.9399995803833 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (gr_line (start 114.4651 49.0474) (end 114.4651 116.3574) (layer Edge.Cuts) (width 0.00254))
  (gr_arc (start 120.8151 49.0474) (end 114.4651 49.0474) (angle 90) (layer Edge.Cuts) (width 0.00254))
  (gr_arc (start 127.1651 116.3574) (end 127.1651 129.0574) (angle 90) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 127.1651 129.0574) (end 156.3751 129.0574) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 169.0751 116.3574) (end 169.0751 49.6824) (layer Edge.Cuts) (width 0.00254))
  (gr_arc (start 156.3751 116.3574) (end 169.0751 116.3574) (angle 90) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 135.4201 42.6974) (end 120.8151 42.6974) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 135.4201 64.2874) (end 135.4201 42.6974) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 153.2001 64.2874) (end 135.4201 64.2874) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 153.2001 49.6824) (end 153.2001 64.2874) (layer Edge.Cuts) (width 0.00254))
  (gr_line (start 169.0751 49.6824) (end 153.2001 49.6824) (layer Edge.Cuts) (width 0.00254))

)
