/*
 * Copyright (C) 2015 - 2018, IBEROXARXA SERVICIOS INTEGRALES, S.L.
 * Copyright (C) 2015 - 2018, Jaume Oliv√© Petrus (jolive@whitecatboard.org)
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of the <organization> nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *     * The WHITECAT logotype cannot be changed, you can remove it, but you
 *       cannot change it in any way. The WHITECAT logotype is:
 *
 *          /\       /\
 *         /  \_____/  \
 *        /_____________\
 *        W H I T E C A T
 *
 *     * Redistributions in binary form must retain all copyright notices printed
 *       to any local or remote output device. This include any reference to
 *       Lua RTOS, whitecatboard.org, Lua, and other copyright notices that may
 *       appear in the future.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Lua RTOS, timer driver
 *
 */

#include "sdkconfig.h"
#include "timer.h"
#include "esp_attr.h"
#include "driver/timer.h"
#include "driver/periph_ctrl.h"
#include "soc/timer_group_struct.h"

#include "freertos/FreeRTOS.h"
#include "freertos/adds.h"
#include "freertos/task.h"
#include "freertos/queue.h"
#include "freertos/semphr.h"

#include <math.h>
#include <string.h>

#include <sys/mutex.h>

#include <drivers/cpu.h>
#include <drivers/timer.h>

// Register driver and messages
static void tmr_init();

DRIVER_REGISTER_BEGIN(TIMER,timer,0,tmr_init,NULL);
	DRIVER_REGISTER_ERROR(TIMER, timer, InvalidUnit, "invalid unit", TIMER_ERR_INVALID_UNIT);
	DRIVER_REGISTER_ERROR(TIMER, timer, NotEnoughtMemory, "not enough memory", TIMER_ERR_NOT_ENOUGH_MEMORY);
	DRIVER_REGISTER_ERROR(TIMER, timer, NoMoreTimers, "no more timers available", TIMER_ERR_NO_MORE_TIMERS);
	DRIVER_REGISTER_ERROR(TIMER, timer, InvalidPeriod, "invalid period", TIMER_ERR_INVALID_PERIOD);
	DRIVER_REGISTER_ERROR(TIMER, timer, NotSetup, "is not setup", TIMER_ERR_IS_NOT_SETUP);
DRIVER_REGISTER_END(TIMER,timer,0,tmr_init,NULL);

typedef struct {
	tmr_t timer[CPU_LAST_TIMER + 1]; ///< Timer array with needed information about timers
	xQueueHandle queue;			     ///< Alarm queue for deferred callbacks
	TaskHandle_t task;			     ///< Task handle for deferred callbacks
} tmr_driver_t;

// Driver info
static tmr_driver_t *tmr = NULL;

// Recursive mutex
static SemaphoreHandle_t mtx;

static portMUX_TYPE spinlock[2] = {portMUX_INITIALIZER_UNLOCKED, portMUX_INITIALIZER_UNLOCKED};

/*
 * Helper functions
 */

static void inline tmr_lock() {
	xSemaphoreTakeRecursive(mtx, portMAX_DELAY);
}

static void inline tmr_unlock() {
	while (xSemaphoreGiveRecursive(mtx) == pdTRUE);
}

static void tmr_init() {
	mtx = xSemaphoreCreateRecursiveMutex();
}

#if 0
static int get_free_tmr(int *groupn, int *idx) {
	int i;

	for(i=0; i < CPU_LAST_TIMER + 1;i++) {
		if (!tmr->timer[i].setup) {
			switch (i) {
				case 0: *groupn = 0; *idx = 0; return 0;
				case 1: *groupn = 0; *idx = 1; return 0;
				case 2: *groupn = 1; *idx = 0; return 0;
				case 3: *groupn = 1; *idx = 1; return 0;
			}
		}
	}

	return -1;
}
#endif

static int have_timers(int8_t groupn) {
	int i;

	for(i=0; i < CPU_LAST_TIMER + 1;i++) {
		if ((groupn == 0) && (i > 1)) {
			continue;
		}

		if ((groupn == 1) && (i < 2)) {
			continue;
		}

		if (tmr->timer[i].setup) return 1;
	}

	return 0;
}

void IRAM_ATTR get_group_idx(int8_t unit, int *groupn, int *idx) {
	switch (unit) {
		case 0: *groupn = 0; *idx = 0; return;
		case 1: *groupn = 0; *idx = 1; return;
		case 2: *groupn = 1; *idx = 0; return;
		case 3: *groupn = 1; *idx = 1; return;
	}
}

static void alarm_task(void *arg) {
	tmr_alarm_t alarm;

    for(;;) {
        xQueueReceive(tmr->queue, &alarm, portMAX_DELAY);

        if (tmr->timer[alarm.unit].callback) {
        	tmr->timer[alarm.unit].callback((void *)((int)alarm.unit));
        }
    }
}

static void IRAM_ATTR isr(void *arg) {
    int unit = (int) arg;
	portBASE_TYPE high_priority_task_awoken = 0;

	// Get timer
	int groupn, idx;
	static timg_dev_t *DRAM_ATTR timer;

	get_group_idx(unit, &groupn, &idx);
	timer = (groupn == 0) ? &TIMERG0 : &TIMERG1;

	// Check that interrupt is for us
	uint32_t intr_status = timer->int_st_timers.val;

    if (intr_status & BIT(idx)) {
    	if (tmr->timer[unit].trigger) {
    	  // Restore cnt and alarm values

    	  tmr->timer[unit].trigger = 0;

		  timer->hw_timer[idx].config.enable = 0;
		  timer->hw_timer[idx].config.divider = 80;
		  timer->hw_timer[idx].load_high = tmr->timer[unit].cnt_high;
		  timer->hw_timer[idx].load_low = tmr->timer[unit].cnt_low;
		  timer->hw_timer[idx].reload = 1;
		  timer->hw_timer[idx].alarm_high = tmr->timer[unit].alarm_high;
		  timer->hw_timer[idx].alarm_low = tmr->timer[unit].alarm_high;
		  timer->hw_timer[idx].config.enable = 1;
    	}

    	// Reload alarm value
    	timer->hw_timer[idx].update = 1;

    	// Clear inerrupt mask
    	if (idx == 0) {
    		timer->int_clr_timers.t0 = 1;
    	} else {
    		timer->int_clr_timers.t1 = 1;
    	}

    	// Queue alarm
    	tmr_alarm_t alarm;

    	alarm.unit = unit;

    	if (tmr->timer[alarm.unit].deferred) {
    		xQueueSendFromISR(tmr->queue, &alarm, &high_priority_task_awoken);
    	} else {
    		if (tmr->timer[alarm.unit].callback) {
    			tmr->timer[alarm.unit].callback((void *)((int)alarm.unit));
    		}
    	}
    	// Enable alarm again
    	timer->hw_timer[idx].config.alarm_en = 1;
    }

    if (high_priority_task_awoken == pdTRUE) {
        portYIELD_FROM_ISR();
    }
}

/*
 * Low-level functions
 *
 */
int tmr_ll_setup(uint8_t unit, uint32_t micros, void(*callback)(void *), uint8_t deferred) {
	int groupn, idx;

	tmr_lock();

	// Allocate space for driver info
	if (!tmr) {
		tmr = calloc(1, sizeof(tmr_driver_t));
		if (!tmr) {
			tmr_unlock();
			return -1;
		}
	}

	if (tmr->timer[unit].setup) {
		tmr_unlock();
		return 0;
	}

	// For deferred callbacks a queue and a task is needed.
	// In this case, in the ISR, a message is queued and callback is
	// executed from high priority task outside the ISR.
	if (deferred) {
		// Create queue if not created
		if (!tmr->queue) {
			tmr->queue = xQueueCreate(10, sizeof(tmr_alarm_t));
			if (!tmr->queue) {
				tmr_unlock();
				return -1;
			}
		}

		// Create task, if not created
		if (!tmr->task) {
			BaseType_t xReturn;

			xReturn = xTaskCreatePinnedToCore(alarm_task, "tmral", CONFIG_LUA_RTOS_LUA_THREAD_STACK_SIZE, NULL, CONFIG_LUA_RTOS_LUA_THREAD_PRIORITY, &tmr->task, xPortGetCoreID());
			if (xReturn != pdPASS) {
				tmr_unlock();
				return -1;
			}
		}
	}

	get_group_idx(unit, &groupn, &idx);

	// Configure timer and stop it.
	// Timer is configure for decrement every 1 usec, so
	// alarm value is exactly the period, expressed in usec
	timer_config_t config;

	config.alarm_en = 1;
	config.auto_reload = (micros != 0);
	config.counter_dir = TIMER_COUNT_UP;
	config.divider = 80;
	config.intr_type = TIMER_INTR_LEVEL;
	config.counter_en = TIMER_PAUSE;

    timer_init(groupn, idx, &config);
    timer_pause(groupn, idx);

    // Set timer at required frequency
    timer_set_counter_value(groupn, idx, 0x00000000ULL);
    timer_set_alarm_value(groupn, idx, micros);

    // Enable timer interrupt
    timer_enable_intr(groupn, idx);
    timer_isr_register(groupn, idx, isr, (void *)((int)unit), ESP_INTR_FLAG_IRAM, &tmr->timer[unit].isrh);

    tmr->timer[unit].setup = 1;
    tmr->timer[unit].trigger = 0;
    tmr->timer[unit].callback = callback;
    tmr->timer[unit].deferred = deferred;

	tmr_unlock();

	return 0;
}

void tmr_ll_unsetup(uint8_t unit) {
	tmr_lock();

	if (!tmr->timer[unit].setup) {
		tmr_unlock();
		return;
	}

	tmr->timer[unit].callback = NULL;
	tmr->timer[unit].deferred = 0;
	tmr->timer[unit].setup = 0;
	tmr->timer[unit].trigger = 0;

	// Stop timer
	tmr_ll_stop(unit);

	// Remove interrupt
	esp_intr_free((intr_handle_t)tmr->timer[unit].isrh);

	// If we not have timers destroy queue and task if
	// allocated
	if (!have_timers(-1)) {
		if (tmr->task) {
			vTaskDelete(tmr->task);
		}

		if (tmr->queue) {
			vQueueDelete(tmr->queue);
		}

		free(tmr);
		tmr = NULL;
	}

#if 0
	// This fails

	// If we don't have timers in group 0 disable module
	if (!have_timers(0)) {
		periph_module_disable(PERIPH_TIMG0_MODULE);
	}

	// If we don't have timers in group 1 disable module
	if (!have_timers(1)) {
		periph_module_disable(PERIPH_TIMG1_MODULE);
	}
#endif

	tmr_unlock();
}

void IRAM_ATTR tmr_ll_start(uint8_t unit) {
	// Get timer
	int groupn, idx;
	static timg_dev_t *DRAM_ATTR timer;

	get_group_idx(unit, &groupn, &idx);
	timer = (groupn == 0) ? &TIMERG0 : &TIMERG1;

	portENTER_CRITICAL_SAFE(&spinlock[groupn]);
	timer->hw_timer[idx].config.enable = 1;
	portEXIT_CRITICAL_SAFE(&spinlock[groupn]);
}

void IRAM_ATTR tmr_ll_start_in(uint8_t unit, uint32_t micros) {
	// Get timer
	int groupn, idx;
	static timg_dev_t *DRAM_ATTR timer;

	get_group_idx(unit, &groupn, &idx);
	timer = (groupn == 0) ? &TIMERG0 : &TIMERG1;

	portENTER_CRITICAL_SAFE(&spinlock[groupn]);

	tmr->timer[idx].trigger = false;

	timer->hw_timer[idx].config.enable = 0;

	timer->hw_timer[idx].load_high = 0;
	timer->hw_timer[idx].load_low = 0;
	timer->hw_timer[idx].reload = 1;

	timer->hw_timer[idx].alarm_high = 0;
	timer->hw_timer[idx].alarm_low = micros;
	timer->hw_timer[idx].config.alarm_en = TIMER_ALARM_EN;

	timer->int_ena.val |= (1 << idx);
	timer->hw_timer[idx].config.enable = 1;

	portEXIT_CRITICAL_SAFE(&spinlock[groupn]);
}

void IRAM_ATTR tmr_ll_stop(uint8_t unit) {
	// Get timer
	int groupn, idx;
	static timg_dev_t *DRAM_ATTR timer;

	get_group_idx(unit, &groupn, &idx);
	timer = (groupn == 0) ? &TIMERG0 : &TIMERG1;

	portENTER_CRITICAL_SAFE(&spinlock[groupn]);
	timer->hw_timer[idx].config.enable = 0;
	portEXIT_CRITICAL_SAFE(&spinlock[groupn]);
}

void IRAM_ATTR tmr_ll_trigger(int8_t unit) {
	// Get timer
	int groupn, idx;
	static timg_dev_t *DRAM_ATTR timer;

	get_group_idx(unit, &groupn, &idx);
	timer = (groupn == 0) ? &TIMERG0 : &TIMERG1;

	portENTER_CRITICAL_SAFE(&spinlock[groupn]);

	// Stop timer and program an alarm in the next 12.5 nsecs
	timer->hw_timer[idx].config.enable = 0;

	// Change divider to APBCLK, period = 1 / APBCLK = 12.5 nsec
	timer->hw_timer[idx].config.divider = 1;

	// Store current cnt value
	timer->hw_timer[idx].update = 1;

	tmr->timer[unit].cnt_high = timer->hw_timer[idx].cnt_high;
	tmr->timer[unit].cnt_low = timer->hw_timer[idx].cnt_low;

	// Store current alarm value
	tmr->timer[unit].alarm_high = timer->hw_timer[idx].alarm_high;
	tmr->timer[unit].alarm_low = timer->hw_timer[idx].alarm_low;

	timer->hw_timer[idx].load_high = 0;
	timer->hw_timer[idx].load_low = 0;
	timer->hw_timer[idx].reload = 1;

	// Alarm in 12.5 nsec
	timer->hw_timer[idx].alarm_high = 0;
	timer->hw_timer[idx].alarm_low = 1;

	timer->int_ena.val |= (1 << idx);

	timer->hw_timer[idx].config.alarm_en = TIMER_ALARM_EN;
	timer->hw_timer[idx].config.enable = 1;

	// Mark as manual trigger
	tmr->timer[unit].trigger = 1;

	portEXIT_CRITICAL_SAFE(&spinlock[groupn]);
}

/*
 * Operation functions
 */
driver_error_t *tmr_setup(int8_t unit, uint32_t micros, void(*callback)(void *), uint8_t deferred) {
	// Sanity checks
	if ((unit < CPU_FIRST_TIMER) || (unit > CPU_LAST_TIMER)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, NULL);
	}

    if (!(CPU_TIMER_ALL & (TIMER_BIT_MASK << unit))) {
        return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, "timer reserved");
    }

	if ((micros != 0) && (micros < 5)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_PERIOD, NULL);
	}

	if (tmr_ll_setup(unit, micros, callback, deferred) < 0) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_NOT_ENOUGH_MEMORY, NULL);
	}

	return NULL;
}

driver_error_t *tmr_unsetup(int8_t unit) {
	// Sanity checks
	if ((unit < CPU_FIRST_TIMER) || (unit > CPU_LAST_TIMER)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, NULL);
	}

	tmr_ll_unsetup(unit);

	return NULL;
}

driver_error_t *tmr_start(int8_t unit) {
	// Sanity checks
	if ((unit < CPU_FIRST_TIMER) || (unit > CPU_LAST_TIMER)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, NULL);
	}

	if (!tmr->timer[unit].setup) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_IS_NOT_SETUP, NULL);
	}

	tmr_ll_start(unit);

	return NULL;
}

driver_error_t *tmr_start_in(int8_t unit, uint32_t micros) {
	// Sanity checks
	if ((unit < CPU_FIRST_TIMER) || (unit > CPU_LAST_TIMER)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, NULL);
	}

	if (!tmr->timer[unit].setup) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_IS_NOT_SETUP, NULL);
	}

	tmr_ll_start_in(unit, micros);

	return NULL;
}

driver_error_t *tmr_stop(int8_t unit) {
	// Sanity checks
	if ((unit < CPU_FIRST_TIMER) || (unit > CPU_LAST_TIMER)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, NULL);
	}

	if (!tmr->timer[unit].setup) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_IS_NOT_SETUP, NULL);
	}

	tmr_ll_stop(unit);

	return NULL;
}

driver_error_t *tmr_trigger(int8_t unit) {
	// Sanity checks
	if ((unit < CPU_FIRST_TIMER) || (unit > CPU_LAST_TIMER)) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_INVALID_UNIT, NULL);
	}

	if (!tmr->timer[unit].setup) {
		return driver_error(TIMER_DRIVER, TIMER_ERR_IS_NOT_SETUP, NULL);
	}

	tmr_ll_trigger(unit);

	return NULL;
}
