Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\user\Google Drive\Masters\EEE5132Z -- FPGA\Workspace\JTAG_Communicator\Virtual_JTAG_v1\vJtag\vJTAG.qsys" --block-symbol-file --output-directory="C:\Users\user\Google Drive\Masters\EEE5132Z -- FPGA\Workspace\JTAG_Communicator\Virtual_JTAG_v1\vJtag\vJTAG" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading vJtag/vJTAG.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 16.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\user\Google Drive\Masters\EEE5132Z -- FPGA\Workspace\JTAG_Communicator\Virtual_JTAG_v1\vJtag\vJTAG.qsys" --synthesis=VERILOG --greybox --output-directory="C:\Users\user\Google Drive\Masters\EEE5132Z -- FPGA\Workspace\JTAG_Communicator\Virtual_JTAG_v1\vJtag\vJTAG\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading vJtag/vJTAG.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 16.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vJTAG: Generating vJTAG "vJTAG" for QUARTUS_SYNTH
Info: virtual_jtag_0: "vJTAG" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: vJTAG: Done "vJTAG" with 2 modules, 1 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
