<stg><name>dut_sinf_or_cosf</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="3">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="3" to="4">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="6" to="7">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="8">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="9" to="10">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="11">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="11" to="12">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="12" to="13">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="13" to="14">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="95" op_0_bw="95">
<![CDATA[
._crit_edge_ifconv:11  %p_Val2_10 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"() nounwind

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:0  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind

]]></node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %p_Val2_21 = bitcast float %t_in_read to i32

]]></node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_21, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_21, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %loc_V_1 = trunc i32 %p_Val2_21 to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:8  %closepath = icmp ult i8 %loc_V, 126

]]></node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="95" op_0_bw="95">
<![CDATA[
._crit_edge_ifconv:11  %p_Val2_10 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"() nounwind

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="49" op_0_bw="49" op_1_bw="95" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:12  %p_Val2_11 = call i49 @_ssdm_op_PartSelect.i49.i95.i32.i32(i95 %p_Val2_10, i32 19, i32 67)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="3" op_1_bw="95" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:13  %tmp_81_i = call i3 @_ssdm_op_PartSelect.i3.i95.i32.i32(i95 %p_Val2_10, i32 68, i32 70) nounwind

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:14  %p_Val2_23 = select i1 %closepath, i3 0, i3 %tmp_81_i

]]></node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:15  %tmp = trunc i3 %p_Val2_23 to i1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge_ifconv:16  %p_Val2_i = sub i49 0, %p_Val2_11

]]></node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
._crit_edge_ifconv:17  %p_Val2_13 = select i1 %tmp, i49 %p_Val2_i, i49 %p_Val2_11

]]></node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="18" op_0_bw="18" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:18  %p_Result_i3_i = call i18 @_ssdm_op_PartSelect.i18.i49.i32.i32(i49 %p_Val2_13, i32 31, i32 48) nounwind

]]></node>
<StgValue><ssdm name="p_Result_i3_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:9  %p_i = add i8 -125, %loc_V

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:10  %storemerge_i = select i1 %closepath, i8 %p_i, i8 0

]]></node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:19  %p_Result_12 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Result_i3_i, i1 true) nounwind

]]></node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:20  %p_Result_13 = call i19 @llvm.part.select.i19(i19 %p_Result_12, i32 18, i32 0) nounwind

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:21  %p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 -1, i19 %p_Result_13) nounwind

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:22  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_14, i1 true) nounwind

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %Mx_zeros_V = trunc i32 %val_assign to i5

]]></node>
<StgValue><ssdm name="Mx_zeros_V"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="49" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:24  %tmp_82_i = zext i5 %Mx_zeros_V to i49

]]></node>
<StgValue><ssdm name="tmp_82_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge_ifconv:25  %p_Val2_15 = shl i49 %p_Val2_13, %tmp_82_i

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="31" op_0_bw="31" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %p_Val2_16 = call i31 @_ssdm_op_PartSelect.i31.i49.i32.i32(i49 %p_Val2_15, i32 18, i32 48)

]]></node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_15, i32 17)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:30  %tmp_85_i = zext i5 %Mx_zeros_V to i8

]]></node>
<StgValue><ssdm name="tmp_85_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:31  %Ex_V = sub i8 %storemerge_i, %tmp_85_i

]]></node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="31" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:28  %tmp_84_i = zext i1 %tmp_12 to i31

]]></node>
<StgValue><ssdm name="tmp_84_i"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge_ifconv:29  %p_Val2_24 = add i31 %p_Val2_16, %tmp_84_i

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:32  %sh_i_cast = sext i8 %Ex_V to i9

]]></node>
<StgValue><ssdm name="sh_i_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:34  %tmp_87_i = sub i9 0, %sh_i_cast

]]></node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:35  %sh_assign = select i1 %isNeg, i9 %tmp_87_i, i9 %sh_i_cast

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:36  %sh_assign_1_i_cast1 = sext i9 %sh_assign to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="31" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:37  %sh_assign_1_i_cast = sext i9 %sh_assign to i31

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge_ifconv:38  %tmp_88_i = zext i31 %p_Val2_24 to i32

]]></node>
<StgValue><ssdm name="tmp_88_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge_ifconv:39  %tmp_89_i = lshr i31 %p_Val2_24, %sh_assign_1_i_cast

]]></node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge_ifconv:40  %tmp_89_i_cast = zext i31 %tmp_89_i to i32

]]></node>
<StgValue><ssdm name="tmp_89_i_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:41  %tmp_91_i = shl i32 %tmp_88_i, %sh_assign_1_i_cast1

]]></node>
<StgValue><ssdm name="tmp_91_i"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:42  %p_Val2_0_i234_in_i = select i1 %isNeg, i32 %tmp_89_i_cast, i32 %tmp_91_i

]]></node>
<StgValue><ssdm name="p_Val2_0_i234_in_i"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:43  %p_Result_s_46 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 24, i32 30)

]]></node>
<StgValue><ssdm name="p_Result_s_46"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %p_Val2_3 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 7, i32 23)

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_s = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 15, i32 23)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:49  %sel_tmp = icmp eq i3 %p_Val2_23, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:50  %sel_tmp1 = icmp eq i3 %p_Val2_23, 2

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:51  %sel_tmp2 = or i1 %sel_tmp1, %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:52  %not_sel_tmp = icmp ne i3 %p_Val2_23, 3

]]></node>
<StgValue><ssdm name="not_sel_tmp"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:53  %not_sel_tmp1 = icmp ne i3 %p_Val2_23, -4

]]></node>
<StgValue><ssdm name="not_sel_tmp1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:54  %tmp7 = and i1 %not_sel_tmp, %not_sel_tmp1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:55  %sel_tmp3 = and i1 %tmp7, %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:56  %sel_tmp4 = icmp eq i3 %p_Val2_23, -3

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:57  %sel_tmp5 = icmp eq i3 %p_Val2_23, -2

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:58  %tmp8 = or i1 %sel_tmp3, %sel_tmp5

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:59  %sin_basis = or i1 %tmp8, %sel_tmp4

]]></node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
._crit_edge_ifconv:60  %p_Result_15 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_s_46)

]]></node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:63  %tmp_2 = zext i8 %p_Result_15 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:64  %hls_sin_cos_K0_V_addr = getelementptr [256 x i30]* @hls_sin_cos_K0_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="hls_sin_cos_K0_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="30" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:65  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:68  %hls_sin_cos_K1_V_addr = getelementptr [256 x i23]* @hls_sin_cos_K1_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="hls_sin_cos_K1_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="23" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:69  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

]]></node>
<StgValue><ssdm name="hls_sin_cos_K1_V_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:74  %hls_sin_cos_K2_V_addr = getelementptr [256 x i15]* @hls_sin_cos_K2_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="hls_sin_cos_K2_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:75  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2

]]></node>
<StgValue><ssdm name="hls_sin_cos_K2_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:46  %OP1_V_3 = zext i9 %tmp_s to i18

]]></node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:47  %p_Val2_4 = mul i18 %OP1_V_3, %OP1_V_3

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:48  %tmp_1 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %p_Val2_4, i32 1, i32 17)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="30" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:65  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="23" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:69  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

]]></node>
<StgValue><ssdm name="hls_sin_cos_K1_V_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:75  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2

]]></node>
<StgValue><ssdm name="hls_sin_cos_K2_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="40" op_0_bw="17">
<![CDATA[
._crit_edge_ifconv:67  %OP1_V = zext i17 %p_Val2_3 to i40

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="40" op_0_bw="23">
<![CDATA[
._crit_edge_ifconv:70  %OP2_V_1 = sext i23 %hls_sin_cos_K1_V_load to i40

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge_ifconv:71  %p_Val2_6 = mul i40 %OP2_V_1, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:72  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %p_Val2_6, i32 16, i32 39)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge_ifconv:73  %OP1_V_1 = zext i17 %tmp_1 to i32

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:76  %OP2_V_2 = sext i15 %hls_sin_cos_K2_V_load to i32

]]></node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:77  %p_Val2_7 = mul i32 %OP1_V_1, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:78  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_7, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:66  %p_Val2_8 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %p_Val2_s, i1 false)

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge_ifconv:79  %tmp_5 = sext i31 %p_Val2_8 to i32

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge_ifconv:80  %tmp_6 = sext i24 %tmp_3 to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:81  %p_Val2_9 = add nsw i32 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:82  %tmp_74_cast = sext i16 %tmp_4 to i32

]]></node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:83  %r_V = add i32 %p_Val2_9, %tmp_74_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge_ifconv:62  %Mx_V_ret_s = select i1 %sin_basis, i31 %p_Val2_24, i31 -1

]]></node>
<StgValue><ssdm name="Mx_V_ret_s"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:84  %OP1_V_2_cast = sext i32 %r_V to i62

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="62" op_0_bw="31">
<![CDATA[
._crit_edge_ifconv:85  %OP2_V_3_cast = zext i31 %Mx_V_ret_s to i62

]]></node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:61  %Ex_V_ret_s = select i1 %sin_basis, i8 %Ex_V, i8 0

]]></node>
<StgValue><ssdm name="Ex_V_ret_s"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="31" op_0_bw="31" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:87  %p_0 = call i31 @_ssdm_op_PartSelect.i31.i62.i32.i32(i62 %p_Val2_18, i32 31, i32 61)

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:88  %rhs_V = sext i8 %Ex_V_ret_s to i9

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:89  %r_V_1 = sub i9 0, %rhs_V

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:90  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind

]]></node>
<StgValue><ssdm name="resultf"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @hls_sin_cos_K0_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @hls_sin_cos_K1_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @hls_sin_cos_K2_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:90  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind

]]></node>
<StgValue><ssdm name="resultf"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:91  %p_Val2_19 = bitcast float %resultf to i32

]]></node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:92  %p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_19, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:93  %p_Result_17 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_23)

]]></node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:94  %k_V_off1 = add i3 -1, %p_Val2_23

]]></node>
<StgValue><ssdm name="k_V_off1"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:95  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off1, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:96  %icmp = icmp eq i2 %tmp_15, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:97  br i1 %icmp, label %switch.early.test57, label %switch.early.test

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
switch.early.test:0  %p_old = add i3 %p_Val2_23, 3

]]></node>
<StgValue><ssdm name="p_old"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
switch.early.test:1  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_old, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
switch.early.test:2  %icmp3 = icmp eq i2 %tmp_18, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test:3  br i1 %icmp3, label %1, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
switch.early.test57:0  %k_V_off2 = add i3 %p_Val2_23, -3

]]></node>
<StgValue><ssdm name="k_V_off2"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
switch.early.test57:1  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off2, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
switch.early.test57:2  %icmp1 = icmp ne i2 %tmp_16, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
switch.early.test57:3  %k_V_off = add i3 %p_Val2_23, 3

]]></node>
<StgValue><ssdm name="k_V_off"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
switch.early.test57:4  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
switch.early.test57:5  %icmp2 = icmp eq i2 %tmp_17, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test57:6  %or_cond1 = or i1 %icmp1, %icmp2

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test57:7  br i1 %or_cond1, label %1, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:0  switch i4 %p_Result_17, label %._crit_edge273_ifconv [
    i4 -4, label %branch20
    i4 -5, label %branch19
    i4 -6, label %branch18
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
    i4 -7, label %branch17
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="9"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="9"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="6"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="6"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch14:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="5"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="5"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch13:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="4"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="4"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch12:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="3"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="3"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch11:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="10"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="10"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch18:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="11"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="11"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch19:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="p_Result_17" val="12"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="0"/>
<literal name="p_Result_17" val="12"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch20:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:0  switch i4 %p_Result_17, label %._crit_edge273_ifconv [
    i4 -3, label %branch37
    i4 -5, label %branch35
    i4 2, label %branch26
    i4 -6, label %branch34
    i4 4, label %branch28
    i4 5, label %branch29
    i4 -8, label %branch32
    i4 7, label %branch31
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="7"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="7"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch31:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="8"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="8"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch32:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="5"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="5"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch29:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="4"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="4"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch28:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="10"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="10"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch34:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="2"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="2"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch26:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="11"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="11"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch35:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp3" val="1"/>
<literal name="p_Result_17" val="13"/>
</and_exp><and_exp><literal name="icmp" val="1"/>
<literal name="or_cond1" val="1"/>
<literal name="p_Result_17" val="13"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch37:0  br label %._crit_edge273_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
._crit_edge273_ifconv:0  %tmp_7 = phi i1 [ true, %branch11 ], [ true, %branch12 ], [ true, %branch13 ], [ true, %branch14 ], [ true, %branch17 ], [ true, %branch18 ], [ true, %branch19 ], [ true, %branch20 ], [ true, %branch26 ], [ true, %branch28 ], [ true, %branch29 ], [ true, %branch31 ], [ true, %branch32 ], [ true, %branch34 ], [ true, %branch35 ], [ true, %branch37 ], [ false, %0 ], [ false, %1 ]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge273_ifconv:1  %p_Result_11 = or i1 %tmp_7, %p_Result_16

]]></node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge273_ifconv:2  %tmp_8 = icmp eq i8 %loc_V, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge273_ifconv:3  %tmp_9 = icmp eq i23 %loc_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge273_ifconv:4  %or_cond = and i1 %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge273_ifconv:5  %tmp_i = icmp eq i8 %loc_V, -1

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge273_ifconv:6  %tmp_19 = trunc i32 %p_Val2_19 to i31

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge273_ifconv:7  %p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_11, i31 %tmp_19)

]]></node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge273_ifconv:8  %ret_i_i = bitcast i32 %p_Result_18 to float

]]></node>
<StgValue><ssdm name="ret_i_i"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge273_ifconv:9  %sel_tmp6_demorgan = and i1 %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge273_ifconv:10  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge273_ifconv:11  %sel_tmp7 = and i1 %tmp_i, %sel_tmp6

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge273_ifconv:12  %sel_tmp8 = select i1 %sel_tmp7, float 0x7FFFFFFFE0000000, float 1.000000e+00

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge273_ifconv:13  %tmp_10 = or i1 %sel_tmp7, %or_cond

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge273_ifconv:14  %p_s = select i1 %tmp_10, float %sel_tmp8, float %ret_i_i

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge273_ifconv:15  ret float %p_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
